
bno_sensor_print.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f84  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005cc  0800a128  0800a128  0000b128  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6f4  0800a6f4  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6f4  0800a6f4  0000b6f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6fc  0800a6fc  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6fc  0800a6fc  0000b6fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a700  0800a700  0000b700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a704  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b8  200001d4  0800a8d8  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000068c  0800a8d8  0000c68c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f60a  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a5f  00000000  00000000  0001b80e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  0001e270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bbf  00000000  00000000  0001f1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018523  00000000  00000000  0001fd67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000128b3  00000000  00000000  0003828a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d8fb  00000000  00000000  0004ab3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d8438  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055e0  00000000  00000000  000d847c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000dda5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a10c 	.word	0x0800a10c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800a10c 	.word	0x0800a10c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	4b1b      	ldr	r3, [pc, #108]	@ (80010a8 <MX_DMA_Init+0x78>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a1a      	ldr	r2, [pc, #104]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001040:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	4b14      	ldr	r3, [pc, #80]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a13      	ldr	r2, [pc, #76]	@ (80010a8 <MX_DMA_Init+0x78>)
 800105c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b11      	ldr	r3, [pc, #68]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800106a:	603b      	str	r3, [r7, #0]
 800106c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	200e      	movs	r0, #14
 8001074:	f000 feeb 	bl	8001e4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001078:	200e      	movs	r0, #14
 800107a:	f000 ff04 	bl	8001e86 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	200f      	movs	r0, #15
 8001084:	f000 fee3 	bl	8001e4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001088:	200f      	movs	r0, #15
 800108a:	f000 fefc 	bl	8001e86 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	2046      	movs	r0, #70	@ 0x46
 8001094:	f000 fedb 	bl	8001e4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001098:	2046      	movs	r0, #70	@ 0x46
 800109a:	f000 fef4 	bl	8001e86 <HAL_NVIC_EnableIRQ>

}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800

080010ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b2:	f107 030c 	add.w	r3, r7, #12
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
 80010c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	4b37      	ldr	r3, [pc, #220]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	4a36      	ldr	r2, [pc, #216]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d2:	4b34      	ldr	r3, [pc, #208]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	4a2f      	ldr	r2, [pc, #188]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010e8:	f043 0302 	orr.w	r3, r3, #2
 80010ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ee:	4b2d      	ldr	r3, [pc, #180]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BNO_CS_GPIO_Port, BNO_CS_Pin, GPIO_PIN_SET);
 80010fa:	2201      	movs	r2, #1
 80010fc:	2110      	movs	r1, #16
 80010fe:	482a      	ldr	r0, [pc, #168]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001100:	f001 fb62 	bl	80027c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BNO_RST_GPIO_Port, BNO_RST_Pin, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2102      	movs	r1, #2
 8001108:	4828      	ldr	r0, [pc, #160]	@ (80011ac <MX_GPIO_Init+0x100>)
 800110a:	f001 fb5d 	bl	80027c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JETSON_DRDY_GPIO_Port, JETSON_DRDY_Pin, GPIO_PIN_RESET);
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001114:	4824      	ldr	r0, [pc, #144]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001116:	f001 fb57 	bl	80027c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BNO_CS_Pin */
  GPIO_InitStruct.Pin = BNO_CS_Pin;
 800111a:	2310      	movs	r3, #16
 800111c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111e:	2301      	movs	r3, #1
 8001120:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001126:	2302      	movs	r3, #2
 8001128:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BNO_CS_GPIO_Port, &GPIO_InitStruct);
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	4619      	mov	r1, r3
 8001130:	481d      	ldr	r0, [pc, #116]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001132:	f001 f9ad 	bl	8002490 <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO_INT_Pin */
  GPIO_InitStruct.Pin = BNO_INT_Pin;
 8001136:	2301      	movs	r3, #1
 8001138:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800113a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800113e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001140:	2301      	movs	r3, #1
 8001142:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BNO_INT_GPIO_Port, &GPIO_InitStruct);
 8001144:	f107 030c 	add.w	r3, r7, #12
 8001148:	4619      	mov	r1, r3
 800114a:	4818      	ldr	r0, [pc, #96]	@ (80011ac <MX_GPIO_Init+0x100>)
 800114c:	f001 f9a0 	bl	8002490 <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO_RST_Pin */
  GPIO_InitStruct.Pin = BNO_RST_Pin;
 8001150:	2302      	movs	r3, #2
 8001152:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001154:	2301      	movs	r3, #1
 8001156:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115c:	2300      	movs	r3, #0
 800115e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BNO_RST_GPIO_Port, &GPIO_InitStruct);
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	4619      	mov	r1, r3
 8001166:	4811      	ldr	r0, [pc, #68]	@ (80011ac <MX_GPIO_Init+0x100>)
 8001168:	f001 f992 	bl	8002490 <HAL_GPIO_Init>

  /*Configure GPIO pin : JETSON_DRDY_Pin */
  GPIO_InitStruct.Pin = JETSON_DRDY_Pin;
 800116c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001170:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(JETSON_DRDY_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	4619      	mov	r1, r3
 8001184:	4808      	ldr	r0, [pc, #32]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001186:	f001 f983 	bl	8002490 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	2006      	movs	r0, #6
 8001190:	f000 fe5d 	bl	8001e4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001194:	2006      	movs	r0, #6
 8001196:	f000 fe76 	bl	8001e86 <HAL_NVIC_EnableIRQ>

}
 800119a:	bf00      	nop
 800119c:	3720      	adds	r7, #32
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40023800 	.word	0x40023800
 80011a8:	40020000 	.word	0x40020000
 80011ac:	40020400 	.word	0x40020400

080011b0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b4:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011b6:	4a13      	ldr	r2, [pc, #76]	@ (8001204 <MX_I2C1_Init+0x54>)
 80011b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011bc:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <MX_I2C1_Init+0x58>)
 80011be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e0:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011ee:	f001 fb1d 	bl	800282c <HAL_I2C_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011f8:	f000 f934 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	200001f0 	.word	0x200001f0
 8001204:	40005400 	.word	0x40005400
 8001208:	000186a0 	.word	0x000186a0

0800120c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	@ 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a19      	ldr	r2, [pc, #100]	@ (8001290 <HAL_I2C_MspInit+0x84>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d12b      	bne.n	8001286 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a17      	ldr	r2, [pc, #92]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001238:	f043 0302 	orr.w	r3, r3, #2
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800124a:	23c0      	movs	r3, #192	@ 0xc0
 800124c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800124e:	2312      	movs	r3, #18
 8001250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001256:	2303      	movs	r3, #3
 8001258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800125a:	2304      	movs	r3, #4
 800125c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	4619      	mov	r1, r3
 8001264:	480c      	ldr	r0, [pc, #48]	@ (8001298 <HAL_I2C_MspInit+0x8c>)
 8001266:	f001 f913 	bl	8002490 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001272:	4a08      	ldr	r2, [pc, #32]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001274:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001278:	6413      	str	r3, [r2, #64]	@ 0x40
 800127a:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001286:	bf00      	nop
 8001288:	3728      	adds	r7, #40	@ 0x28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40005400 	.word	0x40005400
 8001294:	40023800 	.word	0x40023800
 8001298:	40020400 	.word	0x40020400

0800129c <HAL_GPIO_EXTI_Callback>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_0)   // PB0
 80012a6:	88fb      	ldrh	r3, [r7, #6]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d102      	bne.n	80012b2 <HAL_GPIO_EXTI_Callback+0x16>
  {
    bno_int_flag = 1;
 80012ac:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <HAL_GPIO_EXTI_Callback+0x24>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	701a      	strb	r2, [r3, #0]
  }
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	20000244 	.word	0x20000244

080012c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ca:	f000 fc4f 	bl	8001b6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ce:	f000 f86b 	bl	80013a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d2:	f7ff feeb 	bl	80010ac <MX_GPIO_Init>
  MX_DMA_Init();
 80012d6:	f7ff feab 	bl	8001030 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80012da:	f000 fb79 	bl	80019d0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80012de:	f7ff ff67 	bl	80011b0 <MX_I2C1_Init>
  MX_SPI2_Init();
 80012e2:	f000 f8fb 	bl	80014dc <MX_SPI2_Init>
  MX_SPI1_Init();
 80012e6:	f000 f8c3 	bl	8001470 <MX_SPI1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("boot\r\n");
 80012ea:	4828      	ldr	r0, [pc, #160]	@ (800138c <main+0xc8>)
 80012ec:	f004 fc78 	bl	8005be0 <puts>

	  int ret = BNO080_Initialization();
 80012f0:	f002 ff64 	bl	80041bc <BNO080_Initialization>
 80012f4:	6178      	str	r0, [r7, #20]
	  printf("BNO080_Initialization ret=%d\r\n", ret);
 80012f6:	6979      	ldr	r1, [r7, #20]
 80012f8:	4825      	ldr	r0, [pc, #148]	@ (8001390 <main+0xcc>)
 80012fa:	f004 fc09 	bl	8005b10 <iprintf>

	  // NOTE: in your driver, success returns 0 (it prints "...ok" then returns 0)
	  if (ret == 0) {
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d107      	bne.n	8001314 <main+0x50>
	      // 50,000 us = 50 ms = 20 Hz. Fits in uint16_t.
	      BNO080_enableGameRotationVector(50000);
 8001304:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001308:	f003 fa3d 	bl	8004786 <BNO080_enableGameRotationVector>
	      printf("RotationVector enabled\r\n");
 800130c:	4821      	ldr	r0, [pc, #132]	@ (8001394 <main+0xd0>)
 800130e:	f004 fc67 	bl	8005be0 <puts>
 8001312:	e002      	b.n	800131a <main+0x56>
	  } else {
	      printf("BNO init FAILED\r\n");
 8001314:	4820      	ldr	r0, [pc, #128]	@ (8001398 <main+0xd4>)
 8001316:	f004 fc63 	bl	8005be0 <puts>
	  }

	  static uint32_t last_ms = 0;
	  while(1){
		  if (BNO080_dataAvailable())
 800131a:	f002 fff5 	bl	8004308 <BNO080_dataAvailable>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d0fa      	beq.n	800131a <main+0x56>
		  {
		    uint32_t now = HAL_GetTick();
 8001324:	f000 fc88 	bl	8001c38 <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]
		    if (now - last_ms >= 50) {
 800132a:	4b1c      	ldr	r3, [pc, #112]	@ (800139c <main+0xd8>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b31      	cmp	r3, #49	@ 0x31
 8001334:	d9f1      	bls.n	800131a <main+0x56>
		      last_ms = now;
 8001336:	4a19      	ldr	r2, [pc, #100]	@ (800139c <main+0xd8>)
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	6013      	str	r3, [r2, #0]

		      float q[4] = {
		        BNO080_getQuatI(),
 800133c:	f003 f9a4 	bl	8004688 <BNO080_getQuatI>
 8001340:	eef0 7a40 	vmov.f32	s15, s0
		      float q[4] = {
 8001344:	edc7 7a00 	vstr	s15, [r7]
		        BNO080_getQuatJ(),
 8001348:	f003 f9b4 	bl	80046b4 <BNO080_getQuatJ>
 800134c:	eef0 7a40 	vmov.f32	s15, s0
		      float q[4] = {
 8001350:	edc7 7a01 	vstr	s15, [r7, #4]
		        BNO080_getQuatK(),
 8001354:	f003 f9c4 	bl	80046e0 <BNO080_getQuatK>
 8001358:	eef0 7a40 	vmov.f32	s15, s0
		      float q[4] = {
 800135c:	edc7 7a02 	vstr	s15, [r7, #8]
		        BNO080_getQuatReal()
 8001360:	f003 f9d4 	bl	800470c <BNO080_getQuatReal>
 8001364:	eef0 7a40 	vmov.f32	s15, s0
		      float q[4] = {
 8001368:	edc7 7a03 	vstr	s15, [r7, #12]
		      };

		      Quaternion_Update(q);
 800136c:	463b      	mov	r3, r7
 800136e:	4618      	mov	r0, r3
 8001370:	f003 fb4c 	bl	8004a0c <Quaternion_Update>


		      printf("yaw: %7.5f\r\n",
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <main+0xdc>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff f8ed 	bl	8000558 <__aeabi_f2d>
 800137e:	4602      	mov	r2, r0
 8001380:	460b      	mov	r3, r1
 8001382:	4808      	ldr	r0, [pc, #32]	@ (80013a4 <main+0xe0>)
 8001384:	f004 fbc4 	bl	8005b10 <iprintf>
		  if (BNO080_dataAvailable())
 8001388:	e7c7      	b.n	800131a <main+0x56>
 800138a:	bf00      	nop
 800138c:	0800a128 	.word	0x0800a128
 8001390:	0800a130 	.word	0x0800a130
 8001394:	0800a150 	.word	0x0800a150
 8001398:	0800a168 	.word	0x0800a168
 800139c:	20000248 	.word	0x20000248
 80013a0:	2000053c 	.word	0x2000053c
 80013a4:	0800a17c 	.word	0x0800a17c

080013a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b094      	sub	sp, #80	@ 0x50
 80013ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ae:	f107 0320 	add.w	r3, r7, #32
 80013b2:	2230      	movs	r2, #48	@ 0x30
 80013b4:	2100      	movs	r1, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f004 fd14 	bl	8005de4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013bc:	f107 030c 	add.w	r3, r7, #12
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013cc:	2300      	movs	r3, #0
 80013ce:	60bb      	str	r3, [r7, #8]
 80013d0:	4b22      	ldr	r3, [pc, #136]	@ (800145c <SystemClock_Config+0xb4>)
 80013d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d4:	4a21      	ldr	r2, [pc, #132]	@ (800145c <SystemClock_Config+0xb4>)
 80013d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013da:	6413      	str	r3, [r2, #64]	@ 0x40
 80013dc:	4b1f      	ldr	r3, [pc, #124]	@ (800145c <SystemClock_Config+0xb4>)
 80013de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013e8:	2300      	movs	r3, #0
 80013ea:	607b      	str	r3, [r7, #4]
 80013ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <SystemClock_Config+0xb8>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001460 <SystemClock_Config+0xb8>)
 80013f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80013f6:	6013      	str	r3, [r2, #0]
 80013f8:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <SystemClock_Config+0xb8>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001404:	2302      	movs	r3, #2
 8001406:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001408:	2301      	movs	r3, #1
 800140a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800140c:	2310      	movs	r3, #16
 800140e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001410:	2300      	movs	r3, #0
 8001412:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001414:	f107 0320 	add.w	r3, r7, #32
 8001418:	4618      	mov	r0, r3
 800141a:	f001 fb4b 	bl	8002ab4 <HAL_RCC_OscConfig>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001424:	f000 f81e 	bl	8001464 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001428:	230f      	movs	r3, #15
 800142a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800142c:	2300      	movs	r3, #0
 800142e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001434:	2300      	movs	r3, #0
 8001436:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001438:	2300      	movs	r3, #0
 800143a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800143c:	f107 030c 	add.w	r3, r7, #12
 8001440:	2100      	movs	r1, #0
 8001442:	4618      	mov	r0, r3
 8001444:	f001 fdae 	bl	8002fa4 <HAL_RCC_ClockConfig>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800144e:	f000 f809 	bl	8001464 <Error_Handler>
  }
}
 8001452:	bf00      	nop
 8001454:	3750      	adds	r7, #80	@ 0x50
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40023800 	.word	0x40023800
 8001460:	40007000 	.word	0x40007000

08001464 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001468:	b672      	cpsid	i
}
 800146a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800146c:	bf00      	nop
 800146e:	e7fd      	b.n	800146c <Error_Handler+0x8>

08001470 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001474:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <MX_SPI1_Init+0x64>)
 8001476:	4a18      	ldr	r2, [pc, #96]	@ (80014d8 <MX_SPI1_Init+0x68>)
 8001478:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800147a:	4b16      	ldr	r3, [pc, #88]	@ (80014d4 <MX_SPI1_Init+0x64>)
 800147c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001480:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001482:	4b14      	ldr	r3, [pc, #80]	@ (80014d4 <MX_SPI1_Init+0x64>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001488:	4b12      	ldr	r3, [pc, #72]	@ (80014d4 <MX_SPI1_Init+0x64>)
 800148a:	2200      	movs	r2, #0
 800148c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800148e:	4b11      	ldr	r3, [pc, #68]	@ (80014d4 <MX_SPI1_Init+0x64>)
 8001490:	2202      	movs	r2, #2
 8001492:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001494:	4b0f      	ldr	r3, [pc, #60]	@ (80014d4 <MX_SPI1_Init+0x64>)
 8001496:	2201      	movs	r2, #1
 8001498:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800149a:	4b0e      	ldr	r3, [pc, #56]	@ (80014d4 <MX_SPI1_Init+0x64>)
 800149c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80014a2:	4b0c      	ldr	r3, [pc, #48]	@ (80014d4 <MX_SPI1_Init+0x64>)
 80014a4:	2218      	movs	r2, #24
 80014a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014a8:	4b0a      	ldr	r3, [pc, #40]	@ (80014d4 <MX_SPI1_Init+0x64>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014ae:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <MX_SPI1_Init+0x64>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014b4:	4b07      	ldr	r3, [pc, #28]	@ (80014d4 <MX_SPI1_Init+0x64>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80014ba:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <MX_SPI1_Init+0x64>)
 80014bc:	220a      	movs	r2, #10
 80014be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014c0:	4804      	ldr	r0, [pc, #16]	@ (80014d4 <MX_SPI1_Init+0x64>)
 80014c2:	f001 ff4f 	bl	8003364 <HAL_SPI_Init>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014cc:	f7ff ffca 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	2000024c 	.word	0x2000024c
 80014d8:	40013000 	.word	0x40013000

080014dc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80014e0:	4b15      	ldr	r3, [pc, #84]	@ (8001538 <MX_SPI2_Init+0x5c>)
 80014e2:	4a16      	ldr	r2, [pc, #88]	@ (800153c <MX_SPI2_Init+0x60>)
 80014e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80014e6:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <MX_SPI2_Init+0x5c>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014ec:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <MX_SPI2_Init+0x5c>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80014f2:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <MX_SPI2_Init+0x5c>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <MX_SPI2_Init+0x5c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <MX_SPI2_Init+0x5c>)
 8001500:	2200      	movs	r2, #0
 8001502:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <MX_SPI2_Init+0x5c>)
 8001506:	2200      	movs	r2, #0
 8001508:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800150a:	4b0b      	ldr	r3, [pc, #44]	@ (8001538 <MX_SPI2_Init+0x5c>)
 800150c:	2200      	movs	r2, #0
 800150e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001510:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <MX_SPI2_Init+0x5c>)
 8001512:	2200      	movs	r2, #0
 8001514:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001516:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <MX_SPI2_Init+0x5c>)
 8001518:	2200      	movs	r2, #0
 800151a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800151c:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <MX_SPI2_Init+0x5c>)
 800151e:	220a      	movs	r2, #10
 8001520:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001522:	4805      	ldr	r0, [pc, #20]	@ (8001538 <MX_SPI2_Init+0x5c>)
 8001524:	f001 ff1e 	bl	8003364 <HAL_SPI_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 800152e:	f7ff ff99 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200002a4 	.word	0x200002a4
 800153c:	40003800 	.word	0x40003800

08001540 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08c      	sub	sp, #48	@ 0x30
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001548:	f107 031c 	add.w	r3, r7, #28
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a60      	ldr	r2, [pc, #384]	@ (80016e0 <HAL_SPI_MspInit+0x1a0>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d12c      	bne.n	80015bc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	61bb      	str	r3, [r7, #24]
 8001566:	4b5f      	ldr	r3, [pc, #380]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156a:	4a5e      	ldr	r2, [pc, #376]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 800156c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001570:	6453      	str	r3, [r2, #68]	@ 0x44
 8001572:	4b5c      	ldr	r3, [pc, #368]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 8001574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001576:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800157a:	61bb      	str	r3, [r7, #24]
 800157c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	4b58      	ldr	r3, [pc, #352]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	4a57      	ldr	r2, [pc, #348]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6313      	str	r3, [r2, #48]	@ 0x30
 800158e:	4b55      	ldr	r3, [pc, #340]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800159a:	23e0      	movs	r3, #224	@ 0xe0
 800159c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159e:	2302      	movs	r3, #2
 80015a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a6:	2303      	movs	r3, #3
 80015a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80015aa:	2305      	movs	r3, #5
 80015ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ae:	f107 031c 	add.w	r3, r7, #28
 80015b2:	4619      	mov	r1, r3
 80015b4:	484c      	ldr	r0, [pc, #304]	@ (80016e8 <HAL_SPI_MspInit+0x1a8>)
 80015b6:	f000 ff6b 	bl	8002490 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80015ba:	e08c      	b.n	80016d6 <HAL_SPI_MspInit+0x196>
  else if(spiHandle->Instance==SPI2)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a4a      	ldr	r2, [pc, #296]	@ (80016ec <HAL_SPI_MspInit+0x1ac>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	f040 8087 	bne.w	80016d6 <HAL_SPI_MspInit+0x196>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015c8:	2300      	movs	r3, #0
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	4b45      	ldr	r3, [pc, #276]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 80015ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d0:	4a44      	ldr	r2, [pc, #272]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 80015d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d8:	4b42      	ldr	r3, [pc, #264]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 80015da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015e0:	613b      	str	r3, [r7, #16]
 80015e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	4b3e      	ldr	r3, [pc, #248]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 80015ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ec:	4a3d      	ldr	r2, [pc, #244]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 80015ee:	f043 0302 	orr.w	r3, r3, #2
 80015f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f4:	4b3b      	ldr	r3, [pc, #236]	@ (80016e4 <HAL_SPI_MspInit+0x1a4>)
 80015f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f8:	f003 0302 	and.w	r3, r3, #2
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001600:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001604:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001606:	2302      	movs	r3, #2
 8001608:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160e:	2303      	movs	r3, #3
 8001610:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001612:	2305      	movs	r3, #5
 8001614:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001616:	f107 031c 	add.w	r3, r7, #28
 800161a:	4619      	mov	r1, r3
 800161c:	4834      	ldr	r0, [pc, #208]	@ (80016f0 <HAL_SPI_MspInit+0x1b0>)
 800161e:	f000 ff37 	bl	8002490 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001622:	4b34      	ldr	r3, [pc, #208]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 8001624:	4a34      	ldr	r2, [pc, #208]	@ (80016f8 <HAL_SPI_MspInit+0x1b8>)
 8001626:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001628:	4b32      	ldr	r3, [pc, #200]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 800162a:	2200      	movs	r2, #0
 800162c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800162e:	4b31      	ldr	r3, [pc, #196]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 8001630:	2200      	movs	r2, #0
 8001632:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001634:	4b2f      	ldr	r3, [pc, #188]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 8001636:	2200      	movs	r2, #0
 8001638:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800163a:	4b2e      	ldr	r3, [pc, #184]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 800163c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001640:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001642:	4b2c      	ldr	r3, [pc, #176]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 8001644:	2200      	movs	r2, #0
 8001646:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001648:	4b2a      	ldr	r3, [pc, #168]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 800164a:	2200      	movs	r2, #0
 800164c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800164e:	4b29      	ldr	r3, [pc, #164]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 8001650:	2200      	movs	r2, #0
 8001652:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001654:	4b27      	ldr	r3, [pc, #156]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 8001656:	2200      	movs	r2, #0
 8001658:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800165a:	4b26      	ldr	r3, [pc, #152]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 800165c:	2200      	movs	r2, #0
 800165e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001660:	4824      	ldr	r0, [pc, #144]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 8001662:	f000 fc2b 	bl	8001ebc <HAL_DMA_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <HAL_SPI_MspInit+0x130>
      Error_Handler();
 800166c:	f7ff fefa 	bl	8001464 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a20      	ldr	r2, [pc, #128]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 8001674:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001676:	4a1f      	ldr	r2, [pc, #124]	@ (80016f4 <HAL_SPI_MspInit+0x1b4>)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800167c:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 800167e:	4a20      	ldr	r2, [pc, #128]	@ (8001700 <HAL_SPI_MspInit+0x1c0>)
 8001680:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001682:	4b1e      	ldr	r3, [pc, #120]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 8001684:	2200      	movs	r2, #0
 8001686:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001688:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 800168a:	2240      	movs	r2, #64	@ 0x40
 800168c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800168e:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 8001690:	2200      	movs	r2, #0
 8001692:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001694:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 8001696:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800169a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800169c:	4b17      	ldr	r3, [pc, #92]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 800169e:	2200      	movs	r2, #0
 80016a0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016a2:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80016a8:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016ae:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016b4:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80016ba:	4810      	ldr	r0, [pc, #64]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 80016bc:	f000 fbfe 	bl	8001ebc <HAL_DMA_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <HAL_SPI_MspInit+0x18a>
      Error_Handler();
 80016c6:	f7ff fecd 	bl	8001464 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a0b      	ldr	r2, [pc, #44]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 80016ce:	649a      	str	r2, [r3, #72]	@ 0x48
 80016d0:	4a0a      	ldr	r2, [pc, #40]	@ (80016fc <HAL_SPI_MspInit+0x1bc>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80016d6:	bf00      	nop
 80016d8:	3730      	adds	r7, #48	@ 0x30
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40013000 	.word	0x40013000
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40020000 	.word	0x40020000
 80016ec:	40003800 	.word	0x40003800
 80016f0:	40020400 	.word	0x40020400
 80016f4:	200002fc 	.word	0x200002fc
 80016f8:	40026058 	.word	0x40026058
 80016fc:	2000035c 	.word	0x2000035c
 8001700:	40026070 	.word	0x40026070

08001704 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	4b10      	ldr	r3, [pc, #64]	@ (8001750 <HAL_MspInit+0x4c>)
 8001710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001712:	4a0f      	ldr	r2, [pc, #60]	@ (8001750 <HAL_MspInit+0x4c>)
 8001714:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001718:	6453      	str	r3, [r2, #68]	@ 0x44
 800171a:	4b0d      	ldr	r3, [pc, #52]	@ (8001750 <HAL_MspInit+0x4c>)
 800171c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800171e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	603b      	str	r3, [r7, #0]
 800172a:	4b09      	ldr	r3, [pc, #36]	@ (8001750 <HAL_MspInit+0x4c>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172e:	4a08      	ldr	r2, [pc, #32]	@ (8001750 <HAL_MspInit+0x4c>)
 8001730:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001734:	6413      	str	r3, [r2, #64]	@ 0x40
 8001736:	4b06      	ldr	r3, [pc, #24]	@ (8001750 <HAL_MspInit+0x4c>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800173e:	603b      	str	r3, [r7, #0]
 8001740:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	40023800 	.word	0x40023800

08001754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <NMI_Handler+0x4>

0800175c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001760:	bf00      	nop
 8001762:	e7fd      	b.n	8001760 <HardFault_Handler+0x4>

08001764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <MemManage_Handler+0x4>

0800176c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <BusFault_Handler+0x4>

08001774 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <UsageFault_Handler+0x4>

0800177c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017aa:	f000 fa31 	bl	8001c10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BNO_INT_Pin);
 80017b6:	2001      	movs	r0, #1
 80017b8:	f001 f820 	bl	80027fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80017bc:	bf00      	nop
 80017be:	bd80      	pop	{r7, pc}

080017c0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80017c4:	4802      	ldr	r0, [pc, #8]	@ (80017d0 <DMA1_Stream3_IRQHandler+0x10>)
 80017c6:	f000 fc27 	bl	8002018 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	200002fc 	.word	0x200002fc

080017d4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <DMA1_Stream4_IRQHandler+0x10>)
 80017da:	f000 fc1d 	bl	8002018 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	2000035c 	.word	0x2000035c

080017e8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80017ec:	4802      	ldr	r0, [pc, #8]	@ (80017f8 <DMA2_Stream7_IRQHandler+0x10>)
 80017ee:	f000 fc13 	bl	8002018 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000408 	.word	0x20000408

080017fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  return 1;
 8001800:	2301      	movs	r3, #1
}
 8001802:	4618      	mov	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <_kill>:

int _kill(int pid, int sig)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001816:	f004 fb37 	bl	8005e88 <__errno>
 800181a:	4603      	mov	r3, r0
 800181c:	2216      	movs	r2, #22
 800181e:	601a      	str	r2, [r3, #0]
  return -1;
 8001820:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <_exit>:

void _exit (int status)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001834:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f7ff ffe7 	bl	800180c <_kill>
  while (1) {}    /* Make sure we hang here */
 800183e:	bf00      	nop
 8001840:	e7fd      	b.n	800183e <_exit+0x12>

08001842 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b086      	sub	sp, #24
 8001846:	af00      	add	r7, sp, #0
 8001848:	60f8      	str	r0, [r7, #12]
 800184a:	60b9      	str	r1, [r7, #8]
 800184c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
 8001852:	e00a      	b.n	800186a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001854:	f3af 8000 	nop.w
 8001858:	4601      	mov	r1, r0
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	1c5a      	adds	r2, r3, #1
 800185e:	60ba      	str	r2, [r7, #8]
 8001860:	b2ca      	uxtb	r2, r1
 8001862:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	3301      	adds	r3, #1
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	697a      	ldr	r2, [r7, #20]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	429a      	cmp	r2, r3
 8001870:	dbf0      	blt.n	8001854 <_read+0x12>
  }

  return len;
 8001872:	687b      	ldr	r3, [r7, #4]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	e009      	b.n	80018a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	1c5a      	adds	r2, r3, #1
 8001892:	60ba      	str	r2, [r7, #8]
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f000 f840 	bl	800191c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	3301      	adds	r3, #1
 80018a0:	617b      	str	r3, [r7, #20]
 80018a2:	697a      	ldr	r2, [r7, #20]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	dbf1      	blt.n	800188e <_write+0x12>
  }
  return len;
 80018aa:	687b      	ldr	r3, [r7, #4]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3718      	adds	r7, #24
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <_close>:

int _close(int file)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018dc:	605a      	str	r2, [r3, #4]
  return 0;
 80018de:	2300      	movs	r3, #0
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_isatty>:

int _isatty(int file)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018f4:	2301      	movs	r3, #1
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001902:	b480      	push	{r7}
 8001904:	b085      	sub	sp, #20
 8001906:	af00      	add	r7, sp, #0
 8001908:	60f8      	str	r0, [r7, #12]
 800190a:	60b9      	str	r1, [r7, #8]
 800190c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800190e:	2300      	movs	r3, #0
}
 8001910:	4618      	mov	r0, r3
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <__io_putchar>:
  errno = ENOMEM;
  return -1;
}

int __io_putchar(int ch)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001924:	1d39      	adds	r1, r7, #4
 8001926:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800192a:	2201      	movs	r2, #1
 800192c:	4803      	ldr	r0, [pc, #12]	@ (800193c <__io_putchar+0x20>)
 800192e:	f002 f877 	bl	8003a20 <HAL_UART_Transmit>
  return ch;
 8001932:	687b      	ldr	r3, [r7, #4]
}
 8001934:	4618      	mov	r0, r3
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	200003c0 	.word	0x200003c0

08001940 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001948:	4a14      	ldr	r2, [pc, #80]	@ (800199c <_sbrk+0x5c>)
 800194a:	4b15      	ldr	r3, [pc, #84]	@ (80019a0 <_sbrk+0x60>)
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001954:	4b13      	ldr	r3, [pc, #76]	@ (80019a4 <_sbrk+0x64>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d102      	bne.n	8001962 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800195c:	4b11      	ldr	r3, [pc, #68]	@ (80019a4 <_sbrk+0x64>)
 800195e:	4a12      	ldr	r2, [pc, #72]	@ (80019a8 <_sbrk+0x68>)
 8001960:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001962:	4b10      	ldr	r3, [pc, #64]	@ (80019a4 <_sbrk+0x64>)
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4413      	add	r3, r2
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	429a      	cmp	r2, r3
 800196e:	d207      	bcs.n	8001980 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001970:	f004 fa8a 	bl	8005e88 <__errno>
 8001974:	4603      	mov	r3, r0
 8001976:	220c      	movs	r2, #12
 8001978:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800197a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800197e:	e009      	b.n	8001994 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001980:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <_sbrk+0x64>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001986:	4b07      	ldr	r3, [pc, #28]	@ (80019a4 <_sbrk+0x64>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4413      	add	r3, r2
 800198e:	4a05      	ldr	r2, [pc, #20]	@ (80019a4 <_sbrk+0x64>)
 8001990:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001992:	68fb      	ldr	r3, [r7, #12]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3718      	adds	r7, #24
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20020000 	.word	0x20020000
 80019a0:	00000400 	.word	0x00000400
 80019a4:	200003bc 	.word	0x200003bc
 80019a8:	20000690 	.word	0x20000690

080019ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019b0:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <SystemInit+0x20>)
 80019b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019b6:	4a05      	ldr	r2, [pc, #20]	@ (80019cc <SystemInit+0x20>)
 80019b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019c0:	bf00      	nop
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	e000ed00 	.word	0xe000ed00

080019d0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019d4:	4b11      	ldr	r3, [pc, #68]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019d6:	4a12      	ldr	r2, [pc, #72]	@ (8001a20 <MX_USART1_UART_Init+0x50>)
 80019d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019da:	4b10      	ldr	r3, [pc, #64]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019e2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019e8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019ee:	4b0b      	ldr	r3, [pc, #44]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019f4:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019f6:	220c      	movs	r2, #12
 80019f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019fa:	4b08      	ldr	r3, [pc, #32]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a00:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a06:	4805      	ldr	r0, [pc, #20]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 8001a08:	f001 ffba 	bl	8003980 <HAL_UART_Init>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a12:	f7ff fd27 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	200003c0 	.word	0x200003c0
 8001a20:	40011000 	.word	0x40011000

08001a24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	@ 0x28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a30      	ldr	r2, [pc, #192]	@ (8001b04 <HAL_UART_MspInit+0xe0>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d15a      	bne.n	8001afc <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	4b2f      	ldr	r3, [pc, #188]	@ (8001b08 <HAL_UART_MspInit+0xe4>)
 8001a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a4e:	4a2e      	ldr	r2, [pc, #184]	@ (8001b08 <HAL_UART_MspInit+0xe4>)
 8001a50:	f043 0310 	orr.w	r3, r3, #16
 8001a54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a56:	4b2c      	ldr	r3, [pc, #176]	@ (8001b08 <HAL_UART_MspInit+0xe4>)
 8001a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5a:	f003 0310 	and.w	r3, r3, #16
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	4b28      	ldr	r3, [pc, #160]	@ (8001b08 <HAL_UART_MspInit+0xe4>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	4a27      	ldr	r2, [pc, #156]	@ (8001b08 <HAL_UART_MspInit+0xe4>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a72:	4b25      	ldr	r3, [pc, #148]	@ (8001b08 <HAL_UART_MspInit+0xe4>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a7e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001a82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a84:	2302      	movs	r3, #2
 8001a86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a90:	2307      	movs	r3, #7
 8001a92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	4619      	mov	r1, r3
 8001a9a:	481c      	ldr	r0, [pc, #112]	@ (8001b0c <HAL_UART_MspInit+0xe8>)
 8001a9c:	f000 fcf8 	bl	8002490 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001aa2:	4a1c      	ldr	r2, [pc, #112]	@ (8001b14 <HAL_UART_MspInit+0xf0>)
 8001aa4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001aa8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001aac:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001aae:	4b18      	ldr	r3, [pc, #96]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001ab0:	2240      	movs	r2, #64	@ 0x40
 8001ab2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ab4:	4b16      	ldr	r3, [pc, #88]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001aba:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001abc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ac0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ac2:	4b13      	ldr	r3, [pc, #76]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ac8:	4b11      	ldr	r3, [pc, #68]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001ace:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ada:	4b0d      	ldr	r3, [pc, #52]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001ae0:	480b      	ldr	r0, [pc, #44]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001ae2:	f000 f9eb 	bl	8001ebc <HAL_DMA_Init>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001aec:	f7ff fcba 	bl	8001464 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a07      	ldr	r2, [pc, #28]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001af4:	639a      	str	r2, [r3, #56]	@ 0x38
 8001af6:	4a06      	ldr	r2, [pc, #24]	@ (8001b10 <HAL_UART_MspInit+0xec>)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001afc:	bf00      	nop
 8001afe:	3728      	adds	r7, #40	@ 0x28
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40011000 	.word	0x40011000
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	40020000 	.word	0x40020000
 8001b10:	20000408 	.word	0x20000408
 8001b14:	400264b8 	.word	0x400264b8

08001b18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b50 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b1c:	f7ff ff46 	bl	80019ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b20:	480c      	ldr	r0, [pc, #48]	@ (8001b54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b22:	490d      	ldr	r1, [pc, #52]	@ (8001b58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b24:	4a0d      	ldr	r2, [pc, #52]	@ (8001b5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b28:	e002      	b.n	8001b30 <LoopCopyDataInit>

08001b2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b2e:	3304      	adds	r3, #4

08001b30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b34:	d3f9      	bcc.n	8001b2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b36:	4a0a      	ldr	r2, [pc, #40]	@ (8001b60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b38:	4c0a      	ldr	r4, [pc, #40]	@ (8001b64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b3c:	e001      	b.n	8001b42 <LoopFillZerobss>

08001b3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b40:	3204      	adds	r2, #4

08001b42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b44:	d3fb      	bcc.n	8001b3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b46:	f004 f9a5 	bl	8005e94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b4a:	f7ff fbbb 	bl	80012c4 <main>
  bx  lr    
 8001b4e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b58:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001b5c:	0800a704 	.word	0x0800a704
  ldr r2, =_sbss
 8001b60:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001b64:	2000068c 	.word	0x2000068c

08001b68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b68:	e7fe      	b.n	8001b68 <ADC_IRQHandler>
	...

08001b6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b70:	4b0e      	ldr	r3, [pc, #56]	@ (8001bac <HAL_Init+0x40>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a0d      	ldr	r2, [pc, #52]	@ (8001bac <HAL_Init+0x40>)
 8001b76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bac <HAL_Init+0x40>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a0a      	ldr	r2, [pc, #40]	@ (8001bac <HAL_Init+0x40>)
 8001b82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b88:	4b08      	ldr	r3, [pc, #32]	@ (8001bac <HAL_Init+0x40>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a07      	ldr	r2, [pc, #28]	@ (8001bac <HAL_Init+0x40>)
 8001b8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b94:	2003      	movs	r0, #3
 8001b96:	f000 f94f 	bl	8001e38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b9a:	200f      	movs	r0, #15
 8001b9c:	f000 f808 	bl	8001bb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ba0:	f7ff fdb0 	bl	8001704 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40023c00 	.word	0x40023c00

08001bb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bb8:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <HAL_InitTick+0x54>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4b12      	ldr	r3, [pc, #72]	@ (8001c08 <HAL_InitTick+0x58>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 f967 	bl	8001ea2 <HAL_SYSTICK_Config>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e00e      	b.n	8001bfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b0f      	cmp	r3, #15
 8001be2:	d80a      	bhi.n	8001bfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001be4:	2200      	movs	r2, #0
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bec:	f000 f92f 	bl	8001e4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bf0:	4a06      	ldr	r2, [pc, #24]	@ (8001c0c <HAL_InitTick+0x5c>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e000      	b.n	8001bfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3708      	adds	r7, #8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20000000 	.word	0x20000000
 8001c08:	20000008 	.word	0x20000008
 8001c0c:	20000004 	.word	0x20000004

08001c10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c14:	4b06      	ldr	r3, [pc, #24]	@ (8001c30 <HAL_IncTick+0x20>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <HAL_IncTick+0x24>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4413      	add	r3, r2
 8001c20:	4a04      	ldr	r2, [pc, #16]	@ (8001c34 <HAL_IncTick+0x24>)
 8001c22:	6013      	str	r3, [r2, #0]
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	20000008 	.word	0x20000008
 8001c34:	20000468 	.word	0x20000468

08001c38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c3c:	4b03      	ldr	r3, [pc, #12]	@ (8001c4c <HAL_GetTick+0x14>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	20000468 	.word	0x20000468

08001c50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c58:	f7ff ffee 	bl	8001c38 <HAL_GetTick>
 8001c5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c68:	d005      	beq.n	8001c76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <HAL_Delay+0x44>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	4413      	add	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c76:	bf00      	nop
 8001c78:	f7ff ffde 	bl	8001c38 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d8f7      	bhi.n	8001c78 <HAL_Delay+0x28>
  {
  }
}
 8001c88:	bf00      	nop
 8001c8a:	bf00      	nop
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000008 	.word	0x20000008

08001c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <__NVIC_SetPriorityGrouping+0x44>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cca:	4a04      	ldr	r2, [pc, #16]	@ (8001cdc <__NVIC_SetPriorityGrouping+0x44>)
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	60d3      	str	r3, [r2, #12]
}
 8001cd0:	bf00      	nop
 8001cd2:	3714      	adds	r7, #20
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce4:	4b04      	ldr	r3, [pc, #16]	@ (8001cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	0a1b      	lsrs	r3, r3, #8
 8001cea:	f003 0307 	and.w	r3, r3, #7
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr
 8001cf8:	e000ed00 	.word	0xe000ed00

08001cfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	db0b      	blt.n	8001d26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	f003 021f 	and.w	r2, r3, #31
 8001d14:	4907      	ldr	r1, [pc, #28]	@ (8001d34 <__NVIC_EnableIRQ+0x38>)
 8001d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1a:	095b      	lsrs	r3, r3, #5
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000e100 	.word	0xe000e100

08001d38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	6039      	str	r1, [r7, #0]
 8001d42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	db0a      	blt.n	8001d62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	490c      	ldr	r1, [pc, #48]	@ (8001d84 <__NVIC_SetPriority+0x4c>)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	0112      	lsls	r2, r2, #4
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	440b      	add	r3, r1
 8001d5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d60:	e00a      	b.n	8001d78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	4908      	ldr	r1, [pc, #32]	@ (8001d88 <__NVIC_SetPriority+0x50>)
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	f003 030f 	and.w	r3, r3, #15
 8001d6e:	3b04      	subs	r3, #4
 8001d70:	0112      	lsls	r2, r2, #4
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	440b      	add	r3, r1
 8001d76:	761a      	strb	r2, [r3, #24]
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000e100 	.word	0xe000e100
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b089      	sub	sp, #36	@ 0x24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f1c3 0307 	rsb	r3, r3, #7
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	bf28      	it	cs
 8001daa:	2304      	movcs	r3, #4
 8001dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	3304      	adds	r3, #4
 8001db2:	2b06      	cmp	r3, #6
 8001db4:	d902      	bls.n	8001dbc <NVIC_EncodePriority+0x30>
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3b03      	subs	r3, #3
 8001dba:	e000      	b.n	8001dbe <NVIC_EncodePriority+0x32>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	43da      	mvns	r2, r3
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	401a      	ands	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	fa01 f303 	lsl.w	r3, r1, r3
 8001dde:	43d9      	mvns	r1, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de4:	4313      	orrs	r3, r2
         );
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3724      	adds	r7, #36	@ 0x24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e04:	d301      	bcc.n	8001e0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e06:	2301      	movs	r3, #1
 8001e08:	e00f      	b.n	8001e2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e34 <SysTick_Config+0x40>)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e12:	210f      	movs	r1, #15
 8001e14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e18:	f7ff ff8e 	bl	8001d38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e1c:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <SysTick_Config+0x40>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e22:	4b04      	ldr	r3, [pc, #16]	@ (8001e34 <SysTick_Config+0x40>)
 8001e24:	2207      	movs	r2, #7
 8001e26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	e000e010 	.word	0xe000e010

08001e38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f7ff ff29 	bl	8001c98 <__NVIC_SetPriorityGrouping>
}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b086      	sub	sp, #24
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	4603      	mov	r3, r0
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	607a      	str	r2, [r7, #4]
 8001e5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e60:	f7ff ff3e 	bl	8001ce0 <__NVIC_GetPriorityGrouping>
 8001e64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	68b9      	ldr	r1, [r7, #8]
 8001e6a:	6978      	ldr	r0, [r7, #20]
 8001e6c:	f7ff ff8e 	bl	8001d8c <NVIC_EncodePriority>
 8001e70:	4602      	mov	r2, r0
 8001e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e76:	4611      	mov	r1, r2
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff ff5d 	bl	8001d38 <__NVIC_SetPriority>
}
 8001e7e:	bf00      	nop
 8001e80:	3718      	adds	r7, #24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b082      	sub	sp, #8
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ff31 	bl	8001cfc <__NVIC_EnableIRQ>
}
 8001e9a:	bf00      	nop
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b082      	sub	sp, #8
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff ffa2 	bl	8001df4 <SysTick_Config>
 8001eb0:	4603      	mov	r3, r0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
	...

08001ebc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ec8:	f7ff feb6 	bl	8001c38 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e099      	b.n	800200c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2202      	movs	r2, #2
 8001edc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f022 0201 	bic.w	r2, r2, #1
 8001ef6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ef8:	e00f      	b.n	8001f1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001efa:	f7ff fe9d 	bl	8001c38 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b05      	cmp	r3, #5
 8001f06:	d908      	bls.n	8001f1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2220      	movs	r2, #32
 8001f0c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2203      	movs	r2, #3
 8001f12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e078      	b.n	800200c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d1e8      	bne.n	8001efa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	4b38      	ldr	r3, [pc, #224]	@ (8002014 <HAL_DMA_Init+0x158>)
 8001f34:	4013      	ands	r3, r2
 8001f36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f66:	697a      	ldr	r2, [r7, #20]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f70:	2b04      	cmp	r3, #4
 8001f72:	d107      	bne.n	8001f84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	697a      	ldr	r2, [r7, #20]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f023 0307 	bic.w	r3, r3, #7
 8001f9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa0:	697a      	ldr	r2, [r7, #20]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	d117      	bne.n	8001fde <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d00e      	beq.n	8001fde <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 f9e9 	bl	8002398 <DMA_CheckFifoParam>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d008      	beq.n	8001fde <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2240      	movs	r2, #64	@ 0x40
 8001fd0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e016      	b.n	800200c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f9a0 	bl	800232c <DMA_CalcBaseAndBitshift>
 8001fec:	4603      	mov	r3, r0
 8001fee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff4:	223f      	movs	r2, #63	@ 0x3f
 8001ff6:	409a      	lsls	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	f010803f 	.word	0xf010803f

08002018 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002020:	2300      	movs	r3, #0
 8002022:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002024:	4b8e      	ldr	r3, [pc, #568]	@ (8002260 <HAL_DMA_IRQHandler+0x248>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a8e      	ldr	r2, [pc, #568]	@ (8002264 <HAL_DMA_IRQHandler+0x24c>)
 800202a:	fba2 2303 	umull	r2, r3, r2, r3
 800202e:	0a9b      	lsrs	r3, r3, #10
 8002030:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002036:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002042:	2208      	movs	r2, #8
 8002044:	409a      	lsls	r2, r3
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	4013      	ands	r3, r2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d01a      	beq.n	8002084 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	2b00      	cmp	r3, #0
 800205a:	d013      	beq.n	8002084 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 0204 	bic.w	r2, r2, #4
 800206a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002070:	2208      	movs	r2, #8
 8002072:	409a      	lsls	r2, r3
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800207c:	f043 0201 	orr.w	r2, r3, #1
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002088:	2201      	movs	r2, #1
 800208a:	409a      	lsls	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4013      	ands	r3, r2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d012      	beq.n	80020ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d00b      	beq.n	80020ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a6:	2201      	movs	r2, #1
 80020a8:	409a      	lsls	r2, r3
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b2:	f043 0202 	orr.w	r2, r3, #2
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020be:	2204      	movs	r2, #4
 80020c0:	409a      	lsls	r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	4013      	ands	r3, r2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d012      	beq.n	80020f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00b      	beq.n	80020f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020dc:	2204      	movs	r2, #4
 80020de:	409a      	lsls	r2, r3
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020e8:	f043 0204 	orr.w	r2, r3, #4
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020f4:	2210      	movs	r2, #16
 80020f6:	409a      	lsls	r2, r3
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4013      	ands	r3, r2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d043      	beq.n	8002188 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0308 	and.w	r3, r3, #8
 800210a:	2b00      	cmp	r3, #0
 800210c:	d03c      	beq.n	8002188 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002112:	2210      	movs	r2, #16
 8002114:	409a      	lsls	r2, r3
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d018      	beq.n	800215a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d108      	bne.n	8002148 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	2b00      	cmp	r3, #0
 800213c:	d024      	beq.n	8002188 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	4798      	blx	r3
 8002146:	e01f      	b.n	8002188 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800214c:	2b00      	cmp	r3, #0
 800214e:	d01b      	beq.n	8002188 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	4798      	blx	r3
 8002158:	e016      	b.n	8002188 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002164:	2b00      	cmp	r3, #0
 8002166:	d107      	bne.n	8002178 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 0208 	bic.w	r2, r2, #8
 8002176:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800218c:	2220      	movs	r2, #32
 800218e:	409a      	lsls	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4013      	ands	r3, r2
 8002194:	2b00      	cmp	r3, #0
 8002196:	f000 808f 	beq.w	80022b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0310 	and.w	r3, r3, #16
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 8087 	beq.w	80022b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ae:	2220      	movs	r2, #32
 80021b0:	409a      	lsls	r2, r3
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b05      	cmp	r3, #5
 80021c0:	d136      	bne.n	8002230 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f022 0216 	bic.w	r2, r2, #22
 80021d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	695a      	ldr	r2, [r3, #20]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80021e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d103      	bne.n	80021f2 <HAL_DMA_IRQHandler+0x1da>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d007      	beq.n	8002202 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 0208 	bic.w	r2, r2, #8
 8002200:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002206:	223f      	movs	r2, #63	@ 0x3f
 8002208:	409a      	lsls	r2, r3
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2201      	movs	r2, #1
 8002212:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002222:	2b00      	cmp	r3, #0
 8002224:	d07e      	beq.n	8002324 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	4798      	blx	r3
        }
        return;
 800222e:	e079      	b.n	8002324 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d01d      	beq.n	800227a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d10d      	bne.n	8002268 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002250:	2b00      	cmp	r3, #0
 8002252:	d031      	beq.n	80022b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	4798      	blx	r3
 800225c:	e02c      	b.n	80022b8 <HAL_DMA_IRQHandler+0x2a0>
 800225e:	bf00      	nop
 8002260:	20000000 	.word	0x20000000
 8002264:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800226c:	2b00      	cmp	r3, #0
 800226e:	d023      	beq.n	80022b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	4798      	blx	r3
 8002278:	e01e      	b.n	80022b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002284:	2b00      	cmp	r3, #0
 8002286:	d10f      	bne.n	80022a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f022 0210 	bic.w	r2, r2, #16
 8002296:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d003      	beq.n	80022b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d032      	beq.n	8002326 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d022      	beq.n	8002312 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2205      	movs	r2, #5
 80022d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f022 0201 	bic.w	r2, r2, #1
 80022e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	3301      	adds	r3, #1
 80022e8:	60bb      	str	r3, [r7, #8]
 80022ea:	697a      	ldr	r2, [r7, #20]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d307      	bcc.n	8002300 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1f2      	bne.n	80022e4 <HAL_DMA_IRQHandler+0x2cc>
 80022fe:	e000      	b.n	8002302 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002300:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002316:	2b00      	cmp	r3, #0
 8002318:	d005      	beq.n	8002326 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	4798      	blx	r3
 8002322:	e000      	b.n	8002326 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002324:	bf00      	nop
    }
  }
}
 8002326:	3718      	adds	r7, #24
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800232c:	b480      	push	{r7}
 800232e:	b085      	sub	sp, #20
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	b2db      	uxtb	r3, r3
 800233a:	3b10      	subs	r3, #16
 800233c:	4a14      	ldr	r2, [pc, #80]	@ (8002390 <DMA_CalcBaseAndBitshift+0x64>)
 800233e:	fba2 2303 	umull	r2, r3, r2, r3
 8002342:	091b      	lsrs	r3, r3, #4
 8002344:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002346:	4a13      	ldr	r2, [pc, #76]	@ (8002394 <DMA_CalcBaseAndBitshift+0x68>)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	4413      	add	r3, r2
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	461a      	mov	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2b03      	cmp	r3, #3
 8002358:	d909      	bls.n	800236e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002362:	f023 0303 	bic.w	r3, r3, #3
 8002366:	1d1a      	adds	r2, r3, #4
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	659a      	str	r2, [r3, #88]	@ 0x58
 800236c:	e007      	b.n	800237e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002376:	f023 0303 	bic.w	r3, r3, #3
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002382:	4618      	mov	r0, r3
 8002384:	3714      	adds	r7, #20
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	aaaaaaab 	.word	0xaaaaaaab
 8002394:	0800a274 	.word	0x0800a274

08002398 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023a0:	2300      	movs	r3, #0
 80023a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d11f      	bne.n	80023f2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	2b03      	cmp	r3, #3
 80023b6:	d856      	bhi.n	8002466 <DMA_CheckFifoParam+0xce>
 80023b8:	a201      	add	r2, pc, #4	@ (adr r2, 80023c0 <DMA_CheckFifoParam+0x28>)
 80023ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023be:	bf00      	nop
 80023c0:	080023d1 	.word	0x080023d1
 80023c4:	080023e3 	.word	0x080023e3
 80023c8:	080023d1 	.word	0x080023d1
 80023cc:	08002467 	.word	0x08002467
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d046      	beq.n	800246a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023e0:	e043      	b.n	800246a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80023ea:	d140      	bne.n	800246e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023f0:	e03d      	b.n	800246e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023fa:	d121      	bne.n	8002440 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	2b03      	cmp	r3, #3
 8002400:	d837      	bhi.n	8002472 <DMA_CheckFifoParam+0xda>
 8002402:	a201      	add	r2, pc, #4	@ (adr r2, 8002408 <DMA_CheckFifoParam+0x70>)
 8002404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002408:	08002419 	.word	0x08002419
 800240c:	0800241f 	.word	0x0800241f
 8002410:	08002419 	.word	0x08002419
 8002414:	08002431 	.word	0x08002431
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	73fb      	strb	r3, [r7, #15]
      break;
 800241c:	e030      	b.n	8002480 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002422:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d025      	beq.n	8002476 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800242e:	e022      	b.n	8002476 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002434:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002438:	d11f      	bne.n	800247a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800243e:	e01c      	b.n	800247a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d903      	bls.n	800244e <DMA_CheckFifoParam+0xb6>
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	2b03      	cmp	r3, #3
 800244a:	d003      	beq.n	8002454 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800244c:	e018      	b.n	8002480 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	73fb      	strb	r3, [r7, #15]
      break;
 8002452:	e015      	b.n	8002480 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002458:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00e      	beq.n	800247e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	73fb      	strb	r3, [r7, #15]
      break;
 8002464:	e00b      	b.n	800247e <DMA_CheckFifoParam+0xe6>
      break;
 8002466:	bf00      	nop
 8002468:	e00a      	b.n	8002480 <DMA_CheckFifoParam+0xe8>
      break;
 800246a:	bf00      	nop
 800246c:	e008      	b.n	8002480 <DMA_CheckFifoParam+0xe8>
      break;
 800246e:	bf00      	nop
 8002470:	e006      	b.n	8002480 <DMA_CheckFifoParam+0xe8>
      break;
 8002472:	bf00      	nop
 8002474:	e004      	b.n	8002480 <DMA_CheckFifoParam+0xe8>
      break;
 8002476:	bf00      	nop
 8002478:	e002      	b.n	8002480 <DMA_CheckFifoParam+0xe8>
      break;   
 800247a:	bf00      	nop
 800247c:	e000      	b.n	8002480 <DMA_CheckFifoParam+0xe8>
      break;
 800247e:	bf00      	nop
    }
  } 
  
  return status; 
 8002480:	7bfb      	ldrb	r3, [r7, #15]
}
 8002482:	4618      	mov	r0, r3
 8002484:	3714      	adds	r7, #20
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop

08002490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002490:	b480      	push	{r7}
 8002492:	b089      	sub	sp, #36	@ 0x24
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800249a:	2300      	movs	r3, #0
 800249c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800249e:	2300      	movs	r3, #0
 80024a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024a6:	2300      	movs	r3, #0
 80024a8:	61fb      	str	r3, [r7, #28]
 80024aa:	e159      	b.n	8002760 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024ac:	2201      	movs	r2, #1
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	4013      	ands	r3, r2
 80024be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	f040 8148 	bne.w	800275a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f003 0303 	and.w	r3, r3, #3
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d005      	beq.n	80024e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d130      	bne.n	8002544 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	2203      	movs	r2, #3
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43db      	mvns	r3, r3
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	4013      	ands	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	68da      	ldr	r2, [r3, #12]
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	4313      	orrs	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002518:	2201      	movs	r2, #1
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	43db      	mvns	r3, r3
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	4013      	ands	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	091b      	lsrs	r3, r3, #4
 800252e:	f003 0201 	and.w	r2, r3, #1
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	4313      	orrs	r3, r2
 800253c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f003 0303 	and.w	r3, r3, #3
 800254c:	2b03      	cmp	r3, #3
 800254e:	d017      	beq.n	8002580 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	2203      	movs	r2, #3
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	43db      	mvns	r3, r3
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	4013      	ands	r3, r2
 8002566:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	fa02 f303 	lsl.w	r3, r2, r3
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	4313      	orrs	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 0303 	and.w	r3, r3, #3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d123      	bne.n	80025d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	08da      	lsrs	r2, r3, #3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3208      	adds	r2, #8
 8002594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002598:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	f003 0307 	and.w	r3, r3, #7
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	220f      	movs	r2, #15
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	69ba      	ldr	r2, [r7, #24]
 80025ac:	4013      	ands	r3, r2
 80025ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	691a      	ldr	r2, [r3, #16]
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	f003 0307 	and.w	r3, r3, #7
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	fa02 f303 	lsl.w	r3, r2, r3
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	08da      	lsrs	r2, r3, #3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	3208      	adds	r2, #8
 80025ce:	69b9      	ldr	r1, [r7, #24]
 80025d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	2203      	movs	r2, #3
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	43db      	mvns	r3, r3
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	4013      	ands	r3, r2
 80025ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f003 0203 	and.w	r2, r3, #3
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	4313      	orrs	r3, r2
 8002600:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002610:	2b00      	cmp	r3, #0
 8002612:	f000 80a2 	beq.w	800275a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	60fb      	str	r3, [r7, #12]
 800261a:	4b57      	ldr	r3, [pc, #348]	@ (8002778 <HAL_GPIO_Init+0x2e8>)
 800261c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261e:	4a56      	ldr	r2, [pc, #344]	@ (8002778 <HAL_GPIO_Init+0x2e8>)
 8002620:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002624:	6453      	str	r3, [r2, #68]	@ 0x44
 8002626:	4b54      	ldr	r3, [pc, #336]	@ (8002778 <HAL_GPIO_Init+0x2e8>)
 8002628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800262e:	60fb      	str	r3, [r7, #12]
 8002630:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002632:	4a52      	ldr	r2, [pc, #328]	@ (800277c <HAL_GPIO_Init+0x2ec>)
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	089b      	lsrs	r3, r3, #2
 8002638:	3302      	adds	r3, #2
 800263a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800263e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	f003 0303 	and.w	r3, r3, #3
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	220f      	movs	r2, #15
 800264a:	fa02 f303 	lsl.w	r3, r2, r3
 800264e:	43db      	mvns	r3, r3
 8002650:	69ba      	ldr	r2, [r7, #24]
 8002652:	4013      	ands	r3, r2
 8002654:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a49      	ldr	r2, [pc, #292]	@ (8002780 <HAL_GPIO_Init+0x2f0>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d019      	beq.n	8002692 <HAL_GPIO_Init+0x202>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a48      	ldr	r2, [pc, #288]	@ (8002784 <HAL_GPIO_Init+0x2f4>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d013      	beq.n	800268e <HAL_GPIO_Init+0x1fe>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a47      	ldr	r2, [pc, #284]	@ (8002788 <HAL_GPIO_Init+0x2f8>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d00d      	beq.n	800268a <HAL_GPIO_Init+0x1fa>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a46      	ldr	r2, [pc, #280]	@ (800278c <HAL_GPIO_Init+0x2fc>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d007      	beq.n	8002686 <HAL_GPIO_Init+0x1f6>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4a45      	ldr	r2, [pc, #276]	@ (8002790 <HAL_GPIO_Init+0x300>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d101      	bne.n	8002682 <HAL_GPIO_Init+0x1f2>
 800267e:	2304      	movs	r3, #4
 8002680:	e008      	b.n	8002694 <HAL_GPIO_Init+0x204>
 8002682:	2307      	movs	r3, #7
 8002684:	e006      	b.n	8002694 <HAL_GPIO_Init+0x204>
 8002686:	2303      	movs	r3, #3
 8002688:	e004      	b.n	8002694 <HAL_GPIO_Init+0x204>
 800268a:	2302      	movs	r3, #2
 800268c:	e002      	b.n	8002694 <HAL_GPIO_Init+0x204>
 800268e:	2301      	movs	r3, #1
 8002690:	e000      	b.n	8002694 <HAL_GPIO_Init+0x204>
 8002692:	2300      	movs	r3, #0
 8002694:	69fa      	ldr	r2, [r7, #28]
 8002696:	f002 0203 	and.w	r2, r2, #3
 800269a:	0092      	lsls	r2, r2, #2
 800269c:	4093      	lsls	r3, r2
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026a4:	4935      	ldr	r1, [pc, #212]	@ (800277c <HAL_GPIO_Init+0x2ec>)
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	089b      	lsrs	r3, r3, #2
 80026aa:	3302      	adds	r3, #2
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026b2:	4b38      	ldr	r3, [pc, #224]	@ (8002794 <HAL_GPIO_Init+0x304>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	43db      	mvns	r3, r3
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	4013      	ands	r3, r2
 80026c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d003      	beq.n	80026d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026d6:	4a2f      	ldr	r2, [pc, #188]	@ (8002794 <HAL_GPIO_Init+0x304>)
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026dc:	4b2d      	ldr	r3, [pc, #180]	@ (8002794 <HAL_GPIO_Init+0x304>)
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	43db      	mvns	r3, r3
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	4013      	ands	r3, r2
 80026ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d003      	beq.n	8002700 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002700:	4a24      	ldr	r2, [pc, #144]	@ (8002794 <HAL_GPIO_Init+0x304>)
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002706:	4b23      	ldr	r3, [pc, #140]	@ (8002794 <HAL_GPIO_Init+0x304>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	43db      	mvns	r3, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4013      	ands	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	4313      	orrs	r3, r2
 8002728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800272a:	4a1a      	ldr	r2, [pc, #104]	@ (8002794 <HAL_GPIO_Init+0x304>)
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002730:	4b18      	ldr	r3, [pc, #96]	@ (8002794 <HAL_GPIO_Init+0x304>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	43db      	mvns	r3, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4013      	ands	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d003      	beq.n	8002754 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	4313      	orrs	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002754:	4a0f      	ldr	r2, [pc, #60]	@ (8002794 <HAL_GPIO_Init+0x304>)
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	3301      	adds	r3, #1
 800275e:	61fb      	str	r3, [r7, #28]
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	2b0f      	cmp	r3, #15
 8002764:	f67f aea2 	bls.w	80024ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002768:	bf00      	nop
 800276a:	bf00      	nop
 800276c:	3724      	adds	r7, #36	@ 0x24
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800
 800277c:	40013800 	.word	0x40013800
 8002780:	40020000 	.word	0x40020000
 8002784:	40020400 	.word	0x40020400
 8002788:	40020800 	.word	0x40020800
 800278c:	40020c00 	.word	0x40020c00
 8002790:	40021000 	.word	0x40021000
 8002794:	40013c00 	.word	0x40013c00

08002798 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	460b      	mov	r3, r1
 80027a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	691a      	ldr	r2, [r3, #16]
 80027a8:	887b      	ldrh	r3, [r7, #2]
 80027aa:	4013      	ands	r3, r2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d002      	beq.n	80027b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027b0:	2301      	movs	r3, #1
 80027b2:	73fb      	strb	r3, [r7, #15]
 80027b4:	e001      	b.n	80027ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027b6:	2300      	movs	r3, #0
 80027b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3714      	adds	r7, #20
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	460b      	mov	r3, r1
 80027d2:	807b      	strh	r3, [r7, #2]
 80027d4:	4613      	mov	r3, r2
 80027d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027d8:	787b      	ldrb	r3, [r7, #1]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d003      	beq.n	80027e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027de:	887a      	ldrh	r2, [r7, #2]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027e4:	e003      	b.n	80027ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027e6:	887b      	ldrh	r3, [r7, #2]
 80027e8:	041a      	lsls	r2, r3, #16
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	619a      	str	r2, [r3, #24]
}
 80027ee:	bf00      	nop
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
	...

080027fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002806:	4b08      	ldr	r3, [pc, #32]	@ (8002828 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002808:	695a      	ldr	r2, [r3, #20]
 800280a:	88fb      	ldrh	r3, [r7, #6]
 800280c:	4013      	ands	r3, r2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d006      	beq.n	8002820 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002812:	4a05      	ldr	r2, [pc, #20]	@ (8002828 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002818:	88fb      	ldrh	r3, [r7, #6]
 800281a:	4618      	mov	r0, r3
 800281c:	f7fe fd3e 	bl	800129c <HAL_GPIO_EXTI_Callback>
  }
}
 8002820:	bf00      	nop
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40013c00 	.word	0x40013c00

0800282c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e12b      	b.n	8002a96 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d106      	bne.n	8002858 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fe fcda 	bl	800120c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2224      	movs	r2, #36	@ 0x24
 800285c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 0201 	bic.w	r2, r2, #1
 800286e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800287e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800288e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002890:	f000 fd40 	bl	8003314 <HAL_RCC_GetPCLK1Freq>
 8002894:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	4a81      	ldr	r2, [pc, #516]	@ (8002aa0 <HAL_I2C_Init+0x274>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d807      	bhi.n	80028b0 <HAL_I2C_Init+0x84>
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	4a80      	ldr	r2, [pc, #512]	@ (8002aa4 <HAL_I2C_Init+0x278>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	bf94      	ite	ls
 80028a8:	2301      	movls	r3, #1
 80028aa:	2300      	movhi	r3, #0
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	e006      	b.n	80028be <HAL_I2C_Init+0x92>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	4a7d      	ldr	r2, [pc, #500]	@ (8002aa8 <HAL_I2C_Init+0x27c>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	bf94      	ite	ls
 80028b8:	2301      	movls	r3, #1
 80028ba:	2300      	movhi	r3, #0
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e0e7      	b.n	8002a96 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	4a78      	ldr	r2, [pc, #480]	@ (8002aac <HAL_I2C_Init+0x280>)
 80028ca:	fba2 2303 	umull	r2, r3, r2, r3
 80028ce:	0c9b      	lsrs	r3, r3, #18
 80028d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68ba      	ldr	r2, [r7, #8]
 80028e2:	430a      	orrs	r2, r1
 80028e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	4a6a      	ldr	r2, [pc, #424]	@ (8002aa0 <HAL_I2C_Init+0x274>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d802      	bhi.n	8002900 <HAL_I2C_Init+0xd4>
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	3301      	adds	r3, #1
 80028fe:	e009      	b.n	8002914 <HAL_I2C_Init+0xe8>
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002906:	fb02 f303 	mul.w	r3, r2, r3
 800290a:	4a69      	ldr	r2, [pc, #420]	@ (8002ab0 <HAL_I2C_Init+0x284>)
 800290c:	fba2 2303 	umull	r2, r3, r2, r3
 8002910:	099b      	lsrs	r3, r3, #6
 8002912:	3301      	adds	r3, #1
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	6812      	ldr	r2, [r2, #0]
 8002918:	430b      	orrs	r3, r1
 800291a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002926:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	495c      	ldr	r1, [pc, #368]	@ (8002aa0 <HAL_I2C_Init+0x274>)
 8002930:	428b      	cmp	r3, r1
 8002932:	d819      	bhi.n	8002968 <HAL_I2C_Init+0x13c>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	1e59      	subs	r1, r3, #1
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002942:	1c59      	adds	r1, r3, #1
 8002944:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002948:	400b      	ands	r3, r1
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00a      	beq.n	8002964 <HAL_I2C_Init+0x138>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	1e59      	subs	r1, r3, #1
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	fbb1 f3f3 	udiv	r3, r1, r3
 800295c:	3301      	adds	r3, #1
 800295e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002962:	e051      	b.n	8002a08 <HAL_I2C_Init+0x1dc>
 8002964:	2304      	movs	r3, #4
 8002966:	e04f      	b.n	8002a08 <HAL_I2C_Init+0x1dc>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d111      	bne.n	8002994 <HAL_I2C_Init+0x168>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	1e58      	subs	r0, r3, #1
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6859      	ldr	r1, [r3, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	440b      	add	r3, r1
 800297e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002982:	3301      	adds	r3, #1
 8002984:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002988:	2b00      	cmp	r3, #0
 800298a:	bf0c      	ite	eq
 800298c:	2301      	moveq	r3, #1
 800298e:	2300      	movne	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	e012      	b.n	80029ba <HAL_I2C_Init+0x18e>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	1e58      	subs	r0, r3, #1
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6859      	ldr	r1, [r3, #4]
 800299c:	460b      	mov	r3, r1
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	0099      	lsls	r1, r3, #2
 80029a4:	440b      	add	r3, r1
 80029a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80029aa:	3301      	adds	r3, #1
 80029ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	bf0c      	ite	eq
 80029b4:	2301      	moveq	r3, #1
 80029b6:	2300      	movne	r3, #0
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <HAL_I2C_Init+0x196>
 80029be:	2301      	movs	r3, #1
 80029c0:	e022      	b.n	8002a08 <HAL_I2C_Init+0x1dc>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d10e      	bne.n	80029e8 <HAL_I2C_Init+0x1bc>
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	1e58      	subs	r0, r3, #1
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6859      	ldr	r1, [r3, #4]
 80029d2:	460b      	mov	r3, r1
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	440b      	add	r3, r1
 80029d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80029dc:	3301      	adds	r3, #1
 80029de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029e6:	e00f      	b.n	8002a08 <HAL_I2C_Init+0x1dc>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	1e58      	subs	r0, r3, #1
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6859      	ldr	r1, [r3, #4]
 80029f0:	460b      	mov	r3, r1
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	440b      	add	r3, r1
 80029f6:	0099      	lsls	r1, r3, #2
 80029f8:	440b      	add	r3, r1
 80029fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80029fe:	3301      	adds	r3, #1
 8002a00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a04:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	6809      	ldr	r1, [r1, #0]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	69da      	ldr	r2, [r3, #28]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a1b      	ldr	r3, [r3, #32]
 8002a22:	431a      	orrs	r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002a36:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	6911      	ldr	r1, [r2, #16]
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	68d2      	ldr	r2, [r2, #12]
 8002a42:	4311      	orrs	r1, r2
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	6812      	ldr	r2, [r2, #0]
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	695a      	ldr	r2, [r3, #20]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	431a      	orrs	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f042 0201 	orr.w	r2, r2, #1
 8002a76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2220      	movs	r2, #32
 8002a82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	000186a0 	.word	0x000186a0
 8002aa4:	001e847f 	.word	0x001e847f
 8002aa8:	003d08ff 	.word	0x003d08ff
 8002aac:	431bde83 	.word	0x431bde83
 8002ab0:	10624dd3 	.word	0x10624dd3

08002ab4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e267      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d075      	beq.n	8002bbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ad2:	4b88      	ldr	r3, [pc, #544]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f003 030c 	and.w	r3, r3, #12
 8002ada:	2b04      	cmp	r3, #4
 8002adc:	d00c      	beq.n	8002af8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ade:	4b85      	ldr	r3, [pc, #532]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ae6:	2b08      	cmp	r3, #8
 8002ae8:	d112      	bne.n	8002b10 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002aea:	4b82      	ldr	r3, [pc, #520]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002af2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002af6:	d10b      	bne.n	8002b10 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002af8:	4b7e      	ldr	r3, [pc, #504]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d05b      	beq.n	8002bbc <HAL_RCC_OscConfig+0x108>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d157      	bne.n	8002bbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e242      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b18:	d106      	bne.n	8002b28 <HAL_RCC_OscConfig+0x74>
 8002b1a:	4b76      	ldr	r3, [pc, #472]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a75      	ldr	r2, [pc, #468]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b24:	6013      	str	r3, [r2, #0]
 8002b26:	e01d      	b.n	8002b64 <HAL_RCC_OscConfig+0xb0>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b30:	d10c      	bne.n	8002b4c <HAL_RCC_OscConfig+0x98>
 8002b32:	4b70      	ldr	r3, [pc, #448]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a6f      	ldr	r2, [pc, #444]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b3c:	6013      	str	r3, [r2, #0]
 8002b3e:	4b6d      	ldr	r3, [pc, #436]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a6c      	ldr	r2, [pc, #432]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b48:	6013      	str	r3, [r2, #0]
 8002b4a:	e00b      	b.n	8002b64 <HAL_RCC_OscConfig+0xb0>
 8002b4c:	4b69      	ldr	r3, [pc, #420]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a68      	ldr	r2, [pc, #416]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b56:	6013      	str	r3, [r2, #0]
 8002b58:	4b66      	ldr	r3, [pc, #408]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a65      	ldr	r2, [pc, #404]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d013      	beq.n	8002b94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6c:	f7ff f864 	bl	8001c38 <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b74:	f7ff f860 	bl	8001c38 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b64      	cmp	r3, #100	@ 0x64
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e207      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b86:	4b5b      	ldr	r3, [pc, #364]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d0f0      	beq.n	8002b74 <HAL_RCC_OscConfig+0xc0>
 8002b92:	e014      	b.n	8002bbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b94:	f7ff f850 	bl	8001c38 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b9a:	e008      	b.n	8002bae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b9c:	f7ff f84c 	bl	8001c38 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b64      	cmp	r3, #100	@ 0x64
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e1f3      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bae:	4b51      	ldr	r3, [pc, #324]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1f0      	bne.n	8002b9c <HAL_RCC_OscConfig+0xe8>
 8002bba:	e000      	b.n	8002bbe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d063      	beq.n	8002c92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002bca:	4b4a      	ldr	r3, [pc, #296]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f003 030c 	and.w	r3, r3, #12
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00b      	beq.n	8002bee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bd6:	4b47      	ldr	r3, [pc, #284]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002bde:	2b08      	cmp	r3, #8
 8002be0:	d11c      	bne.n	8002c1c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002be2:	4b44      	ldr	r3, [pc, #272]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d116      	bne.n	8002c1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bee:	4b41      	ldr	r3, [pc, #260]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d005      	beq.n	8002c06 <HAL_RCC_OscConfig+0x152>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d001      	beq.n	8002c06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e1c7      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c06:	4b3b      	ldr	r3, [pc, #236]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	00db      	lsls	r3, r3, #3
 8002c14:	4937      	ldr	r1, [pc, #220]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1a:	e03a      	b.n	8002c92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d020      	beq.n	8002c66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c24:	4b34      	ldr	r3, [pc, #208]	@ (8002cf8 <HAL_RCC_OscConfig+0x244>)
 8002c26:	2201      	movs	r2, #1
 8002c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c2a:	f7ff f805 	bl	8001c38 <HAL_GetTick>
 8002c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c30:	e008      	b.n	8002c44 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c32:	f7ff f801 	bl	8001c38 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d901      	bls.n	8002c44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e1a8      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c44:	4b2b      	ldr	r3, [pc, #172]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d0f0      	beq.n	8002c32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c50:	4b28      	ldr	r3, [pc, #160]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	00db      	lsls	r3, r3, #3
 8002c5e:	4925      	ldr	r1, [pc, #148]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	600b      	str	r3, [r1, #0]
 8002c64:	e015      	b.n	8002c92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c66:	4b24      	ldr	r3, [pc, #144]	@ (8002cf8 <HAL_RCC_OscConfig+0x244>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6c:	f7fe ffe4 	bl	8001c38 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c74:	f7fe ffe0 	bl	8001c38 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e187      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c86:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f0      	bne.n	8002c74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0308 	and.w	r3, r3, #8
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d036      	beq.n	8002d0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d016      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ca6:	4b15      	ldr	r3, [pc, #84]	@ (8002cfc <HAL_RCC_OscConfig+0x248>)
 8002ca8:	2201      	movs	r2, #1
 8002caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cac:	f7fe ffc4 	bl	8001c38 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cb4:	f7fe ffc0 	bl	8001c38 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e167      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf4 <HAL_RCC_OscConfig+0x240>)
 8002cc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d0f0      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x200>
 8002cd2:	e01b      	b.n	8002d0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cd4:	4b09      	ldr	r3, [pc, #36]	@ (8002cfc <HAL_RCC_OscConfig+0x248>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cda:	f7fe ffad 	bl	8001c38 <HAL_GetTick>
 8002cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ce0:	e00e      	b.n	8002d00 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce2:	f7fe ffa9 	bl	8001c38 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d907      	bls.n	8002d00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e150      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	42470000 	.word	0x42470000
 8002cfc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d00:	4b88      	ldr	r3, [pc, #544]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002d02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d1ea      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 8097 	beq.w	8002e48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d1e:	4b81      	ldr	r3, [pc, #516]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10f      	bne.n	8002d4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60bb      	str	r3, [r7, #8]
 8002d2e:	4b7d      	ldr	r3, [pc, #500]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d32:	4a7c      	ldr	r2, [pc, #496]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002d34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d3a:	4b7a      	ldr	r3, [pc, #488]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d42:	60bb      	str	r3, [r7, #8]
 8002d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d46:	2301      	movs	r3, #1
 8002d48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d4a:	4b77      	ldr	r3, [pc, #476]	@ (8002f28 <HAL_RCC_OscConfig+0x474>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d118      	bne.n	8002d88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d56:	4b74      	ldr	r3, [pc, #464]	@ (8002f28 <HAL_RCC_OscConfig+0x474>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a73      	ldr	r2, [pc, #460]	@ (8002f28 <HAL_RCC_OscConfig+0x474>)
 8002d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d62:	f7fe ff69 	bl	8001c38 <HAL_GetTick>
 8002d66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d68:	e008      	b.n	8002d7c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d6a:	f7fe ff65 	bl	8001c38 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e10c      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7c:	4b6a      	ldr	r3, [pc, #424]	@ (8002f28 <HAL_RCC_OscConfig+0x474>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0f0      	beq.n	8002d6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d106      	bne.n	8002d9e <HAL_RCC_OscConfig+0x2ea>
 8002d90:	4b64      	ldr	r3, [pc, #400]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d94:	4a63      	ldr	r2, [pc, #396]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002d96:	f043 0301 	orr.w	r3, r3, #1
 8002d9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d9c:	e01c      	b.n	8002dd8 <HAL_RCC_OscConfig+0x324>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2b05      	cmp	r3, #5
 8002da4:	d10c      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x30c>
 8002da6:	4b5f      	ldr	r3, [pc, #380]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002daa:	4a5e      	ldr	r2, [pc, #376]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002dac:	f043 0304 	orr.w	r3, r3, #4
 8002db0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002db2:	4b5c      	ldr	r3, [pc, #368]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db6:	4a5b      	ldr	r2, [pc, #364]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dbe:	e00b      	b.n	8002dd8 <HAL_RCC_OscConfig+0x324>
 8002dc0:	4b58      	ldr	r3, [pc, #352]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dc4:	4a57      	ldr	r2, [pc, #348]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002dc6:	f023 0301 	bic.w	r3, r3, #1
 8002dca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dcc:	4b55      	ldr	r3, [pc, #340]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd0:	4a54      	ldr	r2, [pc, #336]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002dd2:	f023 0304 	bic.w	r3, r3, #4
 8002dd6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d015      	beq.n	8002e0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de0:	f7fe ff2a 	bl	8001c38 <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de6:	e00a      	b.n	8002dfe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002de8:	f7fe ff26 	bl	8001c38 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e0cb      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dfe:	4b49      	ldr	r3, [pc, #292]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d0ee      	beq.n	8002de8 <HAL_RCC_OscConfig+0x334>
 8002e0a:	e014      	b.n	8002e36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e0c:	f7fe ff14 	bl	8001c38 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e12:	e00a      	b.n	8002e2a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e14:	f7fe ff10 	bl	8001c38 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e0b5      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e2a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1ee      	bne.n	8002e14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e36:	7dfb      	ldrb	r3, [r7, #23]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d105      	bne.n	8002e48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e3c:	4b39      	ldr	r3, [pc, #228]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e40:	4a38      	ldr	r2, [pc, #224]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002e42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f000 80a1 	beq.w	8002f94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e52:	4b34      	ldr	r3, [pc, #208]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 030c 	and.w	r3, r3, #12
 8002e5a:	2b08      	cmp	r3, #8
 8002e5c:	d05c      	beq.n	8002f18 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d141      	bne.n	8002eea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e66:	4b31      	ldr	r3, [pc, #196]	@ (8002f2c <HAL_RCC_OscConfig+0x478>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6c:	f7fe fee4 	bl	8001c38 <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e74:	f7fe fee0 	bl	8001c38 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e087      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e86:	4b27      	ldr	r3, [pc, #156]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1f0      	bne.n	8002e74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69da      	ldr	r2, [r3, #28]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a1b      	ldr	r3, [r3, #32]
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea0:	019b      	lsls	r3, r3, #6
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea8:	085b      	lsrs	r3, r3, #1
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	041b      	lsls	r3, r3, #16
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb4:	061b      	lsls	r3, r3, #24
 8002eb6:	491b      	ldr	r1, [pc, #108]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8002f2c <HAL_RCC_OscConfig+0x478>)
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec2:	f7fe feb9 	bl	8001c38 <HAL_GetTick>
 8002ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eca:	f7fe feb5 	bl	8001c38 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e05c      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002edc:	4b11      	ldr	r3, [pc, #68]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d0f0      	beq.n	8002eca <HAL_RCC_OscConfig+0x416>
 8002ee8:	e054      	b.n	8002f94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eea:	4b10      	ldr	r3, [pc, #64]	@ (8002f2c <HAL_RCC_OscConfig+0x478>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef0:	f7fe fea2 	bl	8001c38 <HAL_GetTick>
 8002ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef8:	f7fe fe9e 	bl	8001c38 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e045      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f0a:	4b06      	ldr	r3, [pc, #24]	@ (8002f24 <HAL_RCC_OscConfig+0x470>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1f0      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x444>
 8002f16:	e03d      	b.n	8002f94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d107      	bne.n	8002f30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e038      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
 8002f24:	40023800 	.word	0x40023800
 8002f28:	40007000 	.word	0x40007000
 8002f2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f30:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa0 <HAL_RCC_OscConfig+0x4ec>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d028      	beq.n	8002f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d121      	bne.n	8002f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d11a      	bne.n	8002f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f60:	4013      	ands	r3, r2
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d111      	bne.n	8002f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f76:	085b      	lsrs	r3, r3, #1
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d107      	bne.n	8002f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d001      	beq.n	8002f94 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e000      	b.n	8002f96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3718      	adds	r7, #24
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40023800 	.word	0x40023800

08002fa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e0cc      	b.n	8003152 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fb8:	4b68      	ldr	r3, [pc, #416]	@ (800315c <HAL_RCC_ClockConfig+0x1b8>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0307 	and.w	r3, r3, #7
 8002fc0:	683a      	ldr	r2, [r7, #0]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d90c      	bls.n	8002fe0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fc6:	4b65      	ldr	r3, [pc, #404]	@ (800315c <HAL_RCC_ClockConfig+0x1b8>)
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fce:	4b63      	ldr	r3, [pc, #396]	@ (800315c <HAL_RCC_ClockConfig+0x1b8>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	683a      	ldr	r2, [r7, #0]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d001      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e0b8      	b.n	8003152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0302 	and.w	r3, r3, #2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d020      	beq.n	800302e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0304 	and.w	r3, r3, #4
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d005      	beq.n	8003004 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ff8:	4b59      	ldr	r3, [pc, #356]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	4a58      	ldr	r2, [pc, #352]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003002:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0308 	and.w	r3, r3, #8
 800300c:	2b00      	cmp	r3, #0
 800300e:	d005      	beq.n	800301c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003010:	4b53      	ldr	r3, [pc, #332]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	4a52      	ldr	r2, [pc, #328]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003016:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800301a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800301c:	4b50      	ldr	r3, [pc, #320]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	494d      	ldr	r1, [pc, #308]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	4313      	orrs	r3, r2
 800302c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b00      	cmp	r3, #0
 8003038:	d044      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d107      	bne.n	8003052 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003042:	4b47      	ldr	r3, [pc, #284]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d119      	bne.n	8003082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e07f      	b.n	8003152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b02      	cmp	r3, #2
 8003058:	d003      	beq.n	8003062 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800305e:	2b03      	cmp	r3, #3
 8003060:	d107      	bne.n	8003072 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003062:	4b3f      	ldr	r3, [pc, #252]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d109      	bne.n	8003082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e06f      	b.n	8003152 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003072:	4b3b      	ldr	r3, [pc, #236]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e067      	b.n	8003152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003082:	4b37      	ldr	r3, [pc, #220]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f023 0203 	bic.w	r2, r3, #3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	4934      	ldr	r1, [pc, #208]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003090:	4313      	orrs	r3, r2
 8003092:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003094:	f7fe fdd0 	bl	8001c38 <HAL_GetTick>
 8003098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800309a:	e00a      	b.n	80030b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800309c:	f7fe fdcc 	bl	8001c38 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e04f      	b.n	8003152 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f003 020c 	and.w	r2, r3, #12
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d1eb      	bne.n	800309c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030c4:	4b25      	ldr	r3, [pc, #148]	@ (800315c <HAL_RCC_ClockConfig+0x1b8>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0307 	and.w	r3, r3, #7
 80030cc:	683a      	ldr	r2, [r7, #0]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d20c      	bcs.n	80030ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030d2:	4b22      	ldr	r3, [pc, #136]	@ (800315c <HAL_RCC_ClockConfig+0x1b8>)
 80030d4:	683a      	ldr	r2, [r7, #0]
 80030d6:	b2d2      	uxtb	r2, r2
 80030d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030da:	4b20      	ldr	r3, [pc, #128]	@ (800315c <HAL_RCC_ClockConfig+0x1b8>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0307 	and.w	r3, r3, #7
 80030e2:	683a      	ldr	r2, [r7, #0]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d001      	beq.n	80030ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e032      	b.n	8003152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0304 	and.w	r3, r3, #4
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d008      	beq.n	800310a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030f8:	4b19      	ldr	r3, [pc, #100]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	4916      	ldr	r1, [pc, #88]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003106:	4313      	orrs	r3, r2
 8003108:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0308 	and.w	r3, r3, #8
 8003112:	2b00      	cmp	r3, #0
 8003114:	d009      	beq.n	800312a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003116:	4b12      	ldr	r3, [pc, #72]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	490e      	ldr	r1, [pc, #56]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003126:	4313      	orrs	r3, r2
 8003128:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800312a:	f000 f821 	bl	8003170 <HAL_RCC_GetSysClockFreq>
 800312e:	4602      	mov	r2, r0
 8003130:	4b0b      	ldr	r3, [pc, #44]	@ (8003160 <HAL_RCC_ClockConfig+0x1bc>)
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	091b      	lsrs	r3, r3, #4
 8003136:	f003 030f 	and.w	r3, r3, #15
 800313a:	490a      	ldr	r1, [pc, #40]	@ (8003164 <HAL_RCC_ClockConfig+0x1c0>)
 800313c:	5ccb      	ldrb	r3, [r1, r3]
 800313e:	fa22 f303 	lsr.w	r3, r2, r3
 8003142:	4a09      	ldr	r2, [pc, #36]	@ (8003168 <HAL_RCC_ClockConfig+0x1c4>)
 8003144:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003146:	4b09      	ldr	r3, [pc, #36]	@ (800316c <HAL_RCC_ClockConfig+0x1c8>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4618      	mov	r0, r3
 800314c:	f7fe fd30 	bl	8001bb0 <HAL_InitTick>

  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40023c00 	.word	0x40023c00
 8003160:	40023800 	.word	0x40023800
 8003164:	0800a25c 	.word	0x0800a25c
 8003168:	20000000 	.word	0x20000000
 800316c:	20000004 	.word	0x20000004

08003170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003174:	b090      	sub	sp, #64	@ 0x40
 8003176:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003178:	2300      	movs	r3, #0
 800317a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003184:	2300      	movs	r3, #0
 8003186:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003188:	4b59      	ldr	r3, [pc, #356]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f003 030c 	and.w	r3, r3, #12
 8003190:	2b08      	cmp	r3, #8
 8003192:	d00d      	beq.n	80031b0 <HAL_RCC_GetSysClockFreq+0x40>
 8003194:	2b08      	cmp	r3, #8
 8003196:	f200 80a1 	bhi.w	80032dc <HAL_RCC_GetSysClockFreq+0x16c>
 800319a:	2b00      	cmp	r3, #0
 800319c:	d002      	beq.n	80031a4 <HAL_RCC_GetSysClockFreq+0x34>
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d003      	beq.n	80031aa <HAL_RCC_GetSysClockFreq+0x3a>
 80031a2:	e09b      	b.n	80032dc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031a4:	4b53      	ldr	r3, [pc, #332]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80031a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031a8:	e09b      	b.n	80032e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031aa:	4b53      	ldr	r3, [pc, #332]	@ (80032f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80031ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031ae:	e098      	b.n	80032e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031b0:	4b4f      	ldr	r3, [pc, #316]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031b8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031ba:	4b4d      	ldr	r3, [pc, #308]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d028      	beq.n	8003218 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031c6:	4b4a      	ldr	r3, [pc, #296]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	099b      	lsrs	r3, r3, #6
 80031cc:	2200      	movs	r2, #0
 80031ce:	623b      	str	r3, [r7, #32]
 80031d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80031d2:	6a3b      	ldr	r3, [r7, #32]
 80031d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80031d8:	2100      	movs	r1, #0
 80031da:	4b47      	ldr	r3, [pc, #284]	@ (80032f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80031dc:	fb03 f201 	mul.w	r2, r3, r1
 80031e0:	2300      	movs	r3, #0
 80031e2:	fb00 f303 	mul.w	r3, r0, r3
 80031e6:	4413      	add	r3, r2
 80031e8:	4a43      	ldr	r2, [pc, #268]	@ (80032f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80031ea:	fba0 1202 	umull	r1, r2, r0, r2
 80031ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031f0:	460a      	mov	r2, r1
 80031f2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80031f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031f6:	4413      	add	r3, r2
 80031f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031fc:	2200      	movs	r2, #0
 80031fe:	61bb      	str	r3, [r7, #24]
 8003200:	61fa      	str	r2, [r7, #28]
 8003202:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003206:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800320a:	f7fd fd45 	bl	8000c98 <__aeabi_uldivmod>
 800320e:	4602      	mov	r2, r0
 8003210:	460b      	mov	r3, r1
 8003212:	4613      	mov	r3, r2
 8003214:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003216:	e053      	b.n	80032c0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003218:	4b35      	ldr	r3, [pc, #212]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	099b      	lsrs	r3, r3, #6
 800321e:	2200      	movs	r2, #0
 8003220:	613b      	str	r3, [r7, #16]
 8003222:	617a      	str	r2, [r7, #20]
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800322a:	f04f 0b00 	mov.w	fp, #0
 800322e:	4652      	mov	r2, sl
 8003230:	465b      	mov	r3, fp
 8003232:	f04f 0000 	mov.w	r0, #0
 8003236:	f04f 0100 	mov.w	r1, #0
 800323a:	0159      	lsls	r1, r3, #5
 800323c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003240:	0150      	lsls	r0, r2, #5
 8003242:	4602      	mov	r2, r0
 8003244:	460b      	mov	r3, r1
 8003246:	ebb2 080a 	subs.w	r8, r2, sl
 800324a:	eb63 090b 	sbc.w	r9, r3, fp
 800324e:	f04f 0200 	mov.w	r2, #0
 8003252:	f04f 0300 	mov.w	r3, #0
 8003256:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800325a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800325e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003262:	ebb2 0408 	subs.w	r4, r2, r8
 8003266:	eb63 0509 	sbc.w	r5, r3, r9
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	f04f 0300 	mov.w	r3, #0
 8003272:	00eb      	lsls	r3, r5, #3
 8003274:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003278:	00e2      	lsls	r2, r4, #3
 800327a:	4614      	mov	r4, r2
 800327c:	461d      	mov	r5, r3
 800327e:	eb14 030a 	adds.w	r3, r4, sl
 8003282:	603b      	str	r3, [r7, #0]
 8003284:	eb45 030b 	adc.w	r3, r5, fp
 8003288:	607b      	str	r3, [r7, #4]
 800328a:	f04f 0200 	mov.w	r2, #0
 800328e:	f04f 0300 	mov.w	r3, #0
 8003292:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003296:	4629      	mov	r1, r5
 8003298:	028b      	lsls	r3, r1, #10
 800329a:	4621      	mov	r1, r4
 800329c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032a0:	4621      	mov	r1, r4
 80032a2:	028a      	lsls	r2, r1, #10
 80032a4:	4610      	mov	r0, r2
 80032a6:	4619      	mov	r1, r3
 80032a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032aa:	2200      	movs	r2, #0
 80032ac:	60bb      	str	r3, [r7, #8]
 80032ae:	60fa      	str	r2, [r7, #12]
 80032b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032b4:	f7fd fcf0 	bl	8000c98 <__aeabi_uldivmod>
 80032b8:	4602      	mov	r2, r0
 80032ba:	460b      	mov	r3, r1
 80032bc:	4613      	mov	r3, r2
 80032be:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80032c0:	4b0b      	ldr	r3, [pc, #44]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	0c1b      	lsrs	r3, r3, #16
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	3301      	adds	r3, #1
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80032d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80032d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80032da:	e002      	b.n	80032e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032dc:	4b05      	ldr	r3, [pc, #20]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80032de:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80032e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3740      	adds	r7, #64	@ 0x40
 80032e8:	46bd      	mov	sp, r7
 80032ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032ee:	bf00      	nop
 80032f0:	40023800 	.word	0x40023800
 80032f4:	00f42400 	.word	0x00f42400
 80032f8:	017d7840 	.word	0x017d7840

080032fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003300:	4b03      	ldr	r3, [pc, #12]	@ (8003310 <HAL_RCC_GetHCLKFreq+0x14>)
 8003302:	681b      	ldr	r3, [r3, #0]
}
 8003304:	4618      	mov	r0, r3
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	20000000 	.word	0x20000000

08003314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003318:	f7ff fff0 	bl	80032fc <HAL_RCC_GetHCLKFreq>
 800331c:	4602      	mov	r2, r0
 800331e:	4b05      	ldr	r3, [pc, #20]	@ (8003334 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	0a9b      	lsrs	r3, r3, #10
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	4903      	ldr	r1, [pc, #12]	@ (8003338 <HAL_RCC_GetPCLK1Freq+0x24>)
 800332a:	5ccb      	ldrb	r3, [r1, r3]
 800332c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003330:	4618      	mov	r0, r3
 8003332:	bd80      	pop	{r7, pc}
 8003334:	40023800 	.word	0x40023800
 8003338:	0800a26c 	.word	0x0800a26c

0800333c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003340:	f7ff ffdc 	bl	80032fc <HAL_RCC_GetHCLKFreq>
 8003344:	4602      	mov	r2, r0
 8003346:	4b05      	ldr	r3, [pc, #20]	@ (800335c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	0b5b      	lsrs	r3, r3, #13
 800334c:	f003 0307 	and.w	r3, r3, #7
 8003350:	4903      	ldr	r1, [pc, #12]	@ (8003360 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003352:	5ccb      	ldrb	r3, [r1, r3]
 8003354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003358:	4618      	mov	r0, r3
 800335a:	bd80      	pop	{r7, pc}
 800335c:	40023800 	.word	0x40023800
 8003360:	0800a26c 	.word	0x0800a26c

08003364 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e07b      	b.n	800346e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337a:	2b00      	cmp	r3, #0
 800337c:	d108      	bne.n	8003390 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003386:	d009      	beq.n	800339c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	61da      	str	r2, [r3, #28]
 800338e:	e005      	b.n	800339c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d106      	bne.n	80033bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f7fe f8c2 	bl	8001540 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2202      	movs	r2, #2
 80033c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033ee:	431a      	orrs	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	431a      	orrs	r2, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	431a      	orrs	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800340c:	431a      	orrs	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a1b      	ldr	r3, [r3, #32]
 800341c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003420:	ea42 0103 	orr.w	r1, r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003428:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	430a      	orrs	r2, r1
 8003432:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	0c1b      	lsrs	r3, r3, #16
 800343a:	f003 0104 	and.w	r1, r3, #4
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003442:	f003 0210 	and.w	r2, r3, #16
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	430a      	orrs	r2, r1
 800344c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	69da      	ldr	r2, [r3, #28]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800345c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b08a      	sub	sp, #40	@ 0x28
 800347a:	af00      	add	r7, sp, #0
 800347c:	60f8      	str	r0, [r7, #12]
 800347e:	60b9      	str	r1, [r7, #8]
 8003480:	607a      	str	r2, [r7, #4]
 8003482:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003484:	2301      	movs	r3, #1
 8003486:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003488:	f7fe fbd6 	bl	8001c38 <HAL_GetTick>
 800348c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003494:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800349c:	887b      	ldrh	r3, [r7, #2]
 800349e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80034a0:	7ffb      	ldrb	r3, [r7, #31]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d00c      	beq.n	80034c0 <HAL_SPI_TransmitReceive+0x4a>
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034ac:	d106      	bne.n	80034bc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d102      	bne.n	80034bc <HAL_SPI_TransmitReceive+0x46>
 80034b6:	7ffb      	ldrb	r3, [r7, #31]
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d001      	beq.n	80034c0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80034bc:	2302      	movs	r3, #2
 80034be:	e17f      	b.n	80037c0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d005      	beq.n	80034d2 <HAL_SPI_TransmitReceive+0x5c>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d002      	beq.n	80034d2 <HAL_SPI_TransmitReceive+0x5c>
 80034cc:	887b      	ldrh	r3, [r7, #2]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e174      	b.n	80037c0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d101      	bne.n	80034e4 <HAL_SPI_TransmitReceive+0x6e>
 80034e0:	2302      	movs	r3, #2
 80034e2:	e16d      	b.n	80037c0 <HAL_SPI_TransmitReceive+0x34a>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	d003      	beq.n	8003500 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2205      	movs	r2, #5
 80034fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	887a      	ldrh	r2, [r7, #2]
 8003510:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	887a      	ldrh	r2, [r7, #2]
 8003516:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	887a      	ldrh	r2, [r7, #2]
 8003522:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	887a      	ldrh	r2, [r7, #2]
 8003528:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003540:	2b40      	cmp	r3, #64	@ 0x40
 8003542:	d007      	beq.n	8003554 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003552:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800355c:	d17e      	bne.n	800365c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d002      	beq.n	800356c <HAL_SPI_TransmitReceive+0xf6>
 8003566:	8afb      	ldrh	r3, [r7, #22]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d16c      	bne.n	8003646 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003570:	881a      	ldrh	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357c:	1c9a      	adds	r2, r3, #2
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003586:	b29b      	uxth	r3, r3
 8003588:	3b01      	subs	r3, #1
 800358a:	b29a      	uxth	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003590:	e059      	b.n	8003646 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	2b02      	cmp	r3, #2
 800359e:	d11b      	bne.n	80035d8 <HAL_SPI_TransmitReceive+0x162>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d016      	beq.n	80035d8 <HAL_SPI_TransmitReceive+0x162>
 80035aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d113      	bne.n	80035d8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b4:	881a      	ldrh	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c0:	1c9a      	adds	r2, r3, #2
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	3b01      	subs	r3, #1
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d119      	bne.n	800361a <HAL_SPI_TransmitReceive+0x1a4>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d014      	beq.n	800361a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68da      	ldr	r2, [r3, #12]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035fa:	b292      	uxth	r2, r2
 80035fc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003602:	1c9a      	adds	r2, r3, #2
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003616:	2301      	movs	r3, #1
 8003618:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800361a:	f7fe fb0d 	bl	8001c38 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	6a3b      	ldr	r3, [r7, #32]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003626:	429a      	cmp	r2, r3
 8003628:	d80d      	bhi.n	8003646 <HAL_SPI_TransmitReceive+0x1d0>
 800362a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800362c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003630:	d009      	beq.n	8003646 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2201      	movs	r2, #1
 8003636:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e0bc      	b.n	80037c0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800364a:	b29b      	uxth	r3, r3
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1a0      	bne.n	8003592 <HAL_SPI_TransmitReceive+0x11c>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003654:	b29b      	uxth	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d19b      	bne.n	8003592 <HAL_SPI_TransmitReceive+0x11c>
 800365a:	e082      	b.n	8003762 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d002      	beq.n	800366a <HAL_SPI_TransmitReceive+0x1f4>
 8003664:	8afb      	ldrh	r3, [r7, #22]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d171      	bne.n	800374e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	330c      	adds	r3, #12
 8003674:	7812      	ldrb	r2, [r2, #0]
 8003676:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367c:	1c5a      	adds	r2, r3, #1
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003686:	b29b      	uxth	r3, r3
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003690:	e05d      	b.n	800374e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b02      	cmp	r3, #2
 800369e:	d11c      	bne.n	80036da <HAL_SPI_TransmitReceive+0x264>
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d017      	beq.n	80036da <HAL_SPI_TransmitReceive+0x264>
 80036aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d114      	bne.n	80036da <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	330c      	adds	r3, #12
 80036ba:	7812      	ldrb	r2, [r2, #0]
 80036bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c2:	1c5a      	adds	r2, r3, #1
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80036d6:	2300      	movs	r3, #0
 80036d8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d119      	bne.n	800371c <HAL_SPI_TransmitReceive+0x2a6>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d014      	beq.n	800371c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	68da      	ldr	r2, [r3, #12]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036fc:	b2d2      	uxtb	r2, r2
 80036fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800370e:	b29b      	uxth	r3, r3
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003718:	2301      	movs	r3, #1
 800371a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800371c:	f7fe fa8c 	bl	8001c38 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	6a3b      	ldr	r3, [r7, #32]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003728:	429a      	cmp	r2, r3
 800372a:	d803      	bhi.n	8003734 <HAL_SPI_TransmitReceive+0x2be>
 800372c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800372e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003732:	d102      	bne.n	800373a <HAL_SPI_TransmitReceive+0x2c4>
 8003734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003736:	2b00      	cmp	r3, #0
 8003738:	d109      	bne.n	800374e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e038      	b.n	80037c0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003752:	b29b      	uxth	r3, r3
 8003754:	2b00      	cmp	r3, #0
 8003756:	d19c      	bne.n	8003692 <HAL_SPI_TransmitReceive+0x21c>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800375c:	b29b      	uxth	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d197      	bne.n	8003692 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003762:	6a3a      	ldr	r2, [r7, #32]
 8003764:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f000 f8b6 	bl	80038d8 <SPI_EndRxTxTransaction>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d008      	beq.n	8003784 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2220      	movs	r2, #32
 8003776:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e01d      	b.n	80037c0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d10a      	bne.n	80037a2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800378c:	2300      	movs	r3, #0
 800378e:	613b      	str	r3, [r7, #16]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	613b      	str	r3, [r7, #16]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	613b      	str	r3, [r7, #16]
 80037a0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e000      	b.n	80037c0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80037be:	2300      	movs	r3, #0
  }
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3728      	adds	r7, #40	@ 0x28
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b088      	sub	sp, #32
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	603b      	str	r3, [r7, #0]
 80037d4:	4613      	mov	r3, r2
 80037d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80037d8:	f7fe fa2e 	bl	8001c38 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037e0:	1a9b      	subs	r3, r3, r2
 80037e2:	683a      	ldr	r2, [r7, #0]
 80037e4:	4413      	add	r3, r2
 80037e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80037e8:	f7fe fa26 	bl	8001c38 <HAL_GetTick>
 80037ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80037ee:	4b39      	ldr	r3, [pc, #228]	@ (80038d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	015b      	lsls	r3, r3, #5
 80037f4:	0d1b      	lsrs	r3, r3, #20
 80037f6:	69fa      	ldr	r2, [r7, #28]
 80037f8:	fb02 f303 	mul.w	r3, r2, r3
 80037fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037fe:	e055      	b.n	80038ac <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003806:	d051      	beq.n	80038ac <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003808:	f7fe fa16 	bl	8001c38 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	69fa      	ldr	r2, [r7, #28]
 8003814:	429a      	cmp	r2, r3
 8003816:	d902      	bls.n	800381e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d13d      	bne.n	800389a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800382c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003836:	d111      	bne.n	800385c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003840:	d004      	beq.n	800384c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800384a:	d107      	bne.n	800385c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800385a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003864:	d10f      	bne.n	8003886 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003884:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e018      	b.n	80038cc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d102      	bne.n	80038a6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	61fb      	str	r3, [r7, #28]
 80038a4:	e002      	b.n	80038ac <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	3b01      	subs	r3, #1
 80038aa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689a      	ldr	r2, [r3, #8]
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	4013      	ands	r3, r2
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	bf0c      	ite	eq
 80038bc:	2301      	moveq	r3, #1
 80038be:	2300      	movne	r3, #0
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	79fb      	ldrb	r3, [r7, #7]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d19a      	bne.n	8003800 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3720      	adds	r7, #32
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	20000000 	.word	0x20000000

080038d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b088      	sub	sp, #32
 80038dc:	af02      	add	r7, sp, #8
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	9300      	str	r3, [sp, #0]
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	2201      	movs	r2, #1
 80038ec:	2102      	movs	r1, #2
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f7ff ff6a 	bl	80037c8 <SPI_WaitFlagStateUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d007      	beq.n	800390a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038fe:	f043 0220 	orr.w	r2, r3, #32
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e032      	b.n	8003970 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800390a:	4b1b      	ldr	r3, [pc, #108]	@ (8003978 <SPI_EndRxTxTransaction+0xa0>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a1b      	ldr	r2, [pc, #108]	@ (800397c <SPI_EndRxTxTransaction+0xa4>)
 8003910:	fba2 2303 	umull	r2, r3, r2, r3
 8003914:	0d5b      	lsrs	r3, r3, #21
 8003916:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800391a:	fb02 f303 	mul.w	r3, r2, r3
 800391e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003928:	d112      	bne.n	8003950 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	9300      	str	r3, [sp, #0]
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	2200      	movs	r2, #0
 8003932:	2180      	movs	r1, #128	@ 0x80
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f7ff ff47 	bl	80037c8 <SPI_WaitFlagStateUntilTimeout>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d016      	beq.n	800396e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003944:	f043 0220 	orr.w	r2, r3, #32
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e00f      	b.n	8003970 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00a      	beq.n	800396c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	3b01      	subs	r3, #1
 800395a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003966:	2b80      	cmp	r3, #128	@ 0x80
 8003968:	d0f2      	beq.n	8003950 <SPI_EndRxTxTransaction+0x78>
 800396a:	e000      	b.n	800396e <SPI_EndRxTxTransaction+0x96>
        break;
 800396c:	bf00      	nop
  }

  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	20000000 	.word	0x20000000
 800397c:	165e9f81 	.word	0x165e9f81

08003980 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e042      	b.n	8003a18 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d106      	bne.n	80039ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7fe f83c 	bl	8001a24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2224      	movs	r2, #36	@ 0x24
 80039b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68da      	ldr	r2, [r3, #12]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 f973 	bl	8003cb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	691a      	ldr	r2, [r3, #16]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80039d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	695a      	ldr	r2, [r3, #20]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68da      	ldr	r2, [r3, #12]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2220      	movs	r2, #32
 8003a04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b08a      	sub	sp, #40	@ 0x28
 8003a24:	af02      	add	r7, sp, #8
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	603b      	str	r3, [r7, #0]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a30:	2300      	movs	r3, #0
 8003a32:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	2b20      	cmp	r3, #32
 8003a3e:	d175      	bne.n	8003b2c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d002      	beq.n	8003a4c <HAL_UART_Transmit+0x2c>
 8003a46:	88fb      	ldrh	r3, [r7, #6]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d101      	bne.n	8003a50 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e06e      	b.n	8003b2e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2221      	movs	r2, #33	@ 0x21
 8003a5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a5e:	f7fe f8eb 	bl	8001c38 <HAL_GetTick>
 8003a62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	88fa      	ldrh	r2, [r7, #6]
 8003a68:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	88fa      	ldrh	r2, [r7, #6]
 8003a6e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a78:	d108      	bne.n	8003a8c <HAL_UART_Transmit+0x6c>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d104      	bne.n	8003a8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	61bb      	str	r3, [r7, #24]
 8003a8a:	e003      	b.n	8003a94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a90:	2300      	movs	r3, #0
 8003a92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a94:	e02e      	b.n	8003af4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	9300      	str	r3, [sp, #0]
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	2180      	movs	r1, #128	@ 0x80
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 f848 	bl	8003b36 <UART_WaitOnFlagUntilTimeout>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d005      	beq.n	8003ab8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2220      	movs	r2, #32
 8003ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e03a      	b.n	8003b2e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d10b      	bne.n	8003ad6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	881b      	ldrh	r3, [r3, #0]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003acc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	3302      	adds	r3, #2
 8003ad2:	61bb      	str	r3, [r7, #24]
 8003ad4:	e007      	b.n	8003ae6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	781a      	ldrb	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	3b01      	subs	r3, #1
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1cb      	bne.n	8003a96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	9300      	str	r3, [sp, #0]
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	2200      	movs	r2, #0
 8003b06:	2140      	movs	r1, #64	@ 0x40
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f000 f814 	bl	8003b36 <UART_WaitOnFlagUntilTimeout>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d005      	beq.n	8003b20 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2220      	movs	r2, #32
 8003b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e006      	b.n	8003b2e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	e000      	b.n	8003b2e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003b2c:	2302      	movs	r3, #2
  }
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3720      	adds	r7, #32
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b086      	sub	sp, #24
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	60f8      	str	r0, [r7, #12]
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	603b      	str	r3, [r7, #0]
 8003b42:	4613      	mov	r3, r2
 8003b44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b46:	e03b      	b.n	8003bc0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b48:	6a3b      	ldr	r3, [r7, #32]
 8003b4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b4e:	d037      	beq.n	8003bc0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b50:	f7fe f872 	bl	8001c38 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	6a3a      	ldr	r2, [r7, #32]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d302      	bcc.n	8003b66 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e03a      	b.n	8003be0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	f003 0304 	and.w	r3, r3, #4
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d023      	beq.n	8003bc0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	2b80      	cmp	r3, #128	@ 0x80
 8003b7c:	d020      	beq.n	8003bc0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	2b40      	cmp	r3, #64	@ 0x40
 8003b82:	d01d      	beq.n	8003bc0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0308 	and.w	r3, r3, #8
 8003b8e:	2b08      	cmp	r3, #8
 8003b90:	d116      	bne.n	8003bc0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003b92:	2300      	movs	r3, #0
 8003b94:	617b      	str	r3, [r7, #20]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	617b      	str	r3, [r7, #20]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	617b      	str	r3, [r7, #20]
 8003ba6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 f81d 	bl	8003be8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2208      	movs	r2, #8
 8003bb2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e00f      	b.n	8003be0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	4013      	ands	r3, r2
 8003bca:	68ba      	ldr	r2, [r7, #8]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	bf0c      	ite	eq
 8003bd0:	2301      	moveq	r3, #1
 8003bd2:	2300      	movne	r3, #0
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	79fb      	ldrb	r3, [r7, #7]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d0b4      	beq.n	8003b48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3718      	adds	r7, #24
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b095      	sub	sp, #84	@ 0x54
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	330c      	adds	r3, #12
 8003bf6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bfa:	e853 3f00 	ldrex	r3, [r3]
 8003bfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	330c      	adds	r3, #12
 8003c0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c10:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c18:	e841 2300 	strex	r3, r2, [r1]
 8003c1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1e5      	bne.n	8003bf0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	3314      	adds	r3, #20
 8003c2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
 8003c2e:	e853 3f00 	ldrex	r3, [r3]
 8003c32:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	f023 0301 	bic.w	r3, r3, #1
 8003c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	3314      	adds	r3, #20
 8003c42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c4c:	e841 2300 	strex	r3, r2, [r1]
 8003c50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1e5      	bne.n	8003c24 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d119      	bne.n	8003c94 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	330c      	adds	r3, #12
 8003c66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	e853 3f00 	ldrex	r3, [r3]
 8003c6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	f023 0310 	bic.w	r3, r3, #16
 8003c76:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	330c      	adds	r3, #12
 8003c7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c80:	61ba      	str	r2, [r7, #24]
 8003c82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c84:	6979      	ldr	r1, [r7, #20]
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	e841 2300 	strex	r3, r2, [r1]
 8003c8c:	613b      	str	r3, [r7, #16]
   return(result);
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1e5      	bne.n	8003c60 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ca2:	bf00      	nop
 8003ca4:	3754      	adds	r7, #84	@ 0x54
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
	...

08003cb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cb4:	b0c0      	sub	sp, #256	@ 0x100
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	691b      	ldr	r3, [r3, #16]
 8003cc4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ccc:	68d9      	ldr	r1, [r3, #12]
 8003cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	ea40 0301 	orr.w	r3, r0, r1
 8003cd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cde:	689a      	ldr	r2, [r3, #8]
 8003ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf4:	69db      	ldr	r3, [r3, #28]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003d08:	f021 010c 	bic.w	r1, r1, #12
 8003d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003d16:	430b      	orrs	r3, r1
 8003d18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d2a:	6999      	ldr	r1, [r3, #24]
 8003d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	ea40 0301 	orr.w	r3, r0, r1
 8003d36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	4b8f      	ldr	r3, [pc, #572]	@ (8003f7c <UART_SetConfig+0x2cc>)
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d005      	beq.n	8003d50 <UART_SetConfig+0xa0>
 8003d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	4b8d      	ldr	r3, [pc, #564]	@ (8003f80 <UART_SetConfig+0x2d0>)
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d104      	bne.n	8003d5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d50:	f7ff faf4 	bl	800333c <HAL_RCC_GetPCLK2Freq>
 8003d54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003d58:	e003      	b.n	8003d62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d5a:	f7ff fadb 	bl	8003314 <HAL_RCC_GetPCLK1Freq>
 8003d5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d66:	69db      	ldr	r3, [r3, #28]
 8003d68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d6c:	f040 810c 	bne.w	8003f88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d74:	2200      	movs	r2, #0
 8003d76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003d7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003d7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003d82:	4622      	mov	r2, r4
 8003d84:	462b      	mov	r3, r5
 8003d86:	1891      	adds	r1, r2, r2
 8003d88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003d8a:	415b      	adcs	r3, r3
 8003d8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d92:	4621      	mov	r1, r4
 8003d94:	eb12 0801 	adds.w	r8, r2, r1
 8003d98:	4629      	mov	r1, r5
 8003d9a:	eb43 0901 	adc.w	r9, r3, r1
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	f04f 0300 	mov.w	r3, #0
 8003da6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003daa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003db2:	4690      	mov	r8, r2
 8003db4:	4699      	mov	r9, r3
 8003db6:	4623      	mov	r3, r4
 8003db8:	eb18 0303 	adds.w	r3, r8, r3
 8003dbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003dc0:	462b      	mov	r3, r5
 8003dc2:	eb49 0303 	adc.w	r3, r9, r3
 8003dc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003dd6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003dda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003dde:	460b      	mov	r3, r1
 8003de0:	18db      	adds	r3, r3, r3
 8003de2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003de4:	4613      	mov	r3, r2
 8003de6:	eb42 0303 	adc.w	r3, r2, r3
 8003dea:	657b      	str	r3, [r7, #84]	@ 0x54
 8003dec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003df0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003df4:	f7fc ff50 	bl	8000c98 <__aeabi_uldivmod>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	4b61      	ldr	r3, [pc, #388]	@ (8003f84 <UART_SetConfig+0x2d4>)
 8003dfe:	fba3 2302 	umull	r2, r3, r3, r2
 8003e02:	095b      	lsrs	r3, r3, #5
 8003e04:	011c      	lsls	r4, r3, #4
 8003e06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003e14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003e18:	4642      	mov	r2, r8
 8003e1a:	464b      	mov	r3, r9
 8003e1c:	1891      	adds	r1, r2, r2
 8003e1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003e20:	415b      	adcs	r3, r3
 8003e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003e28:	4641      	mov	r1, r8
 8003e2a:	eb12 0a01 	adds.w	sl, r2, r1
 8003e2e:	4649      	mov	r1, r9
 8003e30:	eb43 0b01 	adc.w	fp, r3, r1
 8003e34:	f04f 0200 	mov.w	r2, #0
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e48:	4692      	mov	sl, r2
 8003e4a:	469b      	mov	fp, r3
 8003e4c:	4643      	mov	r3, r8
 8003e4e:	eb1a 0303 	adds.w	r3, sl, r3
 8003e52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e56:	464b      	mov	r3, r9
 8003e58:	eb4b 0303 	adc.w	r3, fp, r3
 8003e5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e6c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003e70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003e74:	460b      	mov	r3, r1
 8003e76:	18db      	adds	r3, r3, r3
 8003e78:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	eb42 0303 	adc.w	r3, r2, r3
 8003e80:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003e86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003e8a:	f7fc ff05 	bl	8000c98 <__aeabi_uldivmod>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	460b      	mov	r3, r1
 8003e92:	4611      	mov	r1, r2
 8003e94:	4b3b      	ldr	r3, [pc, #236]	@ (8003f84 <UART_SetConfig+0x2d4>)
 8003e96:	fba3 2301 	umull	r2, r3, r3, r1
 8003e9a:	095b      	lsrs	r3, r3, #5
 8003e9c:	2264      	movs	r2, #100	@ 0x64
 8003e9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ea2:	1acb      	subs	r3, r1, r3
 8003ea4:	00db      	lsls	r3, r3, #3
 8003ea6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003eaa:	4b36      	ldr	r3, [pc, #216]	@ (8003f84 <UART_SetConfig+0x2d4>)
 8003eac:	fba3 2302 	umull	r2, r3, r3, r2
 8003eb0:	095b      	lsrs	r3, r3, #5
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003eb8:	441c      	add	r4, r3
 8003eba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ec4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003ec8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003ecc:	4642      	mov	r2, r8
 8003ece:	464b      	mov	r3, r9
 8003ed0:	1891      	adds	r1, r2, r2
 8003ed2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003ed4:	415b      	adcs	r3, r3
 8003ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ed8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003edc:	4641      	mov	r1, r8
 8003ede:	1851      	adds	r1, r2, r1
 8003ee0:	6339      	str	r1, [r7, #48]	@ 0x30
 8003ee2:	4649      	mov	r1, r9
 8003ee4:	414b      	adcs	r3, r1
 8003ee6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ee8:	f04f 0200 	mov.w	r2, #0
 8003eec:	f04f 0300 	mov.w	r3, #0
 8003ef0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003ef4:	4659      	mov	r1, fp
 8003ef6:	00cb      	lsls	r3, r1, #3
 8003ef8:	4651      	mov	r1, sl
 8003efa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003efe:	4651      	mov	r1, sl
 8003f00:	00ca      	lsls	r2, r1, #3
 8003f02:	4610      	mov	r0, r2
 8003f04:	4619      	mov	r1, r3
 8003f06:	4603      	mov	r3, r0
 8003f08:	4642      	mov	r2, r8
 8003f0a:	189b      	adds	r3, r3, r2
 8003f0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f10:	464b      	mov	r3, r9
 8003f12:	460a      	mov	r2, r1
 8003f14:	eb42 0303 	adc.w	r3, r2, r3
 8003f18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f28:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003f2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003f30:	460b      	mov	r3, r1
 8003f32:	18db      	adds	r3, r3, r3
 8003f34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f36:	4613      	mov	r3, r2
 8003f38:	eb42 0303 	adc.w	r3, r2, r3
 8003f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003f46:	f7fc fea7 	bl	8000c98 <__aeabi_uldivmod>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f84 <UART_SetConfig+0x2d4>)
 8003f50:	fba3 1302 	umull	r1, r3, r3, r2
 8003f54:	095b      	lsrs	r3, r3, #5
 8003f56:	2164      	movs	r1, #100	@ 0x64
 8003f58:	fb01 f303 	mul.w	r3, r1, r3
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	00db      	lsls	r3, r3, #3
 8003f60:	3332      	adds	r3, #50	@ 0x32
 8003f62:	4a08      	ldr	r2, [pc, #32]	@ (8003f84 <UART_SetConfig+0x2d4>)
 8003f64:	fba2 2303 	umull	r2, r3, r2, r3
 8003f68:	095b      	lsrs	r3, r3, #5
 8003f6a:	f003 0207 	and.w	r2, r3, #7
 8003f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4422      	add	r2, r4
 8003f76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003f78:	e106      	b.n	8004188 <UART_SetConfig+0x4d8>
 8003f7a:	bf00      	nop
 8003f7c:	40011000 	.word	0x40011000
 8003f80:	40011400 	.word	0x40011400
 8003f84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003f92:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003f96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003f9a:	4642      	mov	r2, r8
 8003f9c:	464b      	mov	r3, r9
 8003f9e:	1891      	adds	r1, r2, r2
 8003fa0:	6239      	str	r1, [r7, #32]
 8003fa2:	415b      	adcs	r3, r3
 8003fa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fa6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003faa:	4641      	mov	r1, r8
 8003fac:	1854      	adds	r4, r2, r1
 8003fae:	4649      	mov	r1, r9
 8003fb0:	eb43 0501 	adc.w	r5, r3, r1
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	f04f 0300 	mov.w	r3, #0
 8003fbc:	00eb      	lsls	r3, r5, #3
 8003fbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fc2:	00e2      	lsls	r2, r4, #3
 8003fc4:	4614      	mov	r4, r2
 8003fc6:	461d      	mov	r5, r3
 8003fc8:	4643      	mov	r3, r8
 8003fca:	18e3      	adds	r3, r4, r3
 8003fcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003fd0:	464b      	mov	r3, r9
 8003fd2:	eb45 0303 	adc.w	r3, r5, r3
 8003fd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fe6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003fea:	f04f 0200 	mov.w	r2, #0
 8003fee:	f04f 0300 	mov.w	r3, #0
 8003ff2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003ff6:	4629      	mov	r1, r5
 8003ff8:	008b      	lsls	r3, r1, #2
 8003ffa:	4621      	mov	r1, r4
 8003ffc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004000:	4621      	mov	r1, r4
 8004002:	008a      	lsls	r2, r1, #2
 8004004:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004008:	f7fc fe46 	bl	8000c98 <__aeabi_uldivmod>
 800400c:	4602      	mov	r2, r0
 800400e:	460b      	mov	r3, r1
 8004010:	4b60      	ldr	r3, [pc, #384]	@ (8004194 <UART_SetConfig+0x4e4>)
 8004012:	fba3 2302 	umull	r2, r3, r3, r2
 8004016:	095b      	lsrs	r3, r3, #5
 8004018:	011c      	lsls	r4, r3, #4
 800401a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800401e:	2200      	movs	r2, #0
 8004020:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004024:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004028:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800402c:	4642      	mov	r2, r8
 800402e:	464b      	mov	r3, r9
 8004030:	1891      	adds	r1, r2, r2
 8004032:	61b9      	str	r1, [r7, #24]
 8004034:	415b      	adcs	r3, r3
 8004036:	61fb      	str	r3, [r7, #28]
 8004038:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800403c:	4641      	mov	r1, r8
 800403e:	1851      	adds	r1, r2, r1
 8004040:	6139      	str	r1, [r7, #16]
 8004042:	4649      	mov	r1, r9
 8004044:	414b      	adcs	r3, r1
 8004046:	617b      	str	r3, [r7, #20]
 8004048:	f04f 0200 	mov.w	r2, #0
 800404c:	f04f 0300 	mov.w	r3, #0
 8004050:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004054:	4659      	mov	r1, fp
 8004056:	00cb      	lsls	r3, r1, #3
 8004058:	4651      	mov	r1, sl
 800405a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800405e:	4651      	mov	r1, sl
 8004060:	00ca      	lsls	r2, r1, #3
 8004062:	4610      	mov	r0, r2
 8004064:	4619      	mov	r1, r3
 8004066:	4603      	mov	r3, r0
 8004068:	4642      	mov	r2, r8
 800406a:	189b      	adds	r3, r3, r2
 800406c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004070:	464b      	mov	r3, r9
 8004072:	460a      	mov	r2, r1
 8004074:	eb42 0303 	adc.w	r3, r2, r3
 8004078:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800407c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004086:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004088:	f04f 0200 	mov.w	r2, #0
 800408c:	f04f 0300 	mov.w	r3, #0
 8004090:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004094:	4649      	mov	r1, r9
 8004096:	008b      	lsls	r3, r1, #2
 8004098:	4641      	mov	r1, r8
 800409a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800409e:	4641      	mov	r1, r8
 80040a0:	008a      	lsls	r2, r1, #2
 80040a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80040a6:	f7fc fdf7 	bl	8000c98 <__aeabi_uldivmod>
 80040aa:	4602      	mov	r2, r0
 80040ac:	460b      	mov	r3, r1
 80040ae:	4611      	mov	r1, r2
 80040b0:	4b38      	ldr	r3, [pc, #224]	@ (8004194 <UART_SetConfig+0x4e4>)
 80040b2:	fba3 2301 	umull	r2, r3, r3, r1
 80040b6:	095b      	lsrs	r3, r3, #5
 80040b8:	2264      	movs	r2, #100	@ 0x64
 80040ba:	fb02 f303 	mul.w	r3, r2, r3
 80040be:	1acb      	subs	r3, r1, r3
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	3332      	adds	r3, #50	@ 0x32
 80040c4:	4a33      	ldr	r2, [pc, #204]	@ (8004194 <UART_SetConfig+0x4e4>)
 80040c6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ca:	095b      	lsrs	r3, r3, #5
 80040cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040d0:	441c      	add	r4, r3
 80040d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040d6:	2200      	movs	r2, #0
 80040d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80040da:	677a      	str	r2, [r7, #116]	@ 0x74
 80040dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80040e0:	4642      	mov	r2, r8
 80040e2:	464b      	mov	r3, r9
 80040e4:	1891      	adds	r1, r2, r2
 80040e6:	60b9      	str	r1, [r7, #8]
 80040e8:	415b      	adcs	r3, r3
 80040ea:	60fb      	str	r3, [r7, #12]
 80040ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040f0:	4641      	mov	r1, r8
 80040f2:	1851      	adds	r1, r2, r1
 80040f4:	6039      	str	r1, [r7, #0]
 80040f6:	4649      	mov	r1, r9
 80040f8:	414b      	adcs	r3, r1
 80040fa:	607b      	str	r3, [r7, #4]
 80040fc:	f04f 0200 	mov.w	r2, #0
 8004100:	f04f 0300 	mov.w	r3, #0
 8004104:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004108:	4659      	mov	r1, fp
 800410a:	00cb      	lsls	r3, r1, #3
 800410c:	4651      	mov	r1, sl
 800410e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004112:	4651      	mov	r1, sl
 8004114:	00ca      	lsls	r2, r1, #3
 8004116:	4610      	mov	r0, r2
 8004118:	4619      	mov	r1, r3
 800411a:	4603      	mov	r3, r0
 800411c:	4642      	mov	r2, r8
 800411e:	189b      	adds	r3, r3, r2
 8004120:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004122:	464b      	mov	r3, r9
 8004124:	460a      	mov	r2, r1
 8004126:	eb42 0303 	adc.w	r3, r2, r3
 800412a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800412c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	663b      	str	r3, [r7, #96]	@ 0x60
 8004136:	667a      	str	r2, [r7, #100]	@ 0x64
 8004138:	f04f 0200 	mov.w	r2, #0
 800413c:	f04f 0300 	mov.w	r3, #0
 8004140:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004144:	4649      	mov	r1, r9
 8004146:	008b      	lsls	r3, r1, #2
 8004148:	4641      	mov	r1, r8
 800414a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800414e:	4641      	mov	r1, r8
 8004150:	008a      	lsls	r2, r1, #2
 8004152:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004156:	f7fc fd9f 	bl	8000c98 <__aeabi_uldivmod>
 800415a:	4602      	mov	r2, r0
 800415c:	460b      	mov	r3, r1
 800415e:	4b0d      	ldr	r3, [pc, #52]	@ (8004194 <UART_SetConfig+0x4e4>)
 8004160:	fba3 1302 	umull	r1, r3, r3, r2
 8004164:	095b      	lsrs	r3, r3, #5
 8004166:	2164      	movs	r1, #100	@ 0x64
 8004168:	fb01 f303 	mul.w	r3, r1, r3
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	3332      	adds	r3, #50	@ 0x32
 8004172:	4a08      	ldr	r2, [pc, #32]	@ (8004194 <UART_SetConfig+0x4e4>)
 8004174:	fba2 2303 	umull	r2, r3, r2, r3
 8004178:	095b      	lsrs	r3, r3, #5
 800417a:	f003 020f 	and.w	r2, r3, #15
 800417e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4422      	add	r2, r4
 8004186:	609a      	str	r2, [r3, #8]
}
 8004188:	bf00      	nop
 800418a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800418e:	46bd      	mov	sp, r7
 8004190:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004194:	51eb851f 	.word	0x51eb851f

08004198 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
    // CubeMX already initialized SPI1 + GPIOs.
    // We only ensure safe idle states here.
    CHIP_DESELECT(BNO080);  // CS high
 800419c:	2201      	movs	r2, #1
 800419e:	2110      	movs	r1, #16
 80041a0:	4804      	ldr	r0, [pc, #16]	@ (80041b4 <BNO080_GPIO_SPI_Initialization+0x1c>)
 80041a2:	f7fe fb11 	bl	80027c8 <HAL_GPIO_WritePin>
    RESET_HIGH();           // release reset
 80041a6:	2201      	movs	r2, #1
 80041a8:	2102      	movs	r1, #2
 80041aa:	4803      	ldr	r0, [pc, #12]	@ (80041b8 <BNO080_GPIO_SPI_Initialization+0x20>)
 80041ac:	f7fe fb0c 	bl	80027c8 <HAL_GPIO_WritePin>
    WAKE_HIGH();            // no-op (PS0/PS1 strapped)
}
 80041b0:	bf00      	nop
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	40020000 	.word	0x40020000
 80041b8:	40020400 	.word	0x40020400

080041bc <BNO080_Initialization>:


int BNO080_Initialization(void)
{
 80041bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041be:	b083      	sub	sp, #12
 80041c0:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80041c2:	f7ff ffe9 	bl	8004198 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80041c6:	4839      	ldr	r0, [pc, #228]	@ (80042ac <BNO080_Initialization+0xf0>)
 80041c8:	f001 fca2 	bl	8005b10 <iprintf>
	
	CHIP_DESELECT(BNO080);
 80041cc:	2201      	movs	r2, #1
 80041ce:	2110      	movs	r1, #16
 80041d0:	4837      	ldr	r0, [pc, #220]	@ (80042b0 <BNO080_Initialization+0xf4>)
 80041d2:	f7fe faf9 	bl	80027c8 <HAL_GPIO_WritePin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
	RESET_LOW();	//Reset BNO080
 80041d6:	2200      	movs	r2, #0
 80041d8:	2102      	movs	r1, #2
 80041da:	4836      	ldr	r0, [pc, #216]	@ (80042b4 <BNO080_Initialization+0xf8>)
 80041dc:	f7fe faf4 	bl	80027c8 <HAL_GPIO_WritePin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80041e0:	20c8      	movs	r0, #200	@ 0xc8
 80041e2:	f7fd fd35 	bl	8001c50 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80041e6:	2201      	movs	r2, #1
 80041e8:	2102      	movs	r1, #2
 80041ea:	4832      	ldr	r0, [pc, #200]	@ (80042b4 <BNO080_Initialization+0xf8>)
 80041ec:	f7fe faec 	bl	80027c8 <HAL_GPIO_WritePin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80041f0:	f000 fb2a 	bl	8004848 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80041f4:	f000 fb28 	bl	8004848 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80041f8:	f000 fb48 	bl	800488c <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 80041fc:	f000 fb24 	bl	8004848 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8004200:	f000 fb44 	bl	800488c <BNO080_receivePacket>
	
	printf("RX ch=%u len=%u id=0x%02X INT=%d\r\n",
	       shtpHeader[2],
 8004204:	4b2c      	ldr	r3, [pc, #176]	@ (80042b8 <BNO080_Initialization+0xfc>)
 8004206:	789b      	ldrb	r3, [r3, #2]
	printf("RX ch=%u len=%u id=0x%02X INT=%d\r\n",
 8004208:	461c      	mov	r4, r3
	       (unsigned)(shtpHeader[0] | (shtpHeader[1] << 8)),
 800420a:	4b2b      	ldr	r3, [pc, #172]	@ (80042b8 <BNO080_Initialization+0xfc>)
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	461a      	mov	r2, r3
 8004210:	4b29      	ldr	r3, [pc, #164]	@ (80042b8 <BNO080_Initialization+0xfc>)
 8004212:	785b      	ldrb	r3, [r3, #1]
 8004214:	021b      	lsls	r3, r3, #8
 8004216:	4313      	orrs	r3, r2
	printf("RX ch=%u len=%u id=0x%02X INT=%d\r\n",
 8004218:	461d      	mov	r5, r3
	       shtpData[0],
 800421a:	4b28      	ldr	r3, [pc, #160]	@ (80042bc <BNO080_Initialization+0x100>)
 800421c:	781b      	ldrb	r3, [r3, #0]
	printf("RX ch=%u len=%u id=0x%02X INT=%d\r\n",
 800421e:	461e      	mov	r6, r3
	       (int)HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0));
 8004220:	2101      	movs	r1, #1
 8004222:	4824      	ldr	r0, [pc, #144]	@ (80042b4 <BNO080_Initialization+0xf8>)
 8004224:	f7fe fab8 	bl	8002798 <HAL_GPIO_ReadPin>
 8004228:	4603      	mov	r3, r0
	printf("RX ch=%u len=%u id=0x%02X INT=%d\r\n",
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	4633      	mov	r3, r6
 800422e:	462a      	mov	r2, r5
 8004230:	4621      	mov	r1, r4
 8004232:	4823      	ldr	r0, [pc, #140]	@ (80042c0 <BNO080_Initialization+0x104>)
 8004234:	f001 fc6c 	bl	8005b10 <iprintf>

	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 8004238:	4b20      	ldr	r3, [pc, #128]	@ (80042bc <BNO080_Initialization+0x100>)
 800423a:	22f9      	movs	r2, #249	@ 0xf9
 800423c:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 800423e:	4b1f      	ldr	r3, [pc, #124]	@ (80042bc <BNO080_Initialization+0x100>)
 8004240:	2200      	movs	r2, #0
 8004242:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8004244:	2102      	movs	r1, #2
 8004246:	2002      	movs	r0, #2
 8004248:	f000 fb90 	bl	800496c <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 800424c:	f000 fafc 	bl	8004848 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 8004250:	f000 fb1c 	bl	800488c <BNO080_receivePacket>
 8004254:	4603      	mov	r3, r0
 8004256:	2b01      	cmp	r3, #1
 8004258:	d11b      	bne.n	8004292 <BNO080_Initialization+0xd6>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 800425a:	4b17      	ldr	r3, [pc, #92]	@ (80042b8 <BNO080_Initialization+0xfc>)
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	4619      	mov	r1, r3
 8004260:	4b15      	ldr	r3, [pc, #84]	@ (80042b8 <BNO080_Initialization+0xfc>)
 8004262:	785b      	ldrb	r3, [r3, #1]
 8004264:	461a      	mov	r2, r3
 8004266:	4b14      	ldr	r3, [pc, #80]	@ (80042b8 <BNO080_Initialization+0xfc>)
 8004268:	789b      	ldrb	r3, [r3, #2]
 800426a:	4618      	mov	r0, r3
 800426c:	4b12      	ldr	r3, [pc, #72]	@ (80042b8 <BNO080_Initialization+0xfc>)
 800426e:	78db      	ldrb	r3, [r3, #3]
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	4603      	mov	r3, r0
 8004274:	4813      	ldr	r0, [pc, #76]	@ (80042c4 <BNO080_Initialization+0x108>)
 8004276:	f001 fc4b 	bl	8005b10 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 800427a:	4b10      	ldr	r3, [pc, #64]	@ (80042bc <BNO080_Initialization+0x100>)
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	2bf8      	cmp	r3, #248	@ 0xf8
 8004280:	d107      	bne.n	8004292 <BNO080_Initialization+0xd6>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8004282:	4b0e      	ldr	r3, [pc, #56]	@ (80042bc <BNO080_Initialization+0x100>)
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	4619      	mov	r1, r3
 8004288:	480f      	ldr	r0, [pc, #60]	@ (80042c8 <BNO080_Initialization+0x10c>)
 800428a:	f001 fc41 	bl	8005b10 <iprintf>
			return (0);
 800428e:	2300      	movs	r3, #0
 8004290:	e007      	b.n	80042a2 <BNO080_Initialization+0xe6>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8004292:	4b0a      	ldr	r3, [pc, #40]	@ (80042bc <BNO080_Initialization+0x100>)
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	22f8      	movs	r2, #248	@ 0xf8
 8004298:	4619      	mov	r1, r3
 800429a:	480c      	ldr	r0, [pc, #48]	@ (80042cc <BNO080_Initialization+0x110>)
 800429c:	f001 fc38 	bl	8005b10 <iprintf>
	return (1); //Something went wrong
 80042a0:	2301      	movs	r3, #1
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3704      	adds	r7, #4
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042aa:	bf00      	nop
 80042ac:	0800a18c 	.word	0x0800a18c
 80042b0:	40020000 	.word	0x40020000
 80042b4:	40020400 	.word	0x40020400
 80042b8:	2000046c 	.word	0x2000046c
 80042bc:	20000470 	.word	0x20000470
 80042c0:	0800a1a0 	.word	0x0800a1a0
 80042c4:	0800a1c4 	.word	0x0800a1c4
 80042c8:	0800a1dc 	.word	0x0800a1dc
 80042cc:	0800a1fc 	.word	0x0800a1fc

080042d0 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af02      	add	r7, sp, #8
 80042d6:	4603      	mov	r3, r0
 80042d8:	71fb      	strb	r3, [r7, #7]
    uint8_t tx = (uint8_t)data;
 80042da:	79fb      	ldrb	r3, [r7, #7]
 80042dc:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 80042de:	2300      	movs	r3, #0
 80042e0:	73bb      	strb	r3, [r7, #14]
    HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, HAL_MAX_DELAY);
 80042e2:	f107 020e 	add.w	r2, r7, #14
 80042e6:	f107 010f 	add.w	r1, r7, #15
 80042ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80042ee:	9300      	str	r3, [sp, #0]
 80042f0:	2301      	movs	r3, #1
 80042f2:	4804      	ldr	r0, [pc, #16]	@ (8004304 <SPI2_SendByte+0x34>)
 80042f4:	f7ff f8bf 	bl	8003476 <HAL_SPI_TransmitReceive>
    return rx;
 80042f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3710      	adds	r7, #16
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	2000024c 	.word	0x2000024c

08004308 <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (BNO_INT_ASSERTED() == 1)
 800430c:	2101      	movs	r1, #1
 800430e:	4812      	ldr	r0, [pc, #72]	@ (8004358 <BNO080_dataAvailable+0x50>)
 8004310:	f7fe fa42 	bl	8002798 <HAL_GPIO_ReadPin>
 8004314:	4603      	mov	r3, r0
 8004316:	2b01      	cmp	r3, #1
 8004318:	d101      	bne.n	800431e <BNO080_dataAvailable+0x16>
		return (0);
 800431a:	2300      	movs	r3, #0
 800431c:	e019      	b.n	8004352 <BNO080_dataAvailable+0x4a>

	if (BNO080_receivePacket() == 1)
 800431e:	f000 fab5 	bl	800488c <BNO080_receivePacket>
 8004322:	4603      	mov	r3, r0
 8004324:	2b01      	cmp	r3, #1
 8004326:	d113      	bne.n	8004350 <BNO080_dataAvailable+0x48>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 8004328:	4b0c      	ldr	r3, [pc, #48]	@ (800435c <BNO080_dataAvailable+0x54>)
 800432a:	789b      	ldrb	r3, [r3, #2]
 800432c:	2b03      	cmp	r3, #3
 800432e:	d107      	bne.n	8004340 <BNO080_dataAvailable+0x38>
 8004330:	4b0b      	ldr	r3, [pc, #44]	@ (8004360 <BNO080_dataAvailable+0x58>)
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	2bfb      	cmp	r3, #251	@ 0xfb
 8004336:	d103      	bne.n	8004340 <BNO080_dataAvailable+0x38>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8004338:	f000 f830 	bl	800439c <BNO080_parseInputReport>
			return (1);
 800433c:	2301      	movs	r3, #1
 800433e:	e008      	b.n	8004352 <BNO080_dataAvailable+0x4a>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 8004340:	4b06      	ldr	r3, [pc, #24]	@ (800435c <BNO080_dataAvailable+0x54>)
 8004342:	789b      	ldrb	r3, [r3, #2]
 8004344:	2b02      	cmp	r3, #2
 8004346:	d103      	bne.n	8004350 <BNO080_dataAvailable+0x48>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 8004348:	f000 f80c 	bl	8004364 <BNO080_parseCommandReport>
			return (1);
 800434c:	2301      	movs	r3, #1
 800434e:	e000      	b.n	8004352 <BNO080_dataAvailable+0x4a>
		}
	}
	return (0);
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	40020400 	.word	0x40020400
 800435c:	2000046c 	.word	0x2000046c
 8004360:	20000470 	.word	0x20000470

08004364 <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 800436a:	4b0a      	ldr	r3, [pc, #40]	@ (8004394 <BNO080_parseCommandReport+0x30>)
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	2bf1      	cmp	r3, #241	@ 0xf1
 8004370:	d109      	bne.n	8004386 <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 8004372:	4b08      	ldr	r3, [pc, #32]	@ (8004394 <BNO080_parseCommandReport+0x30>)
 8004374:	789b      	ldrb	r3, [r3, #2]
 8004376:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8004378:	79fb      	ldrb	r3, [r7, #7]
 800437a:	2b07      	cmp	r3, #7
 800437c:	d103      	bne.n	8004386 <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 800437e:	4b05      	ldr	r3, [pc, #20]	@ (8004394 <BNO080_parseCommandReport+0x30>)
 8004380:	795a      	ldrb	r2, [r3, #5]
 8004382:	4b05      	ldr	r3, [pc, #20]	@ (8004398 <BNO080_parseCommandReport+0x34>)
 8004384:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8004386:	bf00      	nop
 8004388:	370c      	adds	r7, #12
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	20000470 	.word	0x20000470
 8004398:	20000530 	.word	0x20000530

0800439c <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 800439c:	b480      	push	{r7}
 800439e:	b087      	sub	sp, #28
 80043a0:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 80043a2:	4b9b      	ldr	r3, [pc, #620]	@ (8004610 <BNO080_parseInputReport+0x274>)
 80043a4:	785b      	ldrb	r3, [r3, #1]
 80043a6:	b21b      	sxth	r3, r3
 80043a8:	021b      	lsls	r3, r3, #8
 80043aa:	b21a      	sxth	r2, r3
 80043ac:	4b98      	ldr	r3, [pc, #608]	@ (8004610 <BNO080_parseInputReport+0x274>)
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	b21b      	sxth	r3, r3
 80043b2:	4313      	orrs	r3, r2
 80043b4:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 80043b6:	8a3b      	ldrh	r3, [r7, #16]
 80043b8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80043bc:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 80043be:	8a3b      	ldrh	r3, [r7, #16]
 80043c0:	3b04      	subs	r3, #4
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 80043c6:	4b93      	ldr	r3, [pc, #588]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80043c8:	791b      	ldrb	r3, [r3, #4]
 80043ca:	061a      	lsls	r2, r3, #24
 80043cc:	4b91      	ldr	r3, [pc, #580]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80043ce:	78db      	ldrb	r3, [r3, #3]
 80043d0:	041b      	lsls	r3, r3, #16
 80043d2:	431a      	orrs	r2, r3
 80043d4:	4b8f      	ldr	r3, [pc, #572]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80043d6:	789b      	ldrb	r3, [r3, #2]
 80043d8:	021b      	lsls	r3, r3, #8
 80043da:	4313      	orrs	r3, r2
 80043dc:	4a8d      	ldr	r2, [pc, #564]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80043de:	7852      	ldrb	r2, [r2, #1]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	4a8d      	ldr	r2, [pc, #564]	@ (8004618 <BNO080_parseInputReport+0x27c>)
 80043e4:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 80043e6:	4b8b      	ldr	r3, [pc, #556]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80043e8:	79db      	ldrb	r3, [r3, #7]
 80043ea:	f003 0303 	and.w	r3, r3, #3
 80043ee:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 80043f0:	4b88      	ldr	r3, [pc, #544]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80043f2:	7a9b      	ldrb	r3, [r3, #10]
 80043f4:	b21b      	sxth	r3, r3
 80043f6:	021b      	lsls	r3, r3, #8
 80043f8:	b21a      	sxth	r2, r3
 80043fa:	4b86      	ldr	r3, [pc, #536]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80043fc:	7a5b      	ldrb	r3, [r3, #9]
 80043fe:	b21b      	sxth	r3, r3
 8004400:	4313      	orrs	r3, r2
 8004402:	b21b      	sxth	r3, r3
 8004404:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 8004406:	4b83      	ldr	r3, [pc, #524]	@ (8004614 <BNO080_parseInputReport+0x278>)
 8004408:	7b1b      	ldrb	r3, [r3, #12]
 800440a:	b21b      	sxth	r3, r3
 800440c:	021b      	lsls	r3, r3, #8
 800440e:	b21a      	sxth	r2, r3
 8004410:	4b80      	ldr	r3, [pc, #512]	@ (8004614 <BNO080_parseInputReport+0x278>)
 8004412:	7adb      	ldrb	r3, [r3, #11]
 8004414:	b21b      	sxth	r3, r3
 8004416:	4313      	orrs	r3, r2
 8004418:	b21b      	sxth	r3, r3
 800441a:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 800441c:	4b7d      	ldr	r3, [pc, #500]	@ (8004614 <BNO080_parseInputReport+0x278>)
 800441e:	7b9b      	ldrb	r3, [r3, #14]
 8004420:	b21b      	sxth	r3, r3
 8004422:	021b      	lsls	r3, r3, #8
 8004424:	b21a      	sxth	r2, r3
 8004426:	4b7b      	ldr	r3, [pc, #492]	@ (8004614 <BNO080_parseInputReport+0x278>)
 8004428:	7b5b      	ldrb	r3, [r3, #13]
 800442a:	b21b      	sxth	r3, r3
 800442c:	4313      	orrs	r3, r2
 800442e:	b21b      	sxth	r3, r3
 8004430:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 8004432:	2300      	movs	r3, #0
 8004434:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 8004436:	2300      	movs	r3, #0
 8004438:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 800443a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800443e:	2b0e      	cmp	r3, #14
 8004440:	dd0a      	ble.n	8004458 <BNO080_parseInputReport+0xbc>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 8004442:	4b74      	ldr	r3, [pc, #464]	@ (8004614 <BNO080_parseInputReport+0x278>)
 8004444:	7c1b      	ldrb	r3, [r3, #16]
 8004446:	b21b      	sxth	r3, r3
 8004448:	021b      	lsls	r3, r3, #8
 800444a:	b21a      	sxth	r2, r3
 800444c:	4b71      	ldr	r3, [pc, #452]	@ (8004614 <BNO080_parseInputReport+0x278>)
 800444e:	7bdb      	ldrb	r3, [r3, #15]
 8004450:	b21b      	sxth	r3, r3
 8004452:	4313      	orrs	r3, r2
 8004454:	b21b      	sxth	r3, r3
 8004456:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 8004458:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800445c:	2b10      	cmp	r3, #16
 800445e:	dd0a      	ble.n	8004476 <BNO080_parseInputReport+0xda>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 8004460:	4b6c      	ldr	r3, [pc, #432]	@ (8004614 <BNO080_parseInputReport+0x278>)
 8004462:	7c9b      	ldrb	r3, [r3, #18]
 8004464:	b21b      	sxth	r3, r3
 8004466:	021b      	lsls	r3, r3, #8
 8004468:	b21a      	sxth	r2, r3
 800446a:	4b6a      	ldr	r3, [pc, #424]	@ (8004614 <BNO080_parseInputReport+0x278>)
 800446c:	7c5b      	ldrb	r3, [r3, #17]
 800446e:	b21b      	sxth	r3, r3
 8004470:	4313      	orrs	r3, r2
 8004472:	b21b      	sxth	r3, r3
 8004474:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 8004476:	4b67      	ldr	r3, [pc, #412]	@ (8004614 <BNO080_parseInputReport+0x278>)
 8004478:	795b      	ldrb	r3, [r3, #5]
 800447a:	2b1e      	cmp	r3, #30
 800447c:	dc46      	bgt.n	800450c <BNO080_parseInputReport+0x170>
 800447e:	2b00      	cmp	r3, #0
 8004480:	f340 80bf 	ble.w	8004602 <BNO080_parseInputReport+0x266>
 8004484:	3b01      	subs	r3, #1
 8004486:	2b1d      	cmp	r3, #29
 8004488:	f200 80bb 	bhi.w	8004602 <BNO080_parseInputReport+0x266>
 800448c:	a201      	add	r2, pc, #4	@ (adr r2, 8004494 <BNO080_parseInputReport+0xf8>)
 800448e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004492:	bf00      	nop
 8004494:	08004513 	.word	0x08004513
 8004498:	0800454b 	.word	0x0800454b
 800449c:	08004567 	.word	0x08004567
 80044a0:	0800452f 	.word	0x0800452f
 80044a4:	08004583 	.word	0x08004583
 80044a8:	08004603 	.word	0x08004603
 80044ac:	08004603 	.word	0x08004603
 80044b0:	08004583 	.word	0x08004583
 80044b4:	08004603 	.word	0x08004603
 80044b8:	08004603 	.word	0x08004603
 80044bc:	08004603 	.word	0x08004603
 80044c0:	08004603 	.word	0x08004603
 80044c4:	08004603 	.word	0x08004603
 80044c8:	08004603 	.word	0x08004603
 80044cc:	08004603 	.word	0x08004603
 80044d0:	08004603 	.word	0x08004603
 80044d4:	080045ab 	.word	0x080045ab
 80044d8:	08004603 	.word	0x08004603
 80044dc:	080045b3 	.word	0x080045b3
 80044e0:	08004603 	.word	0x08004603
 80044e4:	08004603 	.word	0x08004603
 80044e8:	08004603 	.word	0x08004603
 80044ec:	08004603 	.word	0x08004603
 80044f0:	08004603 	.word	0x08004603
 80044f4:	08004603 	.word	0x08004603
 80044f8:	08004603 	.word	0x08004603
 80044fc:	08004603 	.word	0x08004603
 8004500:	08004603 	.word	0x08004603
 8004504:	08004603 	.word	0x08004603
 8004508:	080045bd 	.word	0x080045bd
 800450c:	2bf1      	cmp	r3, #241	@ 0xf1
 800450e:	d06d      	beq.n	80045ec <BNO080_parseInputReport+0x250>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8004510:	e077      	b.n	8004602 <BNO080_parseInputReport+0x266>
			accelAccuracy = status;
 8004512:	7bfb      	ldrb	r3, [r7, #15]
 8004514:	b29a      	uxth	r2, r3
 8004516:	4b41      	ldr	r3, [pc, #260]	@ (800461c <BNO080_parseInputReport+0x280>)
 8004518:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 800451a:	4a41      	ldr	r2, [pc, #260]	@ (8004620 <BNO080_parseInputReport+0x284>)
 800451c:	89bb      	ldrh	r3, [r7, #12]
 800451e:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 8004520:	4a40      	ldr	r2, [pc, #256]	@ (8004624 <BNO080_parseInputReport+0x288>)
 8004522:	897b      	ldrh	r3, [r7, #10]
 8004524:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 8004526:	4a40      	ldr	r2, [pc, #256]	@ (8004628 <BNO080_parseInputReport+0x28c>)
 8004528:	893b      	ldrh	r3, [r7, #8]
 800452a:	8013      	strh	r3, [r2, #0]
			break;
 800452c:	e069      	b.n	8004602 <BNO080_parseInputReport+0x266>
			accelLinAccuracy = status;
 800452e:	7bfb      	ldrb	r3, [r7, #15]
 8004530:	b29a      	uxth	r2, r3
 8004532:	4b3e      	ldr	r3, [pc, #248]	@ (800462c <BNO080_parseInputReport+0x290>)
 8004534:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 8004536:	4a3e      	ldr	r2, [pc, #248]	@ (8004630 <BNO080_parseInputReport+0x294>)
 8004538:	89bb      	ldrh	r3, [r7, #12]
 800453a:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 800453c:	4a3d      	ldr	r2, [pc, #244]	@ (8004634 <BNO080_parseInputReport+0x298>)
 800453e:	897b      	ldrh	r3, [r7, #10]
 8004540:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 8004542:	4a3d      	ldr	r2, [pc, #244]	@ (8004638 <BNO080_parseInputReport+0x29c>)
 8004544:	893b      	ldrh	r3, [r7, #8]
 8004546:	8013      	strh	r3, [r2, #0]
			break;
 8004548:	e05b      	b.n	8004602 <BNO080_parseInputReport+0x266>
			gyroAccuracy = status;
 800454a:	7bfb      	ldrb	r3, [r7, #15]
 800454c:	b29a      	uxth	r2, r3
 800454e:	4b3b      	ldr	r3, [pc, #236]	@ (800463c <BNO080_parseInputReport+0x2a0>)
 8004550:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 8004552:	4a3b      	ldr	r2, [pc, #236]	@ (8004640 <BNO080_parseInputReport+0x2a4>)
 8004554:	89bb      	ldrh	r3, [r7, #12]
 8004556:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 8004558:	4a3a      	ldr	r2, [pc, #232]	@ (8004644 <BNO080_parseInputReport+0x2a8>)
 800455a:	897b      	ldrh	r3, [r7, #10]
 800455c:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 800455e:	4a3a      	ldr	r2, [pc, #232]	@ (8004648 <BNO080_parseInputReport+0x2ac>)
 8004560:	893b      	ldrh	r3, [r7, #8]
 8004562:	8013      	strh	r3, [r2, #0]
			break;
 8004564:	e04d      	b.n	8004602 <BNO080_parseInputReport+0x266>
			magAccuracy = status;
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	b29a      	uxth	r2, r3
 800456a:	4b38      	ldr	r3, [pc, #224]	@ (800464c <BNO080_parseInputReport+0x2b0>)
 800456c:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 800456e:	4a38      	ldr	r2, [pc, #224]	@ (8004650 <BNO080_parseInputReport+0x2b4>)
 8004570:	89bb      	ldrh	r3, [r7, #12]
 8004572:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8004574:	4a37      	ldr	r2, [pc, #220]	@ (8004654 <BNO080_parseInputReport+0x2b8>)
 8004576:	897b      	ldrh	r3, [r7, #10]
 8004578:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 800457a:	4a37      	ldr	r2, [pc, #220]	@ (8004658 <BNO080_parseInputReport+0x2bc>)
 800457c:	893b      	ldrh	r3, [r7, #8]
 800457e:	8013      	strh	r3, [r2, #0]
			break;
 8004580:	e03f      	b.n	8004602 <BNO080_parseInputReport+0x266>
			quatAccuracy = status;
 8004582:	7bfb      	ldrb	r3, [r7, #15]
 8004584:	b29a      	uxth	r2, r3
 8004586:	4b35      	ldr	r3, [pc, #212]	@ (800465c <BNO080_parseInputReport+0x2c0>)
 8004588:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 800458a:	4a35      	ldr	r2, [pc, #212]	@ (8004660 <BNO080_parseInputReport+0x2c4>)
 800458c:	89bb      	ldrh	r3, [r7, #12]
 800458e:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 8004590:	4a34      	ldr	r2, [pc, #208]	@ (8004664 <BNO080_parseInputReport+0x2c8>)
 8004592:	897b      	ldrh	r3, [r7, #10]
 8004594:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 8004596:	4a34      	ldr	r2, [pc, #208]	@ (8004668 <BNO080_parseInputReport+0x2cc>)
 8004598:	893b      	ldrh	r3, [r7, #8]
 800459a:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 800459c:	4a33      	ldr	r2, [pc, #204]	@ (800466c <BNO080_parseInputReport+0x2d0>)
 800459e:	8afb      	ldrh	r3, [r7, #22]
 80045a0:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 80045a2:	4a33      	ldr	r2, [pc, #204]	@ (8004670 <BNO080_parseInputReport+0x2d4>)
 80045a4:	8abb      	ldrh	r3, [r7, #20]
 80045a6:	8013      	strh	r3, [r2, #0]
			break;
 80045a8:	e02b      	b.n	8004602 <BNO080_parseInputReport+0x266>
			stepCount = data3; //Bytes 8/9
 80045aa:	4a32      	ldr	r2, [pc, #200]	@ (8004674 <BNO080_parseInputReport+0x2d8>)
 80045ac:	893b      	ldrh	r3, [r7, #8]
 80045ae:	8013      	strh	r3, [r2, #0]
			break;
 80045b0:	e027      	b.n	8004602 <BNO080_parseInputReport+0x266>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 80045b2:	4b18      	ldr	r3, [pc, #96]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80045b4:	7a5a      	ldrb	r2, [r3, #9]
 80045b6:	4b30      	ldr	r3, [pc, #192]	@ (8004678 <BNO080_parseInputReport+0x2dc>)
 80045b8:	701a      	strb	r2, [r3, #0]
			break;
 80045ba:	e022      	b.n	8004602 <BNO080_parseInputReport+0x266>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 80045bc:	4b15      	ldr	r3, [pc, #84]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80045be:	7a9a      	ldrb	r2, [r3, #10]
 80045c0:	4b2e      	ldr	r3, [pc, #184]	@ (800467c <BNO080_parseInputReport+0x2e0>)
 80045c2:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80045c4:	2300      	movs	r3, #0
 80045c6:	74fb      	strb	r3, [r7, #19]
 80045c8:	e00c      	b.n	80045e4 <BNO080_parseInputReport+0x248>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 80045ca:	7cfb      	ldrb	r3, [r7, #19]
 80045cc:	f103 020b 	add.w	r2, r3, #11
 80045d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004680 <BNO080_parseInputReport+0x2e4>)
 80045d2:	6819      	ldr	r1, [r3, #0]
 80045d4:	7cfb      	ldrb	r3, [r7, #19]
 80045d6:	440b      	add	r3, r1
 80045d8:	490e      	ldr	r1, [pc, #56]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80045da:	5c8a      	ldrb	r2, [r1, r2]
 80045dc:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80045de:	7cfb      	ldrb	r3, [r7, #19]
 80045e0:	3301      	adds	r3, #1
 80045e2:	74fb      	strb	r3, [r7, #19]
 80045e4:	7cfb      	ldrb	r3, [r7, #19]
 80045e6:	2b08      	cmp	r3, #8
 80045e8:	d9ef      	bls.n	80045ca <BNO080_parseInputReport+0x22e>
			break;
 80045ea:	e00a      	b.n	8004602 <BNO080_parseInputReport+0x266>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 80045ec:	4b09      	ldr	r3, [pc, #36]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80045ee:	79db      	ldrb	r3, [r3, #7]
 80045f0:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	2b07      	cmp	r3, #7
 80045f6:	d103      	bne.n	8004600 <BNO080_parseInputReport+0x264>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 80045f8:	4b06      	ldr	r3, [pc, #24]	@ (8004614 <BNO080_parseInputReport+0x278>)
 80045fa:	7a9a      	ldrb	r2, [r3, #10]
 80045fc:	4b21      	ldr	r3, [pc, #132]	@ (8004684 <BNO080_parseInputReport+0x2e8>)
 80045fe:	701a      	strb	r2, [r3, #0]
			break;
 8004600:	bf00      	nop
}
 8004602:	bf00      	nop
 8004604:	371c      	adds	r7, #28
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	2000046c 	.word	0x2000046c
 8004614:	20000470 	.word	0x20000470
 8004618:	20000524 	.word	0x20000524
 800461c:	200004fc 	.word	0x200004fc
 8004620:	200004f6 	.word	0x200004f6
 8004624:	200004f8 	.word	0x200004f8
 8004628:	200004fa 	.word	0x200004fa
 800462c:	20000504 	.word	0x20000504
 8004630:	200004fe 	.word	0x200004fe
 8004634:	20000500 	.word	0x20000500
 8004638:	20000502 	.word	0x20000502
 800463c:	2000050c 	.word	0x2000050c
 8004640:	20000506 	.word	0x20000506
 8004644:	20000508 	.word	0x20000508
 8004648:	2000050a 	.word	0x2000050a
 800464c:	20000514 	.word	0x20000514
 8004650:	2000050e 	.word	0x2000050e
 8004654:	20000510 	.word	0x20000510
 8004658:	20000512 	.word	0x20000512
 800465c:	20000520 	.word	0x20000520
 8004660:	20000516 	.word	0x20000516
 8004664:	20000518 	.word	0x20000518
 8004668:	2000051a 	.word	0x2000051a
 800466c:	2000051c 	.word	0x2000051c
 8004670:	2000051e 	.word	0x2000051e
 8004674:	20000522 	.word	0x20000522
 8004678:	20000528 	.word	0x20000528
 800467c:	20000529 	.word	0x20000529
 8004680:	2000052c 	.word	0x2000052c
 8004684:	20000530 	.word	0x20000530

08004688 <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 8004688:	b580      	push	{r7, lr}
 800468a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 800468c:	4b07      	ldr	r3, [pc, #28]	@ (80046ac <BNO080_getQuatI+0x24>)
 800468e:	881b      	ldrh	r3, [r3, #0]
 8004690:	b21b      	sxth	r3, r3
 8004692:	4a07      	ldr	r2, [pc, #28]	@ (80046b0 <BNO080_getQuatI+0x28>)
 8004694:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004698:	b2d2      	uxtb	r2, r2
 800469a:	4611      	mov	r1, r2
 800469c:	4618      	mov	r0, r3
 800469e:	f000 f84b 	bl	8004738 <BNO080_qToFloat>
 80046a2:	eef0 7a40 	vmov.f32	s15, s0
}
 80046a6:	eeb0 0a67 	vmov.f32	s0, s15
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	20000516 	.word	0x20000516
 80046b0:	2000000a 	.word	0x2000000a

080046b4 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 80046b8:	4b07      	ldr	r3, [pc, #28]	@ (80046d8 <BNO080_getQuatJ+0x24>)
 80046ba:	881b      	ldrh	r3, [r3, #0]
 80046bc:	b21b      	sxth	r3, r3
 80046be:	4a07      	ldr	r2, [pc, #28]	@ (80046dc <BNO080_getQuatJ+0x28>)
 80046c0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80046c4:	b2d2      	uxtb	r2, r2
 80046c6:	4611      	mov	r1, r2
 80046c8:	4618      	mov	r0, r3
 80046ca:	f000 f835 	bl	8004738 <BNO080_qToFloat>
 80046ce:	eef0 7a40 	vmov.f32	s15, s0
}
 80046d2:	eeb0 0a67 	vmov.f32	s0, s15
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	20000518 	.word	0x20000518
 80046dc:	2000000a 	.word	0x2000000a

080046e0 <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 80046e4:	4b07      	ldr	r3, [pc, #28]	@ (8004704 <BNO080_getQuatK+0x24>)
 80046e6:	881b      	ldrh	r3, [r3, #0]
 80046e8:	b21b      	sxth	r3, r3
 80046ea:	4a07      	ldr	r2, [pc, #28]	@ (8004708 <BNO080_getQuatK+0x28>)
 80046ec:	f9b2 2000 	ldrsh.w	r2, [r2]
 80046f0:	b2d2      	uxtb	r2, r2
 80046f2:	4611      	mov	r1, r2
 80046f4:	4618      	mov	r0, r3
 80046f6:	f000 f81f 	bl	8004738 <BNO080_qToFloat>
 80046fa:	eef0 7a40 	vmov.f32	s15, s0
}
 80046fe:	eeb0 0a67 	vmov.f32	s0, s15
 8004702:	bd80      	pop	{r7, pc}
 8004704:	2000051a 	.word	0x2000051a
 8004708:	2000000a 	.word	0x2000000a

0800470c <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 8004710:	4b07      	ldr	r3, [pc, #28]	@ (8004730 <BNO080_getQuatReal+0x24>)
 8004712:	881b      	ldrh	r3, [r3, #0]
 8004714:	b21b      	sxth	r3, r3
 8004716:	4a07      	ldr	r2, [pc, #28]	@ (8004734 <BNO080_getQuatReal+0x28>)
 8004718:	f9b2 2000 	ldrsh.w	r2, [r2]
 800471c:	b2d2      	uxtb	r2, r2
 800471e:	4611      	mov	r1, r2
 8004720:	4618      	mov	r0, r3
 8004722:	f000 f809 	bl	8004738 <BNO080_qToFloat>
 8004726:	eef0 7a40 	vmov.f32	s15, s0
}
 800472a:	eeb0 0a67 	vmov.f32	s0, s15
 800472e:	bd80      	pop	{r7, pc}
 8004730:	2000051c 	.word	0x2000051c
 8004734:	2000000a 	.word	0x2000000a

08004738 <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	ed2d 8b02 	vpush	{d8}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	4603      	mov	r3, r0
 8004744:	460a      	mov	r2, r1
 8004746:	80fb      	strh	r3, [r7, #6]
 8004748:	4613      	mov	r3, r2
 800474a:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 800474c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004750:	ee07 3a90 	vmov	s15, r3
 8004754:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8004758:	797b      	ldrb	r3, [r7, #5]
 800475a:	425b      	negs	r3, r3
 800475c:	ee07 3a90 	vmov	s15, r3
 8004760:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004764:	eef0 0a67 	vmov.f32	s1, s15
 8004768:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800476c:	f004 feb0 	bl	80094d0 <powf>
 8004770:	eef0 7a40 	vmov.f32	s15, s0
 8004774:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8004778:	eeb0 0a67 	vmov.f32	s0, s15
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	ecbd 8b02 	vpop	{d8}
 8004784:	bd80      	pop	{r7, pc}

08004786 <BNO080_enableGameRotationVector>:
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
}

//Sends the packet to enable the rotation vector
void BNO080_enableGameRotationVector(uint16_t timeBetweenReports)
{
 8004786:	b580      	push	{r7, lr}
 8004788:	b082      	sub	sp, #8
 800478a:	af00      	add	r7, sp, #0
 800478c:	4603      	mov	r3, r0
 800478e:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_GAME_ROTATION_VECTOR, timeBetweenReports, 0);
 8004790:	88fb      	ldrh	r3, [r7, #6]
 8004792:	2200      	movs	r2, #0
 8004794:	4619      	mov	r1, r3
 8004796:	2008      	movs	r0, #8
 8004798:	f000 f804 	bl	80047a4 <BNO080_setFeatureCommand>
}
 800479c:	bf00      	nop
 800479e:	3708      	adds	r7, #8
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	4603      	mov	r3, r0
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
 80047b0:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 80047b2:	4b24      	ldr	r3, [pc, #144]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047b4:	22fd      	movs	r2, #253	@ 0xfd
 80047b6:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 80047b8:	4a22      	ldr	r2, [pc, #136]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047ba:	7bfb      	ldrb	r3, [r7, #15]
 80047bc:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 80047be:	4b21      	ldr	r3, [pc, #132]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 80047c4:	4b1f      	ldr	r3, [pc, #124]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 80047ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	b2da      	uxtb	r2, r3
 80047d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047d6:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	0a1b      	lsrs	r3, r3, #8
 80047dc:	b2da      	uxtb	r2, r3
 80047de:	4b19      	ldr	r3, [pc, #100]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047e0:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	0c1b      	lsrs	r3, r3, #16
 80047e6:	b2da      	uxtb	r2, r3
 80047e8:	4b16      	ldr	r3, [pc, #88]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047ea:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	0e1b      	lsrs	r3, r3, #24
 80047f0:	b2da      	uxtb	r2, r3
 80047f2:	4b14      	ldr	r3, [pc, #80]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047f4:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 80047f6:	4b13      	ldr	r3, [pc, #76]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 80047fc:	4b11      	ldr	r3, [pc, #68]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 80047fe:	2200      	movs	r2, #0
 8004800:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8004802:	4b10      	ldr	r3, [pc, #64]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 8004804:	2200      	movs	r2, #0
 8004806:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8004808:	4b0e      	ldr	r3, [pc, #56]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 800480a:	2200      	movs	r2, #0
 800480c:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	b2da      	uxtb	r2, r3
 8004812:	4b0c      	ldr	r3, [pc, #48]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 8004814:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	0a1b      	lsrs	r3, r3, #8
 800481a:	b2da      	uxtb	r2, r3
 800481c:	4b09      	ldr	r3, [pc, #36]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 800481e:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	0c1b      	lsrs	r3, r3, #16
 8004824:	b2da      	uxtb	r2, r3
 8004826:	4b07      	ldr	r3, [pc, #28]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 8004828:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	0e1b      	lsrs	r3, r3, #24
 800482e:	b2da      	uxtb	r2, r3
 8004830:	4b04      	ldr	r3, [pc, #16]	@ (8004844 <BNO080_setFeatureCommand+0xa0>)
 8004832:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8004834:	2111      	movs	r1, #17
 8004836:	2002      	movs	r0, #2
 8004838:	f000 f898 	bl	800496c <BNO080_sendPacket>
}
 800483c:	bf00      	nop
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	20000470 	.word	0x20000470

08004848 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 800484e:	2300      	movs	r3, #0
 8004850:	607b      	str	r3, [r7, #4]
 8004852:	e00b      	b.n	800486c <BNO080_waitForSPI+0x24>
	{
		if (BNO_INT_ASSERTED() == 0)
 8004854:	2101      	movs	r1, #1
 8004856:	480b      	ldr	r0, [pc, #44]	@ (8004884 <BNO080_waitForSPI+0x3c>)
 8004858:	f7fd ff9e 	bl	8002798 <HAL_GPIO_ReadPin>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <BNO080_waitForSPI+0x1e>
		{
			//printf("\nData available\n");
			return (1);
 8004862:	2301      	movs	r3, #1
 8004864:	e00a      	b.n	800487c <BNO080_waitForSPI+0x34>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	3301      	adds	r3, #1
 800486a:	607b      	str	r3, [r7, #4]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004872:	d1ef      	bne.n	8004854 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 8004874:	4804      	ldr	r0, [pc, #16]	@ (8004888 <BNO080_waitForSPI+0x40>)
 8004876:	f001 f9b3 	bl	8005be0 <puts>
	return (0);
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3708      	adds	r7, #8
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}
 8004884:	40020400 	.word	0x40020400
 8004888:	0800a248 	.word	0x0800a248

0800488c <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (BNO_INT_ASSERTED() == 1)
 8004892:	2101      	movs	r1, #1
 8004894:	4831      	ldr	r0, [pc, #196]	@ (800495c <BNO080_receivePacket+0xd0>)
 8004896:	f7fd ff7f 	bl	8002798 <HAL_GPIO_ReadPin>
 800489a:	4603      	mov	r3, r0
 800489c:	2b01      	cmp	r3, #1
 800489e:	d101      	bne.n	80048a4 <BNO080_receivePacket+0x18>
		return (0); //Data is not available
 80048a0:	2300      	movs	r3, #0
 80048a2:	e057      	b.n	8004954 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 80048a4:	2200      	movs	r2, #0
 80048a6:	2110      	movs	r1, #16
 80048a8:	482d      	ldr	r0, [pc, #180]	@ (8004960 <BNO080_receivePacket+0xd4>)
 80048aa:	f7fd ff8d 	bl	80027c8 <HAL_GPIO_WritePin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 80048ae:	2000      	movs	r0, #0
 80048b0:	f7ff fd0e 	bl	80042d0 <SPI2_SendByte>
 80048b4:	4603      	mov	r3, r0
 80048b6:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 80048b8:	2000      	movs	r0, #0
 80048ba:	f7ff fd09 	bl	80042d0 <SPI2_SendByte>
 80048be:	4603      	mov	r3, r0
 80048c0:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 80048c2:	2000      	movs	r0, #0
 80048c4:	f7ff fd04 	bl	80042d0 <SPI2_SendByte>
 80048c8:	4603      	mov	r3, r0
 80048ca:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 80048cc:	2000      	movs	r0, #0
 80048ce:	f7ff fcff 	bl	80042d0 <SPI2_SendByte>
 80048d2:	4603      	mov	r3, r0
 80048d4:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 80048d6:	4a23      	ldr	r2, [pc, #140]	@ (8004964 <BNO080_receivePacket+0xd8>)
 80048d8:	7b7b      	ldrb	r3, [r7, #13]
 80048da:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 80048dc:	4a21      	ldr	r2, [pc, #132]	@ (8004964 <BNO080_receivePacket+0xd8>)
 80048de:	7b3b      	ldrb	r3, [r7, #12]
 80048e0:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 80048e2:	4a20      	ldr	r2, [pc, #128]	@ (8004964 <BNO080_receivePacket+0xd8>)
 80048e4:	7afb      	ldrb	r3, [r7, #11]
 80048e6:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 80048e8:	4a1e      	ldr	r2, [pc, #120]	@ (8004964 <BNO080_receivePacket+0xd8>)
 80048ea:	7abb      	ldrb	r3, [r7, #10]
 80048ec:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 80048ee:	7b3b      	ldrb	r3, [r7, #12]
 80048f0:	b21b      	sxth	r3, r3
 80048f2:	021b      	lsls	r3, r3, #8
 80048f4:	b21a      	sxth	r2, r3
 80048f6:	7b7b      	ldrb	r3, [r7, #13]
 80048f8:	b21b      	sxth	r3, r3
 80048fa:	4313      	orrs	r3, r2
 80048fc:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 80048fe:	893b      	ldrh	r3, [r7, #8]
 8004900:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004904:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8004906:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 800490e:	2300      	movs	r3, #0
 8004910:	e020      	b.n	8004954 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8004912:	893b      	ldrh	r3, [r7, #8]
 8004914:	3b04      	subs	r3, #4
 8004916:	b29b      	uxth	r3, r3
 8004918:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800491a:	2300      	movs	r3, #0
 800491c:	81fb      	strh	r3, [r7, #14]
 800491e:	e00e      	b.n	800493e <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8004920:	20ff      	movs	r0, #255	@ 0xff
 8004922:	f7ff fcd5 	bl	80042d0 <SPI2_SendByte>
 8004926:	4603      	mov	r3, r0
 8004928:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 800492a:	89fb      	ldrh	r3, [r7, #14]
 800492c:	2b7f      	cmp	r3, #127	@ 0x7f
 800492e:	d803      	bhi.n	8004938 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8004930:	89fb      	ldrh	r3, [r7, #14]
 8004932:	490d      	ldr	r1, [pc, #52]	@ (8004968 <BNO080_receivePacket+0xdc>)
 8004934:	79fa      	ldrb	r2, [r7, #7]
 8004936:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8004938:	89fb      	ldrh	r3, [r7, #14]
 800493a:	3301      	adds	r3, #1
 800493c:	81fb      	strh	r3, [r7, #14]
 800493e:	89fa      	ldrh	r2, [r7, #14]
 8004940:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004944:	429a      	cmp	r2, r3
 8004946:	dbeb      	blt.n	8004920 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8004948:	2201      	movs	r2, #1
 800494a:	2110      	movs	r1, #16
 800494c:	4804      	ldr	r0, [pc, #16]	@ (8004960 <BNO080_receivePacket+0xd4>)
 800494e:	f7fd ff3b 	bl	80027c8 <HAL_GPIO_WritePin>
	return (1); //We're done!
 8004952:	2301      	movs	r3, #1
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	40020400 	.word	0x40020400
 8004960:	40020000 	.word	0x40020000
 8004964:	2000046c 	.word	0x2000046c
 8004968:	20000470 	.word	0x20000470

0800496c <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	4603      	mov	r3, r0
 8004974:	460a      	mov	r2, r1
 8004976:	71fb      	strb	r3, [r7, #7]
 8004978:	4613      	mov	r3, r2
 800497a:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 800497c:	79bb      	ldrb	r3, [r7, #6]
 800497e:	3304      	adds	r3, #4
 8004980:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 8004982:	f7ff ff61 	bl	8004848 <BNO080_waitForSPI>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d101      	bne.n	8004990 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 800498c:	2300      	movs	r3, #0
 800498e:	e032      	b.n	80049f6 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 8004990:	2200      	movs	r2, #0
 8004992:	2110      	movs	r1, #16
 8004994:	481a      	ldr	r0, [pc, #104]	@ (8004a00 <BNO080_sendPacket+0x94>)
 8004996:	f7fd ff17 	bl	80027c8 <HAL_GPIO_WritePin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 800499a:	7bbb      	ldrb	r3, [r7, #14]
 800499c:	4618      	mov	r0, r3
 800499e:	f7ff fc97 	bl	80042d0 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 80049a2:	7bbb      	ldrb	r3, [r7, #14]
 80049a4:	121b      	asrs	r3, r3, #8
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	4618      	mov	r0, r3
 80049aa:	f7ff fc91 	bl	80042d0 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 80049ae:	79fb      	ldrb	r3, [r7, #7]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7ff fc8d 	bl	80042d0 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 80049b6:	79fb      	ldrb	r3, [r7, #7]
 80049b8:	4a12      	ldr	r2, [pc, #72]	@ (8004a04 <BNO080_sendPacket+0x98>)
 80049ba:	5cd2      	ldrb	r2, [r2, r3]
 80049bc:	1c51      	adds	r1, r2, #1
 80049be:	b2c8      	uxtb	r0, r1
 80049c0:	4910      	ldr	r1, [pc, #64]	@ (8004a04 <BNO080_sendPacket+0x98>)
 80049c2:	54c8      	strb	r0, [r1, r3]
 80049c4:	4610      	mov	r0, r2
 80049c6:	f7ff fc83 	bl	80042d0 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 80049ca:	2300      	movs	r3, #0
 80049cc:	73fb      	strb	r3, [r7, #15]
 80049ce:	e008      	b.n	80049e2 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 80049d0:	7bfb      	ldrb	r3, [r7, #15]
 80049d2:	4a0d      	ldr	r2, [pc, #52]	@ (8004a08 <BNO080_sendPacket+0x9c>)
 80049d4:	5cd3      	ldrb	r3, [r2, r3]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7ff fc7a 	bl	80042d0 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 80049dc:	7bfb      	ldrb	r3, [r7, #15]
 80049de:	3301      	adds	r3, #1
 80049e0:	73fb      	strb	r3, [r7, #15]
 80049e2:	7bfa      	ldrb	r2, [r7, #15]
 80049e4:	79bb      	ldrb	r3, [r7, #6]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d3f2      	bcc.n	80049d0 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 80049ea:	2201      	movs	r2, #1
 80049ec:	2110      	movs	r1, #16
 80049ee:	4804      	ldr	r0, [pc, #16]	@ (8004a00 <BNO080_sendPacket+0x94>)
 80049f0:	f7fd feea 	bl	80027c8 <HAL_GPIO_WritePin>

	return (1);
 80049f4:	2301      	movs	r3, #1
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40020000 	.word	0x40020000
 8004a04:	200004f0 	.word	0x200004f0
 8004a08:	20000470 	.word	0x20000470

08004a0c <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b088      	sub	sp, #32
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	ed93 7a00 	vldr	s14, [r3]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	edd3 7a00 	vldr	s15, [r3]
 8004a20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	3304      	adds	r3, #4
 8004a28:	edd3 6a00 	vldr	s13, [r3]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	3304      	adds	r3, #4
 8004a30:	edd3 7a00 	vldr	s15, [r3]
 8004a34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	3308      	adds	r3, #8
 8004a40:	edd3 6a00 	vldr	s13, [r3]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	3308      	adds	r3, #8
 8004a48:	edd3 7a00 	vldr	s15, [r3]
 8004a4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	330c      	adds	r3, #12
 8004a58:	edd3 6a00 	vldr	s13, [r3]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	330c      	adds	r3, #12
 8004a60:	edd3 7a00 	vldr	s15, [r3]
 8004a64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8004a70:	f000 f8ec 	bl	8004c4c <invSqrt>
 8004a74:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	edd3 7a00 	vldr	s15, [r3]
 8004a7e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a86:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	3304      	adds	r3, #4
 8004a8e:	edd3 7a00 	vldr	s15, [r3]
 8004a92:	ed97 7a07 	vldr	s14, [r7, #28]
 8004a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a9a:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	3308      	adds	r3, #8
 8004aa2:	edd3 7a00 	vldr	s15, [r3]
 8004aa6:	ed97 7a07 	vldr	s14, [r7, #28]
 8004aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aae:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	330c      	adds	r3, #12
 8004ab6:	edd3 7a00 	vldr	s15, [r3]
 8004aba:	ed97 7a07 	vldr	s14, [r7, #28]
 8004abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac2:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8004ac6:	ed97 7a05 	vldr	s14, [r7, #20]
 8004aca:	edd7 7a04 	vldr	s15, [r7, #16]
 8004ace:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ad2:	edd7 6a06 	vldr	s13, [r7, #24]
 8004ad6:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ada:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ade:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ae2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004ae6:	edd7 7a06 	vldr	s15, [r7, #24]
 8004aea:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004aee:	edd7 7a05 	vldr	s15, [r7, #20]
 8004af2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004af6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004afa:	edd7 7a04 	vldr	s15, [r7, #16]
 8004afe:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004b02:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004b06:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b0a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004b0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b12:	eef0 0a67 	vmov.f32	s1, s15
 8004b16:	eeb0 0a66 	vmov.f32	s0, s13
 8004b1a:	f004 fcd7 	bl	80094cc <atan2f>
 8004b1e:	eef0 7a40 	vmov.f32	s15, s0
 8004b22:	4b46      	ldr	r3, [pc, #280]	@ (8004c3c <Quaternion_Update+0x230>)
 8004b24:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8004b28:	ed97 7a05 	vldr	s14, [r7, #20]
 8004b2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b34:	edd7 6a06 	vldr	s13, [r7, #24]
 8004b38:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b44:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004b48:	eeb0 0a67 	vmov.f32	s0, s15
 8004b4c:	f004 fc92 	bl	8009474 <asinf>
 8004b50:	eef0 7a40 	vmov.f32	s15, s0
 8004b54:	eef1 7a67 	vneg.f32	s15, s15
 8004b58:	4b39      	ldr	r3, [pc, #228]	@ (8004c40 <Quaternion_Update+0x234>)
 8004b5a:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8004b5e:	ed97 7a06 	vldr	s14, [r7, #24]
 8004b62:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b66:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b6a:	edd7 6a04 	vldr	s13, [r7, #16]
 8004b6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b7a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004b7e:	edd7 7a06 	vldr	s15, [r7, #24]
 8004b82:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004b86:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b8a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004b8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004b92:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b96:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004b9a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004b9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ba2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004ba6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004baa:	eef0 0a67 	vmov.f32	s1, s15
 8004bae:	eeb0 0a66 	vmov.f32	s0, s13
 8004bb2:	f004 fc8b 	bl	80094cc <atan2f>
 8004bb6:	eef0 7a40 	vmov.f32	s15, s0
 8004bba:	4b22      	ldr	r3, [pc, #136]	@ (8004c44 <Quaternion_Update+0x238>)
 8004bbc:	edc3 7a00 	vstr	s15, [r3]
/*
	BNO080_Pitch *= _180_DIV_PI;
	BNO080_Roll  *= _180_DIV_PI;
	BNO080_Yaw   *= _180_DIV_PI;
	*/
	if(BNO080_Yaw>=0)
 8004bc0:	4b20      	ldr	r3, [pc, #128]	@ (8004c44 <Quaternion_Update+0x238>)
 8004bc2:	edd3 7a00 	vldr	s15, [r3]
 8004bc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bce:	db0a      	blt.n	8004be6 <Quaternion_Update+0x1da>
		BNO080_Yaw = TWO_PI - BNO080_Yaw;
 8004bd0:	4b1c      	ldr	r3, [pc, #112]	@ (8004c44 <Quaternion_Update+0x238>)
 8004bd2:	edd3 7a00 	vldr	s15, [r3]
 8004bd6:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8004c48 <Quaternion_Update+0x23c>
 8004bda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bde:	4b19      	ldr	r3, [pc, #100]	@ (8004c44 <Quaternion_Update+0x238>)
 8004be0:	edc3 7a00 	vstr	s15, [r3]
 8004be4:	e007      	b.n	8004bf6 <Quaternion_Update+0x1ea>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8004be6:	4b17      	ldr	r3, [pc, #92]	@ (8004c44 <Quaternion_Update+0x238>)
 8004be8:	edd3 7a00 	vldr	s15, [r3]
 8004bec:	eef1 7a67 	vneg.f32	s15, s15
 8004bf0:	4b14      	ldr	r3, [pc, #80]	@ (8004c44 <Quaternion_Update+0x238>)
 8004bf2:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8004bf6:	4b11      	ldr	r3, [pc, #68]	@ (8004c3c <Quaternion_Update+0x230>)
 8004bf8:	edd3 7a00 	vldr	s15, [r3]
 8004bfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c04:	db0a      	blt.n	8004c1c <Quaternion_Update+0x210>
		BNO080_Pitch = TWO_PI - BNO080_Pitch;
 8004c06:	4b0d      	ldr	r3, [pc, #52]	@ (8004c3c <Quaternion_Update+0x230>)
 8004c08:	edd3 7a00 	vldr	s15, [r3]
 8004c0c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8004c48 <Quaternion_Update+0x23c>
 8004c10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c14:	4b09      	ldr	r3, [pc, #36]	@ (8004c3c <Quaternion_Update+0x230>)
 8004c16:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + TWO_PI);
}
 8004c1a:	e00b      	b.n	8004c34 <Quaternion_Update+0x228>
		BNO080_Pitch = -(BNO080_Pitch + TWO_PI);
 8004c1c:	4b07      	ldr	r3, [pc, #28]	@ (8004c3c <Quaternion_Update+0x230>)
 8004c1e:	edd3 7a00 	vldr	s15, [r3]
 8004c22:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8004c48 <Quaternion_Update+0x23c>
 8004c26:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004c2a:	eef1 7a67 	vneg.f32	s15, s15
 8004c2e:	4b03      	ldr	r3, [pc, #12]	@ (8004c3c <Quaternion_Update+0x230>)
 8004c30:	edc3 7a00 	vstr	s15, [r3]
}
 8004c34:	bf00      	nop
 8004c36:	3720      	adds	r7, #32
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	20000538 	.word	0x20000538
 8004c40:	20000534 	.word	0x20000534
 8004c44:	2000053c 	.word	0x2000053c
 8004c48:	40c90fdb 	.word	0x40c90fdb

08004c4c <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b087      	sub	sp, #28
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8004c56:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c5a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004c5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c62:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8004c6a:	f107 0310 	add.w	r3, r7, #16
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	105a      	asrs	r2, r3, #1
 8004c76:	4b12      	ldr	r3, [pc, #72]	@ (8004cc0 <invSqrt+0x74>)
 8004c78:	1a9b      	subs	r3, r3, r2
 8004c7a:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8004c7c:	f107 030c 	add.w	r3, r7, #12
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8004c84:	ed97 7a04 	vldr	s14, [r7, #16]
 8004c88:	edd7 7a05 	vldr	s15, [r7, #20]
 8004c8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004c90:	edd7 7a04 	vldr	s15, [r7, #16]
 8004c94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c98:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8004c9c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004ca0:	edd7 7a04 	vldr	s15, [r7, #16]
 8004ca4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ca8:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	ee07 3a90 	vmov	s15, r3
}
 8004cb2:	eeb0 0a67 	vmov.f32	s0, s15
 8004cb6:	371c      	adds	r7, #28
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr
 8004cc0:	5f3759df 	.word	0x5f3759df

08004cc4 <__cvt>:
 8004cc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cc8:	ec57 6b10 	vmov	r6, r7, d0
 8004ccc:	2f00      	cmp	r7, #0
 8004cce:	460c      	mov	r4, r1
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	463b      	mov	r3, r7
 8004cd4:	bfbb      	ittet	lt
 8004cd6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004cda:	461f      	movlt	r7, r3
 8004cdc:	2300      	movge	r3, #0
 8004cde:	232d      	movlt	r3, #45	@ 0x2d
 8004ce0:	700b      	strb	r3, [r1, #0]
 8004ce2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ce4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004ce8:	4691      	mov	r9, r2
 8004cea:	f023 0820 	bic.w	r8, r3, #32
 8004cee:	bfbc      	itt	lt
 8004cf0:	4632      	movlt	r2, r6
 8004cf2:	4616      	movlt	r6, r2
 8004cf4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004cf8:	d005      	beq.n	8004d06 <__cvt+0x42>
 8004cfa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004cfe:	d100      	bne.n	8004d02 <__cvt+0x3e>
 8004d00:	3401      	adds	r4, #1
 8004d02:	2102      	movs	r1, #2
 8004d04:	e000      	b.n	8004d08 <__cvt+0x44>
 8004d06:	2103      	movs	r1, #3
 8004d08:	ab03      	add	r3, sp, #12
 8004d0a:	9301      	str	r3, [sp, #4]
 8004d0c:	ab02      	add	r3, sp, #8
 8004d0e:	9300      	str	r3, [sp, #0]
 8004d10:	ec47 6b10 	vmov	d0, r6, r7
 8004d14:	4653      	mov	r3, sl
 8004d16:	4622      	mov	r2, r4
 8004d18:	f001 f972 	bl	8006000 <_dtoa_r>
 8004d1c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004d20:	4605      	mov	r5, r0
 8004d22:	d119      	bne.n	8004d58 <__cvt+0x94>
 8004d24:	f019 0f01 	tst.w	r9, #1
 8004d28:	d00e      	beq.n	8004d48 <__cvt+0x84>
 8004d2a:	eb00 0904 	add.w	r9, r0, r4
 8004d2e:	2200      	movs	r2, #0
 8004d30:	2300      	movs	r3, #0
 8004d32:	4630      	mov	r0, r6
 8004d34:	4639      	mov	r1, r7
 8004d36:	f7fb fecf 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d3a:	b108      	cbz	r0, 8004d40 <__cvt+0x7c>
 8004d3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004d40:	2230      	movs	r2, #48	@ 0x30
 8004d42:	9b03      	ldr	r3, [sp, #12]
 8004d44:	454b      	cmp	r3, r9
 8004d46:	d31e      	bcc.n	8004d86 <__cvt+0xc2>
 8004d48:	9b03      	ldr	r3, [sp, #12]
 8004d4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004d4c:	1b5b      	subs	r3, r3, r5
 8004d4e:	4628      	mov	r0, r5
 8004d50:	6013      	str	r3, [r2, #0]
 8004d52:	b004      	add	sp, #16
 8004d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004d5c:	eb00 0904 	add.w	r9, r0, r4
 8004d60:	d1e5      	bne.n	8004d2e <__cvt+0x6a>
 8004d62:	7803      	ldrb	r3, [r0, #0]
 8004d64:	2b30      	cmp	r3, #48	@ 0x30
 8004d66:	d10a      	bne.n	8004d7e <__cvt+0xba>
 8004d68:	2200      	movs	r2, #0
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	4630      	mov	r0, r6
 8004d6e:	4639      	mov	r1, r7
 8004d70:	f7fb feb2 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d74:	b918      	cbnz	r0, 8004d7e <__cvt+0xba>
 8004d76:	f1c4 0401 	rsb	r4, r4, #1
 8004d7a:	f8ca 4000 	str.w	r4, [sl]
 8004d7e:	f8da 3000 	ldr.w	r3, [sl]
 8004d82:	4499      	add	r9, r3
 8004d84:	e7d3      	b.n	8004d2e <__cvt+0x6a>
 8004d86:	1c59      	adds	r1, r3, #1
 8004d88:	9103      	str	r1, [sp, #12]
 8004d8a:	701a      	strb	r2, [r3, #0]
 8004d8c:	e7d9      	b.n	8004d42 <__cvt+0x7e>

08004d8e <__exponent>:
 8004d8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d90:	2900      	cmp	r1, #0
 8004d92:	bfba      	itte	lt
 8004d94:	4249      	neglt	r1, r1
 8004d96:	232d      	movlt	r3, #45	@ 0x2d
 8004d98:	232b      	movge	r3, #43	@ 0x2b
 8004d9a:	2909      	cmp	r1, #9
 8004d9c:	7002      	strb	r2, [r0, #0]
 8004d9e:	7043      	strb	r3, [r0, #1]
 8004da0:	dd29      	ble.n	8004df6 <__exponent+0x68>
 8004da2:	f10d 0307 	add.w	r3, sp, #7
 8004da6:	461d      	mov	r5, r3
 8004da8:	270a      	movs	r7, #10
 8004daa:	461a      	mov	r2, r3
 8004dac:	fbb1 f6f7 	udiv	r6, r1, r7
 8004db0:	fb07 1416 	mls	r4, r7, r6, r1
 8004db4:	3430      	adds	r4, #48	@ 0x30
 8004db6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004dba:	460c      	mov	r4, r1
 8004dbc:	2c63      	cmp	r4, #99	@ 0x63
 8004dbe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004dc2:	4631      	mov	r1, r6
 8004dc4:	dcf1      	bgt.n	8004daa <__exponent+0x1c>
 8004dc6:	3130      	adds	r1, #48	@ 0x30
 8004dc8:	1e94      	subs	r4, r2, #2
 8004dca:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004dce:	1c41      	adds	r1, r0, #1
 8004dd0:	4623      	mov	r3, r4
 8004dd2:	42ab      	cmp	r3, r5
 8004dd4:	d30a      	bcc.n	8004dec <__exponent+0x5e>
 8004dd6:	f10d 0309 	add.w	r3, sp, #9
 8004dda:	1a9b      	subs	r3, r3, r2
 8004ddc:	42ac      	cmp	r4, r5
 8004dde:	bf88      	it	hi
 8004de0:	2300      	movhi	r3, #0
 8004de2:	3302      	adds	r3, #2
 8004de4:	4403      	add	r3, r0
 8004de6:	1a18      	subs	r0, r3, r0
 8004de8:	b003      	add	sp, #12
 8004dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dec:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004df0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004df4:	e7ed      	b.n	8004dd2 <__exponent+0x44>
 8004df6:	2330      	movs	r3, #48	@ 0x30
 8004df8:	3130      	adds	r1, #48	@ 0x30
 8004dfa:	7083      	strb	r3, [r0, #2]
 8004dfc:	70c1      	strb	r1, [r0, #3]
 8004dfe:	1d03      	adds	r3, r0, #4
 8004e00:	e7f1      	b.n	8004de6 <__exponent+0x58>
	...

08004e04 <_printf_float>:
 8004e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e08:	b08d      	sub	sp, #52	@ 0x34
 8004e0a:	460c      	mov	r4, r1
 8004e0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004e10:	4616      	mov	r6, r2
 8004e12:	461f      	mov	r7, r3
 8004e14:	4605      	mov	r5, r0
 8004e16:	f000 ffed 	bl	8005df4 <_localeconv_r>
 8004e1a:	6803      	ldr	r3, [r0, #0]
 8004e1c:	9304      	str	r3, [sp, #16]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7fb fa2e 	bl	8000280 <strlen>
 8004e24:	2300      	movs	r3, #0
 8004e26:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e28:	f8d8 3000 	ldr.w	r3, [r8]
 8004e2c:	9005      	str	r0, [sp, #20]
 8004e2e:	3307      	adds	r3, #7
 8004e30:	f023 0307 	bic.w	r3, r3, #7
 8004e34:	f103 0208 	add.w	r2, r3, #8
 8004e38:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004e3c:	f8d4 b000 	ldr.w	fp, [r4]
 8004e40:	f8c8 2000 	str.w	r2, [r8]
 8004e44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004e4c:	9307      	str	r3, [sp, #28]
 8004e4e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004e52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004e56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e5a:	4b9c      	ldr	r3, [pc, #624]	@ (80050cc <_printf_float+0x2c8>)
 8004e5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e60:	f7fb fe6c 	bl	8000b3c <__aeabi_dcmpun>
 8004e64:	bb70      	cbnz	r0, 8004ec4 <_printf_float+0xc0>
 8004e66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e6a:	4b98      	ldr	r3, [pc, #608]	@ (80050cc <_printf_float+0x2c8>)
 8004e6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e70:	f7fb fe46 	bl	8000b00 <__aeabi_dcmple>
 8004e74:	bb30      	cbnz	r0, 8004ec4 <_printf_float+0xc0>
 8004e76:	2200      	movs	r2, #0
 8004e78:	2300      	movs	r3, #0
 8004e7a:	4640      	mov	r0, r8
 8004e7c:	4649      	mov	r1, r9
 8004e7e:	f7fb fe35 	bl	8000aec <__aeabi_dcmplt>
 8004e82:	b110      	cbz	r0, 8004e8a <_printf_float+0x86>
 8004e84:	232d      	movs	r3, #45	@ 0x2d
 8004e86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e8a:	4a91      	ldr	r2, [pc, #580]	@ (80050d0 <_printf_float+0x2cc>)
 8004e8c:	4b91      	ldr	r3, [pc, #580]	@ (80050d4 <_printf_float+0x2d0>)
 8004e8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004e92:	bf8c      	ite	hi
 8004e94:	4690      	movhi	r8, r2
 8004e96:	4698      	movls	r8, r3
 8004e98:	2303      	movs	r3, #3
 8004e9a:	6123      	str	r3, [r4, #16]
 8004e9c:	f02b 0304 	bic.w	r3, fp, #4
 8004ea0:	6023      	str	r3, [r4, #0]
 8004ea2:	f04f 0900 	mov.w	r9, #0
 8004ea6:	9700      	str	r7, [sp, #0]
 8004ea8:	4633      	mov	r3, r6
 8004eaa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004eac:	4621      	mov	r1, r4
 8004eae:	4628      	mov	r0, r5
 8004eb0:	f000 f9d2 	bl	8005258 <_printf_common>
 8004eb4:	3001      	adds	r0, #1
 8004eb6:	f040 808d 	bne.w	8004fd4 <_printf_float+0x1d0>
 8004eba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ebe:	b00d      	add	sp, #52	@ 0x34
 8004ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ec4:	4642      	mov	r2, r8
 8004ec6:	464b      	mov	r3, r9
 8004ec8:	4640      	mov	r0, r8
 8004eca:	4649      	mov	r1, r9
 8004ecc:	f7fb fe36 	bl	8000b3c <__aeabi_dcmpun>
 8004ed0:	b140      	cbz	r0, 8004ee4 <_printf_float+0xe0>
 8004ed2:	464b      	mov	r3, r9
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	bfbc      	itt	lt
 8004ed8:	232d      	movlt	r3, #45	@ 0x2d
 8004eda:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004ede:	4a7e      	ldr	r2, [pc, #504]	@ (80050d8 <_printf_float+0x2d4>)
 8004ee0:	4b7e      	ldr	r3, [pc, #504]	@ (80050dc <_printf_float+0x2d8>)
 8004ee2:	e7d4      	b.n	8004e8e <_printf_float+0x8a>
 8004ee4:	6863      	ldr	r3, [r4, #4]
 8004ee6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004eea:	9206      	str	r2, [sp, #24]
 8004eec:	1c5a      	adds	r2, r3, #1
 8004eee:	d13b      	bne.n	8004f68 <_printf_float+0x164>
 8004ef0:	2306      	movs	r3, #6
 8004ef2:	6063      	str	r3, [r4, #4]
 8004ef4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004ef8:	2300      	movs	r3, #0
 8004efa:	6022      	str	r2, [r4, #0]
 8004efc:	9303      	str	r3, [sp, #12]
 8004efe:	ab0a      	add	r3, sp, #40	@ 0x28
 8004f00:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004f04:	ab09      	add	r3, sp, #36	@ 0x24
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	6861      	ldr	r1, [r4, #4]
 8004f0a:	ec49 8b10 	vmov	d0, r8, r9
 8004f0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004f12:	4628      	mov	r0, r5
 8004f14:	f7ff fed6 	bl	8004cc4 <__cvt>
 8004f18:	9b06      	ldr	r3, [sp, #24]
 8004f1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f1c:	2b47      	cmp	r3, #71	@ 0x47
 8004f1e:	4680      	mov	r8, r0
 8004f20:	d129      	bne.n	8004f76 <_printf_float+0x172>
 8004f22:	1cc8      	adds	r0, r1, #3
 8004f24:	db02      	blt.n	8004f2c <_printf_float+0x128>
 8004f26:	6863      	ldr	r3, [r4, #4]
 8004f28:	4299      	cmp	r1, r3
 8004f2a:	dd41      	ble.n	8004fb0 <_printf_float+0x1ac>
 8004f2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004f30:	fa5f fa8a 	uxtb.w	sl, sl
 8004f34:	3901      	subs	r1, #1
 8004f36:	4652      	mov	r2, sl
 8004f38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004f3c:	9109      	str	r1, [sp, #36]	@ 0x24
 8004f3e:	f7ff ff26 	bl	8004d8e <__exponent>
 8004f42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004f44:	1813      	adds	r3, r2, r0
 8004f46:	2a01      	cmp	r2, #1
 8004f48:	4681      	mov	r9, r0
 8004f4a:	6123      	str	r3, [r4, #16]
 8004f4c:	dc02      	bgt.n	8004f54 <_printf_float+0x150>
 8004f4e:	6822      	ldr	r2, [r4, #0]
 8004f50:	07d2      	lsls	r2, r2, #31
 8004f52:	d501      	bpl.n	8004f58 <_printf_float+0x154>
 8004f54:	3301      	adds	r3, #1
 8004f56:	6123      	str	r3, [r4, #16]
 8004f58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d0a2      	beq.n	8004ea6 <_printf_float+0xa2>
 8004f60:	232d      	movs	r3, #45	@ 0x2d
 8004f62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f66:	e79e      	b.n	8004ea6 <_printf_float+0xa2>
 8004f68:	9a06      	ldr	r2, [sp, #24]
 8004f6a:	2a47      	cmp	r2, #71	@ 0x47
 8004f6c:	d1c2      	bne.n	8004ef4 <_printf_float+0xf0>
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d1c0      	bne.n	8004ef4 <_printf_float+0xf0>
 8004f72:	2301      	movs	r3, #1
 8004f74:	e7bd      	b.n	8004ef2 <_printf_float+0xee>
 8004f76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f7a:	d9db      	bls.n	8004f34 <_printf_float+0x130>
 8004f7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004f80:	d118      	bne.n	8004fb4 <_printf_float+0x1b0>
 8004f82:	2900      	cmp	r1, #0
 8004f84:	6863      	ldr	r3, [r4, #4]
 8004f86:	dd0b      	ble.n	8004fa0 <_printf_float+0x19c>
 8004f88:	6121      	str	r1, [r4, #16]
 8004f8a:	b913      	cbnz	r3, 8004f92 <_printf_float+0x18e>
 8004f8c:	6822      	ldr	r2, [r4, #0]
 8004f8e:	07d0      	lsls	r0, r2, #31
 8004f90:	d502      	bpl.n	8004f98 <_printf_float+0x194>
 8004f92:	3301      	adds	r3, #1
 8004f94:	440b      	add	r3, r1
 8004f96:	6123      	str	r3, [r4, #16]
 8004f98:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004f9a:	f04f 0900 	mov.w	r9, #0
 8004f9e:	e7db      	b.n	8004f58 <_printf_float+0x154>
 8004fa0:	b913      	cbnz	r3, 8004fa8 <_printf_float+0x1a4>
 8004fa2:	6822      	ldr	r2, [r4, #0]
 8004fa4:	07d2      	lsls	r2, r2, #31
 8004fa6:	d501      	bpl.n	8004fac <_printf_float+0x1a8>
 8004fa8:	3302      	adds	r3, #2
 8004faa:	e7f4      	b.n	8004f96 <_printf_float+0x192>
 8004fac:	2301      	movs	r3, #1
 8004fae:	e7f2      	b.n	8004f96 <_printf_float+0x192>
 8004fb0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004fb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fb6:	4299      	cmp	r1, r3
 8004fb8:	db05      	blt.n	8004fc6 <_printf_float+0x1c2>
 8004fba:	6823      	ldr	r3, [r4, #0]
 8004fbc:	6121      	str	r1, [r4, #16]
 8004fbe:	07d8      	lsls	r0, r3, #31
 8004fc0:	d5ea      	bpl.n	8004f98 <_printf_float+0x194>
 8004fc2:	1c4b      	adds	r3, r1, #1
 8004fc4:	e7e7      	b.n	8004f96 <_printf_float+0x192>
 8004fc6:	2900      	cmp	r1, #0
 8004fc8:	bfd4      	ite	le
 8004fca:	f1c1 0202 	rsble	r2, r1, #2
 8004fce:	2201      	movgt	r2, #1
 8004fd0:	4413      	add	r3, r2
 8004fd2:	e7e0      	b.n	8004f96 <_printf_float+0x192>
 8004fd4:	6823      	ldr	r3, [r4, #0]
 8004fd6:	055a      	lsls	r2, r3, #21
 8004fd8:	d407      	bmi.n	8004fea <_printf_float+0x1e6>
 8004fda:	6923      	ldr	r3, [r4, #16]
 8004fdc:	4642      	mov	r2, r8
 8004fde:	4631      	mov	r1, r6
 8004fe0:	4628      	mov	r0, r5
 8004fe2:	47b8      	blx	r7
 8004fe4:	3001      	adds	r0, #1
 8004fe6:	d12b      	bne.n	8005040 <_printf_float+0x23c>
 8004fe8:	e767      	b.n	8004eba <_printf_float+0xb6>
 8004fea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004fee:	f240 80dd 	bls.w	80051ac <_printf_float+0x3a8>
 8004ff2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	f7fb fd6d 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ffe:	2800      	cmp	r0, #0
 8005000:	d033      	beq.n	800506a <_printf_float+0x266>
 8005002:	4a37      	ldr	r2, [pc, #220]	@ (80050e0 <_printf_float+0x2dc>)
 8005004:	2301      	movs	r3, #1
 8005006:	4631      	mov	r1, r6
 8005008:	4628      	mov	r0, r5
 800500a:	47b8      	blx	r7
 800500c:	3001      	adds	r0, #1
 800500e:	f43f af54 	beq.w	8004eba <_printf_float+0xb6>
 8005012:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005016:	4543      	cmp	r3, r8
 8005018:	db02      	blt.n	8005020 <_printf_float+0x21c>
 800501a:	6823      	ldr	r3, [r4, #0]
 800501c:	07d8      	lsls	r0, r3, #31
 800501e:	d50f      	bpl.n	8005040 <_printf_float+0x23c>
 8005020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005024:	4631      	mov	r1, r6
 8005026:	4628      	mov	r0, r5
 8005028:	47b8      	blx	r7
 800502a:	3001      	adds	r0, #1
 800502c:	f43f af45 	beq.w	8004eba <_printf_float+0xb6>
 8005030:	f04f 0900 	mov.w	r9, #0
 8005034:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005038:	f104 0a1a 	add.w	sl, r4, #26
 800503c:	45c8      	cmp	r8, r9
 800503e:	dc09      	bgt.n	8005054 <_printf_float+0x250>
 8005040:	6823      	ldr	r3, [r4, #0]
 8005042:	079b      	lsls	r3, r3, #30
 8005044:	f100 8103 	bmi.w	800524e <_printf_float+0x44a>
 8005048:	68e0      	ldr	r0, [r4, #12]
 800504a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800504c:	4298      	cmp	r0, r3
 800504e:	bfb8      	it	lt
 8005050:	4618      	movlt	r0, r3
 8005052:	e734      	b.n	8004ebe <_printf_float+0xba>
 8005054:	2301      	movs	r3, #1
 8005056:	4652      	mov	r2, sl
 8005058:	4631      	mov	r1, r6
 800505a:	4628      	mov	r0, r5
 800505c:	47b8      	blx	r7
 800505e:	3001      	adds	r0, #1
 8005060:	f43f af2b 	beq.w	8004eba <_printf_float+0xb6>
 8005064:	f109 0901 	add.w	r9, r9, #1
 8005068:	e7e8      	b.n	800503c <_printf_float+0x238>
 800506a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800506c:	2b00      	cmp	r3, #0
 800506e:	dc39      	bgt.n	80050e4 <_printf_float+0x2e0>
 8005070:	4a1b      	ldr	r2, [pc, #108]	@ (80050e0 <_printf_float+0x2dc>)
 8005072:	2301      	movs	r3, #1
 8005074:	4631      	mov	r1, r6
 8005076:	4628      	mov	r0, r5
 8005078:	47b8      	blx	r7
 800507a:	3001      	adds	r0, #1
 800507c:	f43f af1d 	beq.w	8004eba <_printf_float+0xb6>
 8005080:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005084:	ea59 0303 	orrs.w	r3, r9, r3
 8005088:	d102      	bne.n	8005090 <_printf_float+0x28c>
 800508a:	6823      	ldr	r3, [r4, #0]
 800508c:	07d9      	lsls	r1, r3, #31
 800508e:	d5d7      	bpl.n	8005040 <_printf_float+0x23c>
 8005090:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005094:	4631      	mov	r1, r6
 8005096:	4628      	mov	r0, r5
 8005098:	47b8      	blx	r7
 800509a:	3001      	adds	r0, #1
 800509c:	f43f af0d 	beq.w	8004eba <_printf_float+0xb6>
 80050a0:	f04f 0a00 	mov.w	sl, #0
 80050a4:	f104 0b1a 	add.w	fp, r4, #26
 80050a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050aa:	425b      	negs	r3, r3
 80050ac:	4553      	cmp	r3, sl
 80050ae:	dc01      	bgt.n	80050b4 <_printf_float+0x2b0>
 80050b0:	464b      	mov	r3, r9
 80050b2:	e793      	b.n	8004fdc <_printf_float+0x1d8>
 80050b4:	2301      	movs	r3, #1
 80050b6:	465a      	mov	r2, fp
 80050b8:	4631      	mov	r1, r6
 80050ba:	4628      	mov	r0, r5
 80050bc:	47b8      	blx	r7
 80050be:	3001      	adds	r0, #1
 80050c0:	f43f aefb 	beq.w	8004eba <_printf_float+0xb6>
 80050c4:	f10a 0a01 	add.w	sl, sl, #1
 80050c8:	e7ee      	b.n	80050a8 <_printf_float+0x2a4>
 80050ca:	bf00      	nop
 80050cc:	7fefffff 	.word	0x7fefffff
 80050d0:	0800a280 	.word	0x0800a280
 80050d4:	0800a27c 	.word	0x0800a27c
 80050d8:	0800a288 	.word	0x0800a288
 80050dc:	0800a284 	.word	0x0800a284
 80050e0:	0800a28c 	.word	0x0800a28c
 80050e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80050e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80050ea:	4553      	cmp	r3, sl
 80050ec:	bfa8      	it	ge
 80050ee:	4653      	movge	r3, sl
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	4699      	mov	r9, r3
 80050f4:	dc36      	bgt.n	8005164 <_printf_float+0x360>
 80050f6:	f04f 0b00 	mov.w	fp, #0
 80050fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050fe:	f104 021a 	add.w	r2, r4, #26
 8005102:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005104:	9306      	str	r3, [sp, #24]
 8005106:	eba3 0309 	sub.w	r3, r3, r9
 800510a:	455b      	cmp	r3, fp
 800510c:	dc31      	bgt.n	8005172 <_printf_float+0x36e>
 800510e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005110:	459a      	cmp	sl, r3
 8005112:	dc3a      	bgt.n	800518a <_printf_float+0x386>
 8005114:	6823      	ldr	r3, [r4, #0]
 8005116:	07da      	lsls	r2, r3, #31
 8005118:	d437      	bmi.n	800518a <_printf_float+0x386>
 800511a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800511c:	ebaa 0903 	sub.w	r9, sl, r3
 8005120:	9b06      	ldr	r3, [sp, #24]
 8005122:	ebaa 0303 	sub.w	r3, sl, r3
 8005126:	4599      	cmp	r9, r3
 8005128:	bfa8      	it	ge
 800512a:	4699      	movge	r9, r3
 800512c:	f1b9 0f00 	cmp.w	r9, #0
 8005130:	dc33      	bgt.n	800519a <_printf_float+0x396>
 8005132:	f04f 0800 	mov.w	r8, #0
 8005136:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800513a:	f104 0b1a 	add.w	fp, r4, #26
 800513e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005140:	ebaa 0303 	sub.w	r3, sl, r3
 8005144:	eba3 0309 	sub.w	r3, r3, r9
 8005148:	4543      	cmp	r3, r8
 800514a:	f77f af79 	ble.w	8005040 <_printf_float+0x23c>
 800514e:	2301      	movs	r3, #1
 8005150:	465a      	mov	r2, fp
 8005152:	4631      	mov	r1, r6
 8005154:	4628      	mov	r0, r5
 8005156:	47b8      	blx	r7
 8005158:	3001      	adds	r0, #1
 800515a:	f43f aeae 	beq.w	8004eba <_printf_float+0xb6>
 800515e:	f108 0801 	add.w	r8, r8, #1
 8005162:	e7ec      	b.n	800513e <_printf_float+0x33a>
 8005164:	4642      	mov	r2, r8
 8005166:	4631      	mov	r1, r6
 8005168:	4628      	mov	r0, r5
 800516a:	47b8      	blx	r7
 800516c:	3001      	adds	r0, #1
 800516e:	d1c2      	bne.n	80050f6 <_printf_float+0x2f2>
 8005170:	e6a3      	b.n	8004eba <_printf_float+0xb6>
 8005172:	2301      	movs	r3, #1
 8005174:	4631      	mov	r1, r6
 8005176:	4628      	mov	r0, r5
 8005178:	9206      	str	r2, [sp, #24]
 800517a:	47b8      	blx	r7
 800517c:	3001      	adds	r0, #1
 800517e:	f43f ae9c 	beq.w	8004eba <_printf_float+0xb6>
 8005182:	9a06      	ldr	r2, [sp, #24]
 8005184:	f10b 0b01 	add.w	fp, fp, #1
 8005188:	e7bb      	b.n	8005102 <_printf_float+0x2fe>
 800518a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800518e:	4631      	mov	r1, r6
 8005190:	4628      	mov	r0, r5
 8005192:	47b8      	blx	r7
 8005194:	3001      	adds	r0, #1
 8005196:	d1c0      	bne.n	800511a <_printf_float+0x316>
 8005198:	e68f      	b.n	8004eba <_printf_float+0xb6>
 800519a:	9a06      	ldr	r2, [sp, #24]
 800519c:	464b      	mov	r3, r9
 800519e:	4442      	add	r2, r8
 80051a0:	4631      	mov	r1, r6
 80051a2:	4628      	mov	r0, r5
 80051a4:	47b8      	blx	r7
 80051a6:	3001      	adds	r0, #1
 80051a8:	d1c3      	bne.n	8005132 <_printf_float+0x32e>
 80051aa:	e686      	b.n	8004eba <_printf_float+0xb6>
 80051ac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80051b0:	f1ba 0f01 	cmp.w	sl, #1
 80051b4:	dc01      	bgt.n	80051ba <_printf_float+0x3b6>
 80051b6:	07db      	lsls	r3, r3, #31
 80051b8:	d536      	bpl.n	8005228 <_printf_float+0x424>
 80051ba:	2301      	movs	r3, #1
 80051bc:	4642      	mov	r2, r8
 80051be:	4631      	mov	r1, r6
 80051c0:	4628      	mov	r0, r5
 80051c2:	47b8      	blx	r7
 80051c4:	3001      	adds	r0, #1
 80051c6:	f43f ae78 	beq.w	8004eba <_printf_float+0xb6>
 80051ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051ce:	4631      	mov	r1, r6
 80051d0:	4628      	mov	r0, r5
 80051d2:	47b8      	blx	r7
 80051d4:	3001      	adds	r0, #1
 80051d6:	f43f ae70 	beq.w	8004eba <_printf_float+0xb6>
 80051da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80051de:	2200      	movs	r2, #0
 80051e0:	2300      	movs	r3, #0
 80051e2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80051e6:	f7fb fc77 	bl	8000ad8 <__aeabi_dcmpeq>
 80051ea:	b9c0      	cbnz	r0, 800521e <_printf_float+0x41a>
 80051ec:	4653      	mov	r3, sl
 80051ee:	f108 0201 	add.w	r2, r8, #1
 80051f2:	4631      	mov	r1, r6
 80051f4:	4628      	mov	r0, r5
 80051f6:	47b8      	blx	r7
 80051f8:	3001      	adds	r0, #1
 80051fa:	d10c      	bne.n	8005216 <_printf_float+0x412>
 80051fc:	e65d      	b.n	8004eba <_printf_float+0xb6>
 80051fe:	2301      	movs	r3, #1
 8005200:	465a      	mov	r2, fp
 8005202:	4631      	mov	r1, r6
 8005204:	4628      	mov	r0, r5
 8005206:	47b8      	blx	r7
 8005208:	3001      	adds	r0, #1
 800520a:	f43f ae56 	beq.w	8004eba <_printf_float+0xb6>
 800520e:	f108 0801 	add.w	r8, r8, #1
 8005212:	45d0      	cmp	r8, sl
 8005214:	dbf3      	blt.n	80051fe <_printf_float+0x3fa>
 8005216:	464b      	mov	r3, r9
 8005218:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800521c:	e6df      	b.n	8004fde <_printf_float+0x1da>
 800521e:	f04f 0800 	mov.w	r8, #0
 8005222:	f104 0b1a 	add.w	fp, r4, #26
 8005226:	e7f4      	b.n	8005212 <_printf_float+0x40e>
 8005228:	2301      	movs	r3, #1
 800522a:	4642      	mov	r2, r8
 800522c:	e7e1      	b.n	80051f2 <_printf_float+0x3ee>
 800522e:	2301      	movs	r3, #1
 8005230:	464a      	mov	r2, r9
 8005232:	4631      	mov	r1, r6
 8005234:	4628      	mov	r0, r5
 8005236:	47b8      	blx	r7
 8005238:	3001      	adds	r0, #1
 800523a:	f43f ae3e 	beq.w	8004eba <_printf_float+0xb6>
 800523e:	f108 0801 	add.w	r8, r8, #1
 8005242:	68e3      	ldr	r3, [r4, #12]
 8005244:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005246:	1a5b      	subs	r3, r3, r1
 8005248:	4543      	cmp	r3, r8
 800524a:	dcf0      	bgt.n	800522e <_printf_float+0x42a>
 800524c:	e6fc      	b.n	8005048 <_printf_float+0x244>
 800524e:	f04f 0800 	mov.w	r8, #0
 8005252:	f104 0919 	add.w	r9, r4, #25
 8005256:	e7f4      	b.n	8005242 <_printf_float+0x43e>

08005258 <_printf_common>:
 8005258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800525c:	4616      	mov	r6, r2
 800525e:	4698      	mov	r8, r3
 8005260:	688a      	ldr	r2, [r1, #8]
 8005262:	690b      	ldr	r3, [r1, #16]
 8005264:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005268:	4293      	cmp	r3, r2
 800526a:	bfb8      	it	lt
 800526c:	4613      	movlt	r3, r2
 800526e:	6033      	str	r3, [r6, #0]
 8005270:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005274:	4607      	mov	r7, r0
 8005276:	460c      	mov	r4, r1
 8005278:	b10a      	cbz	r2, 800527e <_printf_common+0x26>
 800527a:	3301      	adds	r3, #1
 800527c:	6033      	str	r3, [r6, #0]
 800527e:	6823      	ldr	r3, [r4, #0]
 8005280:	0699      	lsls	r1, r3, #26
 8005282:	bf42      	ittt	mi
 8005284:	6833      	ldrmi	r3, [r6, #0]
 8005286:	3302      	addmi	r3, #2
 8005288:	6033      	strmi	r3, [r6, #0]
 800528a:	6825      	ldr	r5, [r4, #0]
 800528c:	f015 0506 	ands.w	r5, r5, #6
 8005290:	d106      	bne.n	80052a0 <_printf_common+0x48>
 8005292:	f104 0a19 	add.w	sl, r4, #25
 8005296:	68e3      	ldr	r3, [r4, #12]
 8005298:	6832      	ldr	r2, [r6, #0]
 800529a:	1a9b      	subs	r3, r3, r2
 800529c:	42ab      	cmp	r3, r5
 800529e:	dc26      	bgt.n	80052ee <_printf_common+0x96>
 80052a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80052a4:	6822      	ldr	r2, [r4, #0]
 80052a6:	3b00      	subs	r3, #0
 80052a8:	bf18      	it	ne
 80052aa:	2301      	movne	r3, #1
 80052ac:	0692      	lsls	r2, r2, #26
 80052ae:	d42b      	bmi.n	8005308 <_printf_common+0xb0>
 80052b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80052b4:	4641      	mov	r1, r8
 80052b6:	4638      	mov	r0, r7
 80052b8:	47c8      	blx	r9
 80052ba:	3001      	adds	r0, #1
 80052bc:	d01e      	beq.n	80052fc <_printf_common+0xa4>
 80052be:	6823      	ldr	r3, [r4, #0]
 80052c0:	6922      	ldr	r2, [r4, #16]
 80052c2:	f003 0306 	and.w	r3, r3, #6
 80052c6:	2b04      	cmp	r3, #4
 80052c8:	bf02      	ittt	eq
 80052ca:	68e5      	ldreq	r5, [r4, #12]
 80052cc:	6833      	ldreq	r3, [r6, #0]
 80052ce:	1aed      	subeq	r5, r5, r3
 80052d0:	68a3      	ldr	r3, [r4, #8]
 80052d2:	bf0c      	ite	eq
 80052d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052d8:	2500      	movne	r5, #0
 80052da:	4293      	cmp	r3, r2
 80052dc:	bfc4      	itt	gt
 80052de:	1a9b      	subgt	r3, r3, r2
 80052e0:	18ed      	addgt	r5, r5, r3
 80052e2:	2600      	movs	r6, #0
 80052e4:	341a      	adds	r4, #26
 80052e6:	42b5      	cmp	r5, r6
 80052e8:	d11a      	bne.n	8005320 <_printf_common+0xc8>
 80052ea:	2000      	movs	r0, #0
 80052ec:	e008      	b.n	8005300 <_printf_common+0xa8>
 80052ee:	2301      	movs	r3, #1
 80052f0:	4652      	mov	r2, sl
 80052f2:	4641      	mov	r1, r8
 80052f4:	4638      	mov	r0, r7
 80052f6:	47c8      	blx	r9
 80052f8:	3001      	adds	r0, #1
 80052fa:	d103      	bne.n	8005304 <_printf_common+0xac>
 80052fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005304:	3501      	adds	r5, #1
 8005306:	e7c6      	b.n	8005296 <_printf_common+0x3e>
 8005308:	18e1      	adds	r1, r4, r3
 800530a:	1c5a      	adds	r2, r3, #1
 800530c:	2030      	movs	r0, #48	@ 0x30
 800530e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005312:	4422      	add	r2, r4
 8005314:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005318:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800531c:	3302      	adds	r3, #2
 800531e:	e7c7      	b.n	80052b0 <_printf_common+0x58>
 8005320:	2301      	movs	r3, #1
 8005322:	4622      	mov	r2, r4
 8005324:	4641      	mov	r1, r8
 8005326:	4638      	mov	r0, r7
 8005328:	47c8      	blx	r9
 800532a:	3001      	adds	r0, #1
 800532c:	d0e6      	beq.n	80052fc <_printf_common+0xa4>
 800532e:	3601      	adds	r6, #1
 8005330:	e7d9      	b.n	80052e6 <_printf_common+0x8e>
	...

08005334 <_printf_i>:
 8005334:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005338:	7e0f      	ldrb	r7, [r1, #24]
 800533a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800533c:	2f78      	cmp	r7, #120	@ 0x78
 800533e:	4691      	mov	r9, r2
 8005340:	4680      	mov	r8, r0
 8005342:	460c      	mov	r4, r1
 8005344:	469a      	mov	sl, r3
 8005346:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800534a:	d807      	bhi.n	800535c <_printf_i+0x28>
 800534c:	2f62      	cmp	r7, #98	@ 0x62
 800534e:	d80a      	bhi.n	8005366 <_printf_i+0x32>
 8005350:	2f00      	cmp	r7, #0
 8005352:	f000 80d1 	beq.w	80054f8 <_printf_i+0x1c4>
 8005356:	2f58      	cmp	r7, #88	@ 0x58
 8005358:	f000 80b8 	beq.w	80054cc <_printf_i+0x198>
 800535c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005360:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005364:	e03a      	b.n	80053dc <_printf_i+0xa8>
 8005366:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800536a:	2b15      	cmp	r3, #21
 800536c:	d8f6      	bhi.n	800535c <_printf_i+0x28>
 800536e:	a101      	add	r1, pc, #4	@ (adr r1, 8005374 <_printf_i+0x40>)
 8005370:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005374:	080053cd 	.word	0x080053cd
 8005378:	080053e1 	.word	0x080053e1
 800537c:	0800535d 	.word	0x0800535d
 8005380:	0800535d 	.word	0x0800535d
 8005384:	0800535d 	.word	0x0800535d
 8005388:	0800535d 	.word	0x0800535d
 800538c:	080053e1 	.word	0x080053e1
 8005390:	0800535d 	.word	0x0800535d
 8005394:	0800535d 	.word	0x0800535d
 8005398:	0800535d 	.word	0x0800535d
 800539c:	0800535d 	.word	0x0800535d
 80053a0:	080054df 	.word	0x080054df
 80053a4:	0800540b 	.word	0x0800540b
 80053a8:	08005499 	.word	0x08005499
 80053ac:	0800535d 	.word	0x0800535d
 80053b0:	0800535d 	.word	0x0800535d
 80053b4:	08005501 	.word	0x08005501
 80053b8:	0800535d 	.word	0x0800535d
 80053bc:	0800540b 	.word	0x0800540b
 80053c0:	0800535d 	.word	0x0800535d
 80053c4:	0800535d 	.word	0x0800535d
 80053c8:	080054a1 	.word	0x080054a1
 80053cc:	6833      	ldr	r3, [r6, #0]
 80053ce:	1d1a      	adds	r2, r3, #4
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6032      	str	r2, [r6, #0]
 80053d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053dc:	2301      	movs	r3, #1
 80053de:	e09c      	b.n	800551a <_printf_i+0x1e6>
 80053e0:	6833      	ldr	r3, [r6, #0]
 80053e2:	6820      	ldr	r0, [r4, #0]
 80053e4:	1d19      	adds	r1, r3, #4
 80053e6:	6031      	str	r1, [r6, #0]
 80053e8:	0606      	lsls	r6, r0, #24
 80053ea:	d501      	bpl.n	80053f0 <_printf_i+0xbc>
 80053ec:	681d      	ldr	r5, [r3, #0]
 80053ee:	e003      	b.n	80053f8 <_printf_i+0xc4>
 80053f0:	0645      	lsls	r5, r0, #25
 80053f2:	d5fb      	bpl.n	80053ec <_printf_i+0xb8>
 80053f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053f8:	2d00      	cmp	r5, #0
 80053fa:	da03      	bge.n	8005404 <_printf_i+0xd0>
 80053fc:	232d      	movs	r3, #45	@ 0x2d
 80053fe:	426d      	negs	r5, r5
 8005400:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005404:	4858      	ldr	r0, [pc, #352]	@ (8005568 <_printf_i+0x234>)
 8005406:	230a      	movs	r3, #10
 8005408:	e011      	b.n	800542e <_printf_i+0xfa>
 800540a:	6821      	ldr	r1, [r4, #0]
 800540c:	6833      	ldr	r3, [r6, #0]
 800540e:	0608      	lsls	r0, r1, #24
 8005410:	f853 5b04 	ldr.w	r5, [r3], #4
 8005414:	d402      	bmi.n	800541c <_printf_i+0xe8>
 8005416:	0649      	lsls	r1, r1, #25
 8005418:	bf48      	it	mi
 800541a:	b2ad      	uxthmi	r5, r5
 800541c:	2f6f      	cmp	r7, #111	@ 0x6f
 800541e:	4852      	ldr	r0, [pc, #328]	@ (8005568 <_printf_i+0x234>)
 8005420:	6033      	str	r3, [r6, #0]
 8005422:	bf14      	ite	ne
 8005424:	230a      	movne	r3, #10
 8005426:	2308      	moveq	r3, #8
 8005428:	2100      	movs	r1, #0
 800542a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800542e:	6866      	ldr	r6, [r4, #4]
 8005430:	60a6      	str	r6, [r4, #8]
 8005432:	2e00      	cmp	r6, #0
 8005434:	db05      	blt.n	8005442 <_printf_i+0x10e>
 8005436:	6821      	ldr	r1, [r4, #0]
 8005438:	432e      	orrs	r6, r5
 800543a:	f021 0104 	bic.w	r1, r1, #4
 800543e:	6021      	str	r1, [r4, #0]
 8005440:	d04b      	beq.n	80054da <_printf_i+0x1a6>
 8005442:	4616      	mov	r6, r2
 8005444:	fbb5 f1f3 	udiv	r1, r5, r3
 8005448:	fb03 5711 	mls	r7, r3, r1, r5
 800544c:	5dc7      	ldrb	r7, [r0, r7]
 800544e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005452:	462f      	mov	r7, r5
 8005454:	42bb      	cmp	r3, r7
 8005456:	460d      	mov	r5, r1
 8005458:	d9f4      	bls.n	8005444 <_printf_i+0x110>
 800545a:	2b08      	cmp	r3, #8
 800545c:	d10b      	bne.n	8005476 <_printf_i+0x142>
 800545e:	6823      	ldr	r3, [r4, #0]
 8005460:	07df      	lsls	r7, r3, #31
 8005462:	d508      	bpl.n	8005476 <_printf_i+0x142>
 8005464:	6923      	ldr	r3, [r4, #16]
 8005466:	6861      	ldr	r1, [r4, #4]
 8005468:	4299      	cmp	r1, r3
 800546a:	bfde      	ittt	le
 800546c:	2330      	movle	r3, #48	@ 0x30
 800546e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005472:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005476:	1b92      	subs	r2, r2, r6
 8005478:	6122      	str	r2, [r4, #16]
 800547a:	f8cd a000 	str.w	sl, [sp]
 800547e:	464b      	mov	r3, r9
 8005480:	aa03      	add	r2, sp, #12
 8005482:	4621      	mov	r1, r4
 8005484:	4640      	mov	r0, r8
 8005486:	f7ff fee7 	bl	8005258 <_printf_common>
 800548a:	3001      	adds	r0, #1
 800548c:	d14a      	bne.n	8005524 <_printf_i+0x1f0>
 800548e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005492:	b004      	add	sp, #16
 8005494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005498:	6823      	ldr	r3, [r4, #0]
 800549a:	f043 0320 	orr.w	r3, r3, #32
 800549e:	6023      	str	r3, [r4, #0]
 80054a0:	4832      	ldr	r0, [pc, #200]	@ (800556c <_printf_i+0x238>)
 80054a2:	2778      	movs	r7, #120	@ 0x78
 80054a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80054a8:	6823      	ldr	r3, [r4, #0]
 80054aa:	6831      	ldr	r1, [r6, #0]
 80054ac:	061f      	lsls	r7, r3, #24
 80054ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80054b2:	d402      	bmi.n	80054ba <_printf_i+0x186>
 80054b4:	065f      	lsls	r7, r3, #25
 80054b6:	bf48      	it	mi
 80054b8:	b2ad      	uxthmi	r5, r5
 80054ba:	6031      	str	r1, [r6, #0]
 80054bc:	07d9      	lsls	r1, r3, #31
 80054be:	bf44      	itt	mi
 80054c0:	f043 0320 	orrmi.w	r3, r3, #32
 80054c4:	6023      	strmi	r3, [r4, #0]
 80054c6:	b11d      	cbz	r5, 80054d0 <_printf_i+0x19c>
 80054c8:	2310      	movs	r3, #16
 80054ca:	e7ad      	b.n	8005428 <_printf_i+0xf4>
 80054cc:	4826      	ldr	r0, [pc, #152]	@ (8005568 <_printf_i+0x234>)
 80054ce:	e7e9      	b.n	80054a4 <_printf_i+0x170>
 80054d0:	6823      	ldr	r3, [r4, #0]
 80054d2:	f023 0320 	bic.w	r3, r3, #32
 80054d6:	6023      	str	r3, [r4, #0]
 80054d8:	e7f6      	b.n	80054c8 <_printf_i+0x194>
 80054da:	4616      	mov	r6, r2
 80054dc:	e7bd      	b.n	800545a <_printf_i+0x126>
 80054de:	6833      	ldr	r3, [r6, #0]
 80054e0:	6825      	ldr	r5, [r4, #0]
 80054e2:	6961      	ldr	r1, [r4, #20]
 80054e4:	1d18      	adds	r0, r3, #4
 80054e6:	6030      	str	r0, [r6, #0]
 80054e8:	062e      	lsls	r6, r5, #24
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	d501      	bpl.n	80054f2 <_printf_i+0x1be>
 80054ee:	6019      	str	r1, [r3, #0]
 80054f0:	e002      	b.n	80054f8 <_printf_i+0x1c4>
 80054f2:	0668      	lsls	r0, r5, #25
 80054f4:	d5fb      	bpl.n	80054ee <_printf_i+0x1ba>
 80054f6:	8019      	strh	r1, [r3, #0]
 80054f8:	2300      	movs	r3, #0
 80054fa:	6123      	str	r3, [r4, #16]
 80054fc:	4616      	mov	r6, r2
 80054fe:	e7bc      	b.n	800547a <_printf_i+0x146>
 8005500:	6833      	ldr	r3, [r6, #0]
 8005502:	1d1a      	adds	r2, r3, #4
 8005504:	6032      	str	r2, [r6, #0]
 8005506:	681e      	ldr	r6, [r3, #0]
 8005508:	6862      	ldr	r2, [r4, #4]
 800550a:	2100      	movs	r1, #0
 800550c:	4630      	mov	r0, r6
 800550e:	f7fa fe67 	bl	80001e0 <memchr>
 8005512:	b108      	cbz	r0, 8005518 <_printf_i+0x1e4>
 8005514:	1b80      	subs	r0, r0, r6
 8005516:	6060      	str	r0, [r4, #4]
 8005518:	6863      	ldr	r3, [r4, #4]
 800551a:	6123      	str	r3, [r4, #16]
 800551c:	2300      	movs	r3, #0
 800551e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005522:	e7aa      	b.n	800547a <_printf_i+0x146>
 8005524:	6923      	ldr	r3, [r4, #16]
 8005526:	4632      	mov	r2, r6
 8005528:	4649      	mov	r1, r9
 800552a:	4640      	mov	r0, r8
 800552c:	47d0      	blx	sl
 800552e:	3001      	adds	r0, #1
 8005530:	d0ad      	beq.n	800548e <_printf_i+0x15a>
 8005532:	6823      	ldr	r3, [r4, #0]
 8005534:	079b      	lsls	r3, r3, #30
 8005536:	d413      	bmi.n	8005560 <_printf_i+0x22c>
 8005538:	68e0      	ldr	r0, [r4, #12]
 800553a:	9b03      	ldr	r3, [sp, #12]
 800553c:	4298      	cmp	r0, r3
 800553e:	bfb8      	it	lt
 8005540:	4618      	movlt	r0, r3
 8005542:	e7a6      	b.n	8005492 <_printf_i+0x15e>
 8005544:	2301      	movs	r3, #1
 8005546:	4632      	mov	r2, r6
 8005548:	4649      	mov	r1, r9
 800554a:	4640      	mov	r0, r8
 800554c:	47d0      	blx	sl
 800554e:	3001      	adds	r0, #1
 8005550:	d09d      	beq.n	800548e <_printf_i+0x15a>
 8005552:	3501      	adds	r5, #1
 8005554:	68e3      	ldr	r3, [r4, #12]
 8005556:	9903      	ldr	r1, [sp, #12]
 8005558:	1a5b      	subs	r3, r3, r1
 800555a:	42ab      	cmp	r3, r5
 800555c:	dcf2      	bgt.n	8005544 <_printf_i+0x210>
 800555e:	e7eb      	b.n	8005538 <_printf_i+0x204>
 8005560:	2500      	movs	r5, #0
 8005562:	f104 0619 	add.w	r6, r4, #25
 8005566:	e7f5      	b.n	8005554 <_printf_i+0x220>
 8005568:	0800a28e 	.word	0x0800a28e
 800556c:	0800a29f 	.word	0x0800a29f

08005570 <_scanf_float>:
 8005570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005574:	b087      	sub	sp, #28
 8005576:	4691      	mov	r9, r2
 8005578:	9303      	str	r3, [sp, #12]
 800557a:	688b      	ldr	r3, [r1, #8]
 800557c:	1e5a      	subs	r2, r3, #1
 800557e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005582:	bf81      	itttt	hi
 8005584:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005588:	eb03 0b05 	addhi.w	fp, r3, r5
 800558c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005590:	608b      	strhi	r3, [r1, #8]
 8005592:	680b      	ldr	r3, [r1, #0]
 8005594:	460a      	mov	r2, r1
 8005596:	f04f 0500 	mov.w	r5, #0
 800559a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800559e:	f842 3b1c 	str.w	r3, [r2], #28
 80055a2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80055a6:	4680      	mov	r8, r0
 80055a8:	460c      	mov	r4, r1
 80055aa:	bf98      	it	ls
 80055ac:	f04f 0b00 	movls.w	fp, #0
 80055b0:	9201      	str	r2, [sp, #4]
 80055b2:	4616      	mov	r6, r2
 80055b4:	46aa      	mov	sl, r5
 80055b6:	462f      	mov	r7, r5
 80055b8:	9502      	str	r5, [sp, #8]
 80055ba:	68a2      	ldr	r2, [r4, #8]
 80055bc:	b15a      	cbz	r2, 80055d6 <_scanf_float+0x66>
 80055be:	f8d9 3000 	ldr.w	r3, [r9]
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	2b4e      	cmp	r3, #78	@ 0x4e
 80055c6:	d863      	bhi.n	8005690 <_scanf_float+0x120>
 80055c8:	2b40      	cmp	r3, #64	@ 0x40
 80055ca:	d83b      	bhi.n	8005644 <_scanf_float+0xd4>
 80055cc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80055d0:	b2c8      	uxtb	r0, r1
 80055d2:	280e      	cmp	r0, #14
 80055d4:	d939      	bls.n	800564a <_scanf_float+0xda>
 80055d6:	b11f      	cbz	r7, 80055e0 <_scanf_float+0x70>
 80055d8:	6823      	ldr	r3, [r4, #0]
 80055da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055de:	6023      	str	r3, [r4, #0]
 80055e0:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80055e4:	f1ba 0f01 	cmp.w	sl, #1
 80055e8:	f200 8114 	bhi.w	8005814 <_scanf_float+0x2a4>
 80055ec:	9b01      	ldr	r3, [sp, #4]
 80055ee:	429e      	cmp	r6, r3
 80055f0:	f200 8105 	bhi.w	80057fe <_scanf_float+0x28e>
 80055f4:	2001      	movs	r0, #1
 80055f6:	b007      	add	sp, #28
 80055f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055fc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005600:	2a0d      	cmp	r2, #13
 8005602:	d8e8      	bhi.n	80055d6 <_scanf_float+0x66>
 8005604:	a101      	add	r1, pc, #4	@ (adr r1, 800560c <_scanf_float+0x9c>)
 8005606:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800560a:	bf00      	nop
 800560c:	08005755 	.word	0x08005755
 8005610:	080055d7 	.word	0x080055d7
 8005614:	080055d7 	.word	0x080055d7
 8005618:	080055d7 	.word	0x080055d7
 800561c:	080057b1 	.word	0x080057b1
 8005620:	0800578b 	.word	0x0800578b
 8005624:	080055d7 	.word	0x080055d7
 8005628:	080055d7 	.word	0x080055d7
 800562c:	08005763 	.word	0x08005763
 8005630:	080055d7 	.word	0x080055d7
 8005634:	080055d7 	.word	0x080055d7
 8005638:	080055d7 	.word	0x080055d7
 800563c:	080055d7 	.word	0x080055d7
 8005640:	0800571f 	.word	0x0800571f
 8005644:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005648:	e7da      	b.n	8005600 <_scanf_float+0x90>
 800564a:	290e      	cmp	r1, #14
 800564c:	d8c3      	bhi.n	80055d6 <_scanf_float+0x66>
 800564e:	a001      	add	r0, pc, #4	@ (adr r0, 8005654 <_scanf_float+0xe4>)
 8005650:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005654:	0800570f 	.word	0x0800570f
 8005658:	080055d7 	.word	0x080055d7
 800565c:	0800570f 	.word	0x0800570f
 8005660:	0800579f 	.word	0x0800579f
 8005664:	080055d7 	.word	0x080055d7
 8005668:	080056b1 	.word	0x080056b1
 800566c:	080056f5 	.word	0x080056f5
 8005670:	080056f5 	.word	0x080056f5
 8005674:	080056f5 	.word	0x080056f5
 8005678:	080056f5 	.word	0x080056f5
 800567c:	080056f5 	.word	0x080056f5
 8005680:	080056f5 	.word	0x080056f5
 8005684:	080056f5 	.word	0x080056f5
 8005688:	080056f5 	.word	0x080056f5
 800568c:	080056f5 	.word	0x080056f5
 8005690:	2b6e      	cmp	r3, #110	@ 0x6e
 8005692:	d809      	bhi.n	80056a8 <_scanf_float+0x138>
 8005694:	2b60      	cmp	r3, #96	@ 0x60
 8005696:	d8b1      	bhi.n	80055fc <_scanf_float+0x8c>
 8005698:	2b54      	cmp	r3, #84	@ 0x54
 800569a:	d07b      	beq.n	8005794 <_scanf_float+0x224>
 800569c:	2b59      	cmp	r3, #89	@ 0x59
 800569e:	d19a      	bne.n	80055d6 <_scanf_float+0x66>
 80056a0:	2d07      	cmp	r5, #7
 80056a2:	d198      	bne.n	80055d6 <_scanf_float+0x66>
 80056a4:	2508      	movs	r5, #8
 80056a6:	e02f      	b.n	8005708 <_scanf_float+0x198>
 80056a8:	2b74      	cmp	r3, #116	@ 0x74
 80056aa:	d073      	beq.n	8005794 <_scanf_float+0x224>
 80056ac:	2b79      	cmp	r3, #121	@ 0x79
 80056ae:	e7f6      	b.n	800569e <_scanf_float+0x12e>
 80056b0:	6821      	ldr	r1, [r4, #0]
 80056b2:	05c8      	lsls	r0, r1, #23
 80056b4:	d51e      	bpl.n	80056f4 <_scanf_float+0x184>
 80056b6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80056ba:	6021      	str	r1, [r4, #0]
 80056bc:	3701      	adds	r7, #1
 80056be:	f1bb 0f00 	cmp.w	fp, #0
 80056c2:	d003      	beq.n	80056cc <_scanf_float+0x15c>
 80056c4:	3201      	adds	r2, #1
 80056c6:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80056ca:	60a2      	str	r2, [r4, #8]
 80056cc:	68a3      	ldr	r3, [r4, #8]
 80056ce:	3b01      	subs	r3, #1
 80056d0:	60a3      	str	r3, [r4, #8]
 80056d2:	6923      	ldr	r3, [r4, #16]
 80056d4:	3301      	adds	r3, #1
 80056d6:	6123      	str	r3, [r4, #16]
 80056d8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80056dc:	3b01      	subs	r3, #1
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f8c9 3004 	str.w	r3, [r9, #4]
 80056e4:	f340 8082 	ble.w	80057ec <_scanf_float+0x27c>
 80056e8:	f8d9 3000 	ldr.w	r3, [r9]
 80056ec:	3301      	adds	r3, #1
 80056ee:	f8c9 3000 	str.w	r3, [r9]
 80056f2:	e762      	b.n	80055ba <_scanf_float+0x4a>
 80056f4:	eb1a 0105 	adds.w	r1, sl, r5
 80056f8:	f47f af6d 	bne.w	80055d6 <_scanf_float+0x66>
 80056fc:	6822      	ldr	r2, [r4, #0]
 80056fe:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005702:	6022      	str	r2, [r4, #0]
 8005704:	460d      	mov	r5, r1
 8005706:	468a      	mov	sl, r1
 8005708:	f806 3b01 	strb.w	r3, [r6], #1
 800570c:	e7de      	b.n	80056cc <_scanf_float+0x15c>
 800570e:	6822      	ldr	r2, [r4, #0]
 8005710:	0610      	lsls	r0, r2, #24
 8005712:	f57f af60 	bpl.w	80055d6 <_scanf_float+0x66>
 8005716:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800571a:	6022      	str	r2, [r4, #0]
 800571c:	e7f4      	b.n	8005708 <_scanf_float+0x198>
 800571e:	f1ba 0f00 	cmp.w	sl, #0
 8005722:	d10c      	bne.n	800573e <_scanf_float+0x1ce>
 8005724:	b977      	cbnz	r7, 8005744 <_scanf_float+0x1d4>
 8005726:	6822      	ldr	r2, [r4, #0]
 8005728:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800572c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005730:	d108      	bne.n	8005744 <_scanf_float+0x1d4>
 8005732:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005736:	6022      	str	r2, [r4, #0]
 8005738:	f04f 0a01 	mov.w	sl, #1
 800573c:	e7e4      	b.n	8005708 <_scanf_float+0x198>
 800573e:	f1ba 0f02 	cmp.w	sl, #2
 8005742:	d050      	beq.n	80057e6 <_scanf_float+0x276>
 8005744:	2d01      	cmp	r5, #1
 8005746:	d002      	beq.n	800574e <_scanf_float+0x1de>
 8005748:	2d04      	cmp	r5, #4
 800574a:	f47f af44 	bne.w	80055d6 <_scanf_float+0x66>
 800574e:	3501      	adds	r5, #1
 8005750:	b2ed      	uxtb	r5, r5
 8005752:	e7d9      	b.n	8005708 <_scanf_float+0x198>
 8005754:	f1ba 0f01 	cmp.w	sl, #1
 8005758:	f47f af3d 	bne.w	80055d6 <_scanf_float+0x66>
 800575c:	f04f 0a02 	mov.w	sl, #2
 8005760:	e7d2      	b.n	8005708 <_scanf_float+0x198>
 8005762:	b975      	cbnz	r5, 8005782 <_scanf_float+0x212>
 8005764:	2f00      	cmp	r7, #0
 8005766:	f47f af37 	bne.w	80055d8 <_scanf_float+0x68>
 800576a:	6822      	ldr	r2, [r4, #0]
 800576c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005770:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005774:	f040 8103 	bne.w	800597e <_scanf_float+0x40e>
 8005778:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800577c:	6022      	str	r2, [r4, #0]
 800577e:	2501      	movs	r5, #1
 8005780:	e7c2      	b.n	8005708 <_scanf_float+0x198>
 8005782:	2d03      	cmp	r5, #3
 8005784:	d0e3      	beq.n	800574e <_scanf_float+0x1de>
 8005786:	2d05      	cmp	r5, #5
 8005788:	e7df      	b.n	800574a <_scanf_float+0x1da>
 800578a:	2d02      	cmp	r5, #2
 800578c:	f47f af23 	bne.w	80055d6 <_scanf_float+0x66>
 8005790:	2503      	movs	r5, #3
 8005792:	e7b9      	b.n	8005708 <_scanf_float+0x198>
 8005794:	2d06      	cmp	r5, #6
 8005796:	f47f af1e 	bne.w	80055d6 <_scanf_float+0x66>
 800579a:	2507      	movs	r5, #7
 800579c:	e7b4      	b.n	8005708 <_scanf_float+0x198>
 800579e:	6822      	ldr	r2, [r4, #0]
 80057a0:	0591      	lsls	r1, r2, #22
 80057a2:	f57f af18 	bpl.w	80055d6 <_scanf_float+0x66>
 80057a6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80057aa:	6022      	str	r2, [r4, #0]
 80057ac:	9702      	str	r7, [sp, #8]
 80057ae:	e7ab      	b.n	8005708 <_scanf_float+0x198>
 80057b0:	6822      	ldr	r2, [r4, #0]
 80057b2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80057b6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80057ba:	d005      	beq.n	80057c8 <_scanf_float+0x258>
 80057bc:	0550      	lsls	r0, r2, #21
 80057be:	f57f af0a 	bpl.w	80055d6 <_scanf_float+0x66>
 80057c2:	2f00      	cmp	r7, #0
 80057c4:	f000 80db 	beq.w	800597e <_scanf_float+0x40e>
 80057c8:	0591      	lsls	r1, r2, #22
 80057ca:	bf58      	it	pl
 80057cc:	9902      	ldrpl	r1, [sp, #8]
 80057ce:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80057d2:	bf58      	it	pl
 80057d4:	1a79      	subpl	r1, r7, r1
 80057d6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80057da:	bf58      	it	pl
 80057dc:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80057e0:	6022      	str	r2, [r4, #0]
 80057e2:	2700      	movs	r7, #0
 80057e4:	e790      	b.n	8005708 <_scanf_float+0x198>
 80057e6:	f04f 0a03 	mov.w	sl, #3
 80057ea:	e78d      	b.n	8005708 <_scanf_float+0x198>
 80057ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80057f0:	4649      	mov	r1, r9
 80057f2:	4640      	mov	r0, r8
 80057f4:	4798      	blx	r3
 80057f6:	2800      	cmp	r0, #0
 80057f8:	f43f aedf 	beq.w	80055ba <_scanf_float+0x4a>
 80057fc:	e6eb      	b.n	80055d6 <_scanf_float+0x66>
 80057fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005802:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005806:	464a      	mov	r2, r9
 8005808:	4640      	mov	r0, r8
 800580a:	4798      	blx	r3
 800580c:	6923      	ldr	r3, [r4, #16]
 800580e:	3b01      	subs	r3, #1
 8005810:	6123      	str	r3, [r4, #16]
 8005812:	e6eb      	b.n	80055ec <_scanf_float+0x7c>
 8005814:	1e6b      	subs	r3, r5, #1
 8005816:	2b06      	cmp	r3, #6
 8005818:	d824      	bhi.n	8005864 <_scanf_float+0x2f4>
 800581a:	2d02      	cmp	r5, #2
 800581c:	d836      	bhi.n	800588c <_scanf_float+0x31c>
 800581e:	9b01      	ldr	r3, [sp, #4]
 8005820:	429e      	cmp	r6, r3
 8005822:	f67f aee7 	bls.w	80055f4 <_scanf_float+0x84>
 8005826:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800582a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800582e:	464a      	mov	r2, r9
 8005830:	4640      	mov	r0, r8
 8005832:	4798      	blx	r3
 8005834:	6923      	ldr	r3, [r4, #16]
 8005836:	3b01      	subs	r3, #1
 8005838:	6123      	str	r3, [r4, #16]
 800583a:	e7f0      	b.n	800581e <_scanf_float+0x2ae>
 800583c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005840:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005844:	464a      	mov	r2, r9
 8005846:	4640      	mov	r0, r8
 8005848:	4798      	blx	r3
 800584a:	6923      	ldr	r3, [r4, #16]
 800584c:	3b01      	subs	r3, #1
 800584e:	6123      	str	r3, [r4, #16]
 8005850:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005854:	fa5f fa8a 	uxtb.w	sl, sl
 8005858:	f1ba 0f02 	cmp.w	sl, #2
 800585c:	d1ee      	bne.n	800583c <_scanf_float+0x2cc>
 800585e:	3d03      	subs	r5, #3
 8005860:	b2ed      	uxtb	r5, r5
 8005862:	1b76      	subs	r6, r6, r5
 8005864:	6823      	ldr	r3, [r4, #0]
 8005866:	05da      	lsls	r2, r3, #23
 8005868:	d530      	bpl.n	80058cc <_scanf_float+0x35c>
 800586a:	055b      	lsls	r3, r3, #21
 800586c:	d511      	bpl.n	8005892 <_scanf_float+0x322>
 800586e:	9b01      	ldr	r3, [sp, #4]
 8005870:	429e      	cmp	r6, r3
 8005872:	f67f aebf 	bls.w	80055f4 <_scanf_float+0x84>
 8005876:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800587a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800587e:	464a      	mov	r2, r9
 8005880:	4640      	mov	r0, r8
 8005882:	4798      	blx	r3
 8005884:	6923      	ldr	r3, [r4, #16]
 8005886:	3b01      	subs	r3, #1
 8005888:	6123      	str	r3, [r4, #16]
 800588a:	e7f0      	b.n	800586e <_scanf_float+0x2fe>
 800588c:	46aa      	mov	sl, r5
 800588e:	46b3      	mov	fp, r6
 8005890:	e7de      	b.n	8005850 <_scanf_float+0x2e0>
 8005892:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005896:	6923      	ldr	r3, [r4, #16]
 8005898:	2965      	cmp	r1, #101	@ 0x65
 800589a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800589e:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80058a2:	6123      	str	r3, [r4, #16]
 80058a4:	d00c      	beq.n	80058c0 <_scanf_float+0x350>
 80058a6:	2945      	cmp	r1, #69	@ 0x45
 80058a8:	d00a      	beq.n	80058c0 <_scanf_float+0x350>
 80058aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80058ae:	464a      	mov	r2, r9
 80058b0:	4640      	mov	r0, r8
 80058b2:	4798      	blx	r3
 80058b4:	6923      	ldr	r3, [r4, #16]
 80058b6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80058ba:	3b01      	subs	r3, #1
 80058bc:	1eb5      	subs	r5, r6, #2
 80058be:	6123      	str	r3, [r4, #16]
 80058c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80058c4:	464a      	mov	r2, r9
 80058c6:	4640      	mov	r0, r8
 80058c8:	4798      	blx	r3
 80058ca:	462e      	mov	r6, r5
 80058cc:	6822      	ldr	r2, [r4, #0]
 80058ce:	f012 0210 	ands.w	r2, r2, #16
 80058d2:	d001      	beq.n	80058d8 <_scanf_float+0x368>
 80058d4:	2000      	movs	r0, #0
 80058d6:	e68e      	b.n	80055f6 <_scanf_float+0x86>
 80058d8:	7032      	strb	r2, [r6, #0]
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80058e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058e4:	d125      	bne.n	8005932 <_scanf_float+0x3c2>
 80058e6:	9b02      	ldr	r3, [sp, #8]
 80058e8:	429f      	cmp	r7, r3
 80058ea:	d00a      	beq.n	8005902 <_scanf_float+0x392>
 80058ec:	1bda      	subs	r2, r3, r7
 80058ee:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80058f2:	429e      	cmp	r6, r3
 80058f4:	bf28      	it	cs
 80058f6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80058fa:	4922      	ldr	r1, [pc, #136]	@ (8005984 <_scanf_float+0x414>)
 80058fc:	4630      	mov	r0, r6
 80058fe:	f000 f977 	bl	8005bf0 <siprintf>
 8005902:	9901      	ldr	r1, [sp, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	4640      	mov	r0, r8
 8005908:	f002 fcf6 	bl	80082f8 <_strtod_r>
 800590c:	9b03      	ldr	r3, [sp, #12]
 800590e:	6821      	ldr	r1, [r4, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f011 0f02 	tst.w	r1, #2
 8005916:	ec57 6b10 	vmov	r6, r7, d0
 800591a:	f103 0204 	add.w	r2, r3, #4
 800591e:	d015      	beq.n	800594c <_scanf_float+0x3dc>
 8005920:	9903      	ldr	r1, [sp, #12]
 8005922:	600a      	str	r2, [r1, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	e9c3 6700 	strd	r6, r7, [r3]
 800592a:	68e3      	ldr	r3, [r4, #12]
 800592c:	3301      	adds	r3, #1
 800592e:	60e3      	str	r3, [r4, #12]
 8005930:	e7d0      	b.n	80058d4 <_scanf_float+0x364>
 8005932:	9b04      	ldr	r3, [sp, #16]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d0e4      	beq.n	8005902 <_scanf_float+0x392>
 8005938:	9905      	ldr	r1, [sp, #20]
 800593a:	230a      	movs	r3, #10
 800593c:	3101      	adds	r1, #1
 800593e:	4640      	mov	r0, r8
 8005940:	f002 fd5a 	bl	80083f8 <_strtol_r>
 8005944:	9b04      	ldr	r3, [sp, #16]
 8005946:	9e05      	ldr	r6, [sp, #20]
 8005948:	1ac2      	subs	r2, r0, r3
 800594a:	e7d0      	b.n	80058ee <_scanf_float+0x37e>
 800594c:	f011 0f04 	tst.w	r1, #4
 8005950:	9903      	ldr	r1, [sp, #12]
 8005952:	600a      	str	r2, [r1, #0]
 8005954:	d1e6      	bne.n	8005924 <_scanf_float+0x3b4>
 8005956:	681d      	ldr	r5, [r3, #0]
 8005958:	4632      	mov	r2, r6
 800595a:	463b      	mov	r3, r7
 800595c:	4630      	mov	r0, r6
 800595e:	4639      	mov	r1, r7
 8005960:	f7fb f8ec 	bl	8000b3c <__aeabi_dcmpun>
 8005964:	b128      	cbz	r0, 8005972 <_scanf_float+0x402>
 8005966:	4808      	ldr	r0, [pc, #32]	@ (8005988 <_scanf_float+0x418>)
 8005968:	f000 fabc 	bl	8005ee4 <nanf>
 800596c:	ed85 0a00 	vstr	s0, [r5]
 8005970:	e7db      	b.n	800592a <_scanf_float+0x3ba>
 8005972:	4630      	mov	r0, r6
 8005974:	4639      	mov	r1, r7
 8005976:	f7fb f93f 	bl	8000bf8 <__aeabi_d2f>
 800597a:	6028      	str	r0, [r5, #0]
 800597c:	e7d5      	b.n	800592a <_scanf_float+0x3ba>
 800597e:	2700      	movs	r7, #0
 8005980:	e62e      	b.n	80055e0 <_scanf_float+0x70>
 8005982:	bf00      	nop
 8005984:	0800a2b0 	.word	0x0800a2b0
 8005988:	0800a3f1 	.word	0x0800a3f1

0800598c <std>:
 800598c:	2300      	movs	r3, #0
 800598e:	b510      	push	{r4, lr}
 8005990:	4604      	mov	r4, r0
 8005992:	e9c0 3300 	strd	r3, r3, [r0]
 8005996:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800599a:	6083      	str	r3, [r0, #8]
 800599c:	8181      	strh	r1, [r0, #12]
 800599e:	6643      	str	r3, [r0, #100]	@ 0x64
 80059a0:	81c2      	strh	r2, [r0, #14]
 80059a2:	6183      	str	r3, [r0, #24]
 80059a4:	4619      	mov	r1, r3
 80059a6:	2208      	movs	r2, #8
 80059a8:	305c      	adds	r0, #92	@ 0x5c
 80059aa:	f000 fa1b 	bl	8005de4 <memset>
 80059ae:	4b0d      	ldr	r3, [pc, #52]	@ (80059e4 <std+0x58>)
 80059b0:	6263      	str	r3, [r4, #36]	@ 0x24
 80059b2:	4b0d      	ldr	r3, [pc, #52]	@ (80059e8 <std+0x5c>)
 80059b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80059b6:	4b0d      	ldr	r3, [pc, #52]	@ (80059ec <std+0x60>)
 80059b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80059ba:	4b0d      	ldr	r3, [pc, #52]	@ (80059f0 <std+0x64>)
 80059bc:	6323      	str	r3, [r4, #48]	@ 0x30
 80059be:	4b0d      	ldr	r3, [pc, #52]	@ (80059f4 <std+0x68>)
 80059c0:	6224      	str	r4, [r4, #32]
 80059c2:	429c      	cmp	r4, r3
 80059c4:	d006      	beq.n	80059d4 <std+0x48>
 80059c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80059ca:	4294      	cmp	r4, r2
 80059cc:	d002      	beq.n	80059d4 <std+0x48>
 80059ce:	33d0      	adds	r3, #208	@ 0xd0
 80059d0:	429c      	cmp	r4, r3
 80059d2:	d105      	bne.n	80059e0 <std+0x54>
 80059d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80059d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059dc:	f000 ba7e 	b.w	8005edc <__retarget_lock_init_recursive>
 80059e0:	bd10      	pop	{r4, pc}
 80059e2:	bf00      	nop
 80059e4:	08005c35 	.word	0x08005c35
 80059e8:	08005c57 	.word	0x08005c57
 80059ec:	08005c8f 	.word	0x08005c8f
 80059f0:	08005cb3 	.word	0x08005cb3
 80059f4:	20000540 	.word	0x20000540

080059f8 <stdio_exit_handler>:
 80059f8:	4a02      	ldr	r2, [pc, #8]	@ (8005a04 <stdio_exit_handler+0xc>)
 80059fa:	4903      	ldr	r1, [pc, #12]	@ (8005a08 <stdio_exit_handler+0x10>)
 80059fc:	4803      	ldr	r0, [pc, #12]	@ (8005a0c <stdio_exit_handler+0x14>)
 80059fe:	f000 b869 	b.w	8005ad4 <_fwalk_sglue>
 8005a02:	bf00      	nop
 8005a04:	2000000c 	.word	0x2000000c
 8005a08:	08008a39 	.word	0x08008a39
 8005a0c:	2000001c 	.word	0x2000001c

08005a10 <cleanup_stdio>:
 8005a10:	6841      	ldr	r1, [r0, #4]
 8005a12:	4b0c      	ldr	r3, [pc, #48]	@ (8005a44 <cleanup_stdio+0x34>)
 8005a14:	4299      	cmp	r1, r3
 8005a16:	b510      	push	{r4, lr}
 8005a18:	4604      	mov	r4, r0
 8005a1a:	d001      	beq.n	8005a20 <cleanup_stdio+0x10>
 8005a1c:	f003 f80c 	bl	8008a38 <_fflush_r>
 8005a20:	68a1      	ldr	r1, [r4, #8]
 8005a22:	4b09      	ldr	r3, [pc, #36]	@ (8005a48 <cleanup_stdio+0x38>)
 8005a24:	4299      	cmp	r1, r3
 8005a26:	d002      	beq.n	8005a2e <cleanup_stdio+0x1e>
 8005a28:	4620      	mov	r0, r4
 8005a2a:	f003 f805 	bl	8008a38 <_fflush_r>
 8005a2e:	68e1      	ldr	r1, [r4, #12]
 8005a30:	4b06      	ldr	r3, [pc, #24]	@ (8005a4c <cleanup_stdio+0x3c>)
 8005a32:	4299      	cmp	r1, r3
 8005a34:	d004      	beq.n	8005a40 <cleanup_stdio+0x30>
 8005a36:	4620      	mov	r0, r4
 8005a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a3c:	f002 bffc 	b.w	8008a38 <_fflush_r>
 8005a40:	bd10      	pop	{r4, pc}
 8005a42:	bf00      	nop
 8005a44:	20000540 	.word	0x20000540
 8005a48:	200005a8 	.word	0x200005a8
 8005a4c:	20000610 	.word	0x20000610

08005a50 <global_stdio_init.part.0>:
 8005a50:	b510      	push	{r4, lr}
 8005a52:	4b0b      	ldr	r3, [pc, #44]	@ (8005a80 <global_stdio_init.part.0+0x30>)
 8005a54:	4c0b      	ldr	r4, [pc, #44]	@ (8005a84 <global_stdio_init.part.0+0x34>)
 8005a56:	4a0c      	ldr	r2, [pc, #48]	@ (8005a88 <global_stdio_init.part.0+0x38>)
 8005a58:	601a      	str	r2, [r3, #0]
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	2104      	movs	r1, #4
 8005a60:	f7ff ff94 	bl	800598c <std>
 8005a64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a68:	2201      	movs	r2, #1
 8005a6a:	2109      	movs	r1, #9
 8005a6c:	f7ff ff8e 	bl	800598c <std>
 8005a70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a74:	2202      	movs	r2, #2
 8005a76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a7a:	2112      	movs	r1, #18
 8005a7c:	f7ff bf86 	b.w	800598c <std>
 8005a80:	20000678 	.word	0x20000678
 8005a84:	20000540 	.word	0x20000540
 8005a88:	080059f9 	.word	0x080059f9

08005a8c <__sfp_lock_acquire>:
 8005a8c:	4801      	ldr	r0, [pc, #4]	@ (8005a94 <__sfp_lock_acquire+0x8>)
 8005a8e:	f000 ba26 	b.w	8005ede <__retarget_lock_acquire_recursive>
 8005a92:	bf00      	nop
 8005a94:	20000681 	.word	0x20000681

08005a98 <__sfp_lock_release>:
 8005a98:	4801      	ldr	r0, [pc, #4]	@ (8005aa0 <__sfp_lock_release+0x8>)
 8005a9a:	f000 ba21 	b.w	8005ee0 <__retarget_lock_release_recursive>
 8005a9e:	bf00      	nop
 8005aa0:	20000681 	.word	0x20000681

08005aa4 <__sinit>:
 8005aa4:	b510      	push	{r4, lr}
 8005aa6:	4604      	mov	r4, r0
 8005aa8:	f7ff fff0 	bl	8005a8c <__sfp_lock_acquire>
 8005aac:	6a23      	ldr	r3, [r4, #32]
 8005aae:	b11b      	cbz	r3, 8005ab8 <__sinit+0x14>
 8005ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab4:	f7ff bff0 	b.w	8005a98 <__sfp_lock_release>
 8005ab8:	4b04      	ldr	r3, [pc, #16]	@ (8005acc <__sinit+0x28>)
 8005aba:	6223      	str	r3, [r4, #32]
 8005abc:	4b04      	ldr	r3, [pc, #16]	@ (8005ad0 <__sinit+0x2c>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1f5      	bne.n	8005ab0 <__sinit+0xc>
 8005ac4:	f7ff ffc4 	bl	8005a50 <global_stdio_init.part.0>
 8005ac8:	e7f2      	b.n	8005ab0 <__sinit+0xc>
 8005aca:	bf00      	nop
 8005acc:	08005a11 	.word	0x08005a11
 8005ad0:	20000678 	.word	0x20000678

08005ad4 <_fwalk_sglue>:
 8005ad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ad8:	4607      	mov	r7, r0
 8005ada:	4688      	mov	r8, r1
 8005adc:	4614      	mov	r4, r2
 8005ade:	2600      	movs	r6, #0
 8005ae0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ae4:	f1b9 0901 	subs.w	r9, r9, #1
 8005ae8:	d505      	bpl.n	8005af6 <_fwalk_sglue+0x22>
 8005aea:	6824      	ldr	r4, [r4, #0]
 8005aec:	2c00      	cmp	r4, #0
 8005aee:	d1f7      	bne.n	8005ae0 <_fwalk_sglue+0xc>
 8005af0:	4630      	mov	r0, r6
 8005af2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005af6:	89ab      	ldrh	r3, [r5, #12]
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d907      	bls.n	8005b0c <_fwalk_sglue+0x38>
 8005afc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b00:	3301      	adds	r3, #1
 8005b02:	d003      	beq.n	8005b0c <_fwalk_sglue+0x38>
 8005b04:	4629      	mov	r1, r5
 8005b06:	4638      	mov	r0, r7
 8005b08:	47c0      	blx	r8
 8005b0a:	4306      	orrs	r6, r0
 8005b0c:	3568      	adds	r5, #104	@ 0x68
 8005b0e:	e7e9      	b.n	8005ae4 <_fwalk_sglue+0x10>

08005b10 <iprintf>:
 8005b10:	b40f      	push	{r0, r1, r2, r3}
 8005b12:	b507      	push	{r0, r1, r2, lr}
 8005b14:	4906      	ldr	r1, [pc, #24]	@ (8005b30 <iprintf+0x20>)
 8005b16:	ab04      	add	r3, sp, #16
 8005b18:	6808      	ldr	r0, [r1, #0]
 8005b1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b1e:	6881      	ldr	r1, [r0, #8]
 8005b20:	9301      	str	r3, [sp, #4]
 8005b22:	f002 fded 	bl	8008700 <_vfiprintf_r>
 8005b26:	b003      	add	sp, #12
 8005b28:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b2c:	b004      	add	sp, #16
 8005b2e:	4770      	bx	lr
 8005b30:	20000018 	.word	0x20000018

08005b34 <_puts_r>:
 8005b34:	6a03      	ldr	r3, [r0, #32]
 8005b36:	b570      	push	{r4, r5, r6, lr}
 8005b38:	6884      	ldr	r4, [r0, #8]
 8005b3a:	4605      	mov	r5, r0
 8005b3c:	460e      	mov	r6, r1
 8005b3e:	b90b      	cbnz	r3, 8005b44 <_puts_r+0x10>
 8005b40:	f7ff ffb0 	bl	8005aa4 <__sinit>
 8005b44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b46:	07db      	lsls	r3, r3, #31
 8005b48:	d405      	bmi.n	8005b56 <_puts_r+0x22>
 8005b4a:	89a3      	ldrh	r3, [r4, #12]
 8005b4c:	0598      	lsls	r0, r3, #22
 8005b4e:	d402      	bmi.n	8005b56 <_puts_r+0x22>
 8005b50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b52:	f000 f9c4 	bl	8005ede <__retarget_lock_acquire_recursive>
 8005b56:	89a3      	ldrh	r3, [r4, #12]
 8005b58:	0719      	lsls	r1, r3, #28
 8005b5a:	d502      	bpl.n	8005b62 <_puts_r+0x2e>
 8005b5c:	6923      	ldr	r3, [r4, #16]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d135      	bne.n	8005bce <_puts_r+0x9a>
 8005b62:	4621      	mov	r1, r4
 8005b64:	4628      	mov	r0, r5
 8005b66:	f000 f8e7 	bl	8005d38 <__swsetup_r>
 8005b6a:	b380      	cbz	r0, 8005bce <_puts_r+0x9a>
 8005b6c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005b70:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b72:	07da      	lsls	r2, r3, #31
 8005b74:	d405      	bmi.n	8005b82 <_puts_r+0x4e>
 8005b76:	89a3      	ldrh	r3, [r4, #12]
 8005b78:	059b      	lsls	r3, r3, #22
 8005b7a:	d402      	bmi.n	8005b82 <_puts_r+0x4e>
 8005b7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b7e:	f000 f9af 	bl	8005ee0 <__retarget_lock_release_recursive>
 8005b82:	4628      	mov	r0, r5
 8005b84:	bd70      	pop	{r4, r5, r6, pc}
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	da04      	bge.n	8005b94 <_puts_r+0x60>
 8005b8a:	69a2      	ldr	r2, [r4, #24]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	dc17      	bgt.n	8005bc0 <_puts_r+0x8c>
 8005b90:	290a      	cmp	r1, #10
 8005b92:	d015      	beq.n	8005bc0 <_puts_r+0x8c>
 8005b94:	6823      	ldr	r3, [r4, #0]
 8005b96:	1c5a      	adds	r2, r3, #1
 8005b98:	6022      	str	r2, [r4, #0]
 8005b9a:	7019      	strb	r1, [r3, #0]
 8005b9c:	68a3      	ldr	r3, [r4, #8]
 8005b9e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	60a3      	str	r3, [r4, #8]
 8005ba6:	2900      	cmp	r1, #0
 8005ba8:	d1ed      	bne.n	8005b86 <_puts_r+0x52>
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	da11      	bge.n	8005bd2 <_puts_r+0x9e>
 8005bae:	4622      	mov	r2, r4
 8005bb0:	210a      	movs	r1, #10
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	f000 f881 	bl	8005cba <__swbuf_r>
 8005bb8:	3001      	adds	r0, #1
 8005bba:	d0d7      	beq.n	8005b6c <_puts_r+0x38>
 8005bbc:	250a      	movs	r5, #10
 8005bbe:	e7d7      	b.n	8005b70 <_puts_r+0x3c>
 8005bc0:	4622      	mov	r2, r4
 8005bc2:	4628      	mov	r0, r5
 8005bc4:	f000 f879 	bl	8005cba <__swbuf_r>
 8005bc8:	3001      	adds	r0, #1
 8005bca:	d1e7      	bne.n	8005b9c <_puts_r+0x68>
 8005bcc:	e7ce      	b.n	8005b6c <_puts_r+0x38>
 8005bce:	3e01      	subs	r6, #1
 8005bd0:	e7e4      	b.n	8005b9c <_puts_r+0x68>
 8005bd2:	6823      	ldr	r3, [r4, #0]
 8005bd4:	1c5a      	adds	r2, r3, #1
 8005bd6:	6022      	str	r2, [r4, #0]
 8005bd8:	220a      	movs	r2, #10
 8005bda:	701a      	strb	r2, [r3, #0]
 8005bdc:	e7ee      	b.n	8005bbc <_puts_r+0x88>
	...

08005be0 <puts>:
 8005be0:	4b02      	ldr	r3, [pc, #8]	@ (8005bec <puts+0xc>)
 8005be2:	4601      	mov	r1, r0
 8005be4:	6818      	ldr	r0, [r3, #0]
 8005be6:	f7ff bfa5 	b.w	8005b34 <_puts_r>
 8005bea:	bf00      	nop
 8005bec:	20000018 	.word	0x20000018

08005bf0 <siprintf>:
 8005bf0:	b40e      	push	{r1, r2, r3}
 8005bf2:	b510      	push	{r4, lr}
 8005bf4:	b09d      	sub	sp, #116	@ 0x74
 8005bf6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005bf8:	9002      	str	r0, [sp, #8]
 8005bfa:	9006      	str	r0, [sp, #24]
 8005bfc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005c00:	480a      	ldr	r0, [pc, #40]	@ (8005c2c <siprintf+0x3c>)
 8005c02:	9107      	str	r1, [sp, #28]
 8005c04:	9104      	str	r1, [sp, #16]
 8005c06:	490a      	ldr	r1, [pc, #40]	@ (8005c30 <siprintf+0x40>)
 8005c08:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c0c:	9105      	str	r1, [sp, #20]
 8005c0e:	2400      	movs	r4, #0
 8005c10:	a902      	add	r1, sp, #8
 8005c12:	6800      	ldr	r0, [r0, #0]
 8005c14:	9301      	str	r3, [sp, #4]
 8005c16:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005c18:	f002 fc4c 	bl	80084b4 <_svfiprintf_r>
 8005c1c:	9b02      	ldr	r3, [sp, #8]
 8005c1e:	701c      	strb	r4, [r3, #0]
 8005c20:	b01d      	add	sp, #116	@ 0x74
 8005c22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c26:	b003      	add	sp, #12
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	20000018 	.word	0x20000018
 8005c30:	ffff0208 	.word	0xffff0208

08005c34 <__sread>:
 8005c34:	b510      	push	{r4, lr}
 8005c36:	460c      	mov	r4, r1
 8005c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c3c:	f000 f900 	bl	8005e40 <_read_r>
 8005c40:	2800      	cmp	r0, #0
 8005c42:	bfab      	itete	ge
 8005c44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c46:	89a3      	ldrhlt	r3, [r4, #12]
 8005c48:	181b      	addge	r3, r3, r0
 8005c4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005c4e:	bfac      	ite	ge
 8005c50:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c52:	81a3      	strhlt	r3, [r4, #12]
 8005c54:	bd10      	pop	{r4, pc}

08005c56 <__swrite>:
 8005c56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c5a:	461f      	mov	r7, r3
 8005c5c:	898b      	ldrh	r3, [r1, #12]
 8005c5e:	05db      	lsls	r3, r3, #23
 8005c60:	4605      	mov	r5, r0
 8005c62:	460c      	mov	r4, r1
 8005c64:	4616      	mov	r6, r2
 8005c66:	d505      	bpl.n	8005c74 <__swrite+0x1e>
 8005c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c6c:	2302      	movs	r3, #2
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f000 f8d4 	bl	8005e1c <_lseek_r>
 8005c74:	89a3      	ldrh	r3, [r4, #12]
 8005c76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c7e:	81a3      	strh	r3, [r4, #12]
 8005c80:	4632      	mov	r2, r6
 8005c82:	463b      	mov	r3, r7
 8005c84:	4628      	mov	r0, r5
 8005c86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c8a:	f000 b8eb 	b.w	8005e64 <_write_r>

08005c8e <__sseek>:
 8005c8e:	b510      	push	{r4, lr}
 8005c90:	460c      	mov	r4, r1
 8005c92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c96:	f000 f8c1 	bl	8005e1c <_lseek_r>
 8005c9a:	1c43      	adds	r3, r0, #1
 8005c9c:	89a3      	ldrh	r3, [r4, #12]
 8005c9e:	bf15      	itete	ne
 8005ca0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005ca2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005ca6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005caa:	81a3      	strheq	r3, [r4, #12]
 8005cac:	bf18      	it	ne
 8005cae:	81a3      	strhne	r3, [r4, #12]
 8005cb0:	bd10      	pop	{r4, pc}

08005cb2 <__sclose>:
 8005cb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cb6:	f000 b8a1 	b.w	8005dfc <_close_r>

08005cba <__swbuf_r>:
 8005cba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cbc:	460e      	mov	r6, r1
 8005cbe:	4614      	mov	r4, r2
 8005cc0:	4605      	mov	r5, r0
 8005cc2:	b118      	cbz	r0, 8005ccc <__swbuf_r+0x12>
 8005cc4:	6a03      	ldr	r3, [r0, #32]
 8005cc6:	b90b      	cbnz	r3, 8005ccc <__swbuf_r+0x12>
 8005cc8:	f7ff feec 	bl	8005aa4 <__sinit>
 8005ccc:	69a3      	ldr	r3, [r4, #24]
 8005cce:	60a3      	str	r3, [r4, #8]
 8005cd0:	89a3      	ldrh	r3, [r4, #12]
 8005cd2:	071a      	lsls	r2, r3, #28
 8005cd4:	d501      	bpl.n	8005cda <__swbuf_r+0x20>
 8005cd6:	6923      	ldr	r3, [r4, #16]
 8005cd8:	b943      	cbnz	r3, 8005cec <__swbuf_r+0x32>
 8005cda:	4621      	mov	r1, r4
 8005cdc:	4628      	mov	r0, r5
 8005cde:	f000 f82b 	bl	8005d38 <__swsetup_r>
 8005ce2:	b118      	cbz	r0, 8005cec <__swbuf_r+0x32>
 8005ce4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005ce8:	4638      	mov	r0, r7
 8005cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cec:	6823      	ldr	r3, [r4, #0]
 8005cee:	6922      	ldr	r2, [r4, #16]
 8005cf0:	1a98      	subs	r0, r3, r2
 8005cf2:	6963      	ldr	r3, [r4, #20]
 8005cf4:	b2f6      	uxtb	r6, r6
 8005cf6:	4283      	cmp	r3, r0
 8005cf8:	4637      	mov	r7, r6
 8005cfa:	dc05      	bgt.n	8005d08 <__swbuf_r+0x4e>
 8005cfc:	4621      	mov	r1, r4
 8005cfe:	4628      	mov	r0, r5
 8005d00:	f002 fe9a 	bl	8008a38 <_fflush_r>
 8005d04:	2800      	cmp	r0, #0
 8005d06:	d1ed      	bne.n	8005ce4 <__swbuf_r+0x2a>
 8005d08:	68a3      	ldr	r3, [r4, #8]
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	60a3      	str	r3, [r4, #8]
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	1c5a      	adds	r2, r3, #1
 8005d12:	6022      	str	r2, [r4, #0]
 8005d14:	701e      	strb	r6, [r3, #0]
 8005d16:	6962      	ldr	r2, [r4, #20]
 8005d18:	1c43      	adds	r3, r0, #1
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d004      	beq.n	8005d28 <__swbuf_r+0x6e>
 8005d1e:	89a3      	ldrh	r3, [r4, #12]
 8005d20:	07db      	lsls	r3, r3, #31
 8005d22:	d5e1      	bpl.n	8005ce8 <__swbuf_r+0x2e>
 8005d24:	2e0a      	cmp	r6, #10
 8005d26:	d1df      	bne.n	8005ce8 <__swbuf_r+0x2e>
 8005d28:	4621      	mov	r1, r4
 8005d2a:	4628      	mov	r0, r5
 8005d2c:	f002 fe84 	bl	8008a38 <_fflush_r>
 8005d30:	2800      	cmp	r0, #0
 8005d32:	d0d9      	beq.n	8005ce8 <__swbuf_r+0x2e>
 8005d34:	e7d6      	b.n	8005ce4 <__swbuf_r+0x2a>
	...

08005d38 <__swsetup_r>:
 8005d38:	b538      	push	{r3, r4, r5, lr}
 8005d3a:	4b29      	ldr	r3, [pc, #164]	@ (8005de0 <__swsetup_r+0xa8>)
 8005d3c:	4605      	mov	r5, r0
 8005d3e:	6818      	ldr	r0, [r3, #0]
 8005d40:	460c      	mov	r4, r1
 8005d42:	b118      	cbz	r0, 8005d4c <__swsetup_r+0x14>
 8005d44:	6a03      	ldr	r3, [r0, #32]
 8005d46:	b90b      	cbnz	r3, 8005d4c <__swsetup_r+0x14>
 8005d48:	f7ff feac 	bl	8005aa4 <__sinit>
 8005d4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d50:	0719      	lsls	r1, r3, #28
 8005d52:	d422      	bmi.n	8005d9a <__swsetup_r+0x62>
 8005d54:	06da      	lsls	r2, r3, #27
 8005d56:	d407      	bmi.n	8005d68 <__swsetup_r+0x30>
 8005d58:	2209      	movs	r2, #9
 8005d5a:	602a      	str	r2, [r5, #0]
 8005d5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d60:	81a3      	strh	r3, [r4, #12]
 8005d62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d66:	e033      	b.n	8005dd0 <__swsetup_r+0x98>
 8005d68:	0758      	lsls	r0, r3, #29
 8005d6a:	d512      	bpl.n	8005d92 <__swsetup_r+0x5a>
 8005d6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d6e:	b141      	cbz	r1, 8005d82 <__swsetup_r+0x4a>
 8005d70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d74:	4299      	cmp	r1, r3
 8005d76:	d002      	beq.n	8005d7e <__swsetup_r+0x46>
 8005d78:	4628      	mov	r0, r5
 8005d7a:	f000 ff11 	bl	8006ba0 <_free_r>
 8005d7e:	2300      	movs	r3, #0
 8005d80:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d82:	89a3      	ldrh	r3, [r4, #12]
 8005d84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005d88:	81a3      	strh	r3, [r4, #12]
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	6063      	str	r3, [r4, #4]
 8005d8e:	6923      	ldr	r3, [r4, #16]
 8005d90:	6023      	str	r3, [r4, #0]
 8005d92:	89a3      	ldrh	r3, [r4, #12]
 8005d94:	f043 0308 	orr.w	r3, r3, #8
 8005d98:	81a3      	strh	r3, [r4, #12]
 8005d9a:	6923      	ldr	r3, [r4, #16]
 8005d9c:	b94b      	cbnz	r3, 8005db2 <__swsetup_r+0x7a>
 8005d9e:	89a3      	ldrh	r3, [r4, #12]
 8005da0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005da4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005da8:	d003      	beq.n	8005db2 <__swsetup_r+0x7a>
 8005daa:	4621      	mov	r1, r4
 8005dac:	4628      	mov	r0, r5
 8005dae:	f002 fe91 	bl	8008ad4 <__smakebuf_r>
 8005db2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005db6:	f013 0201 	ands.w	r2, r3, #1
 8005dba:	d00a      	beq.n	8005dd2 <__swsetup_r+0x9a>
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	60a2      	str	r2, [r4, #8]
 8005dc0:	6962      	ldr	r2, [r4, #20]
 8005dc2:	4252      	negs	r2, r2
 8005dc4:	61a2      	str	r2, [r4, #24]
 8005dc6:	6922      	ldr	r2, [r4, #16]
 8005dc8:	b942      	cbnz	r2, 8005ddc <__swsetup_r+0xa4>
 8005dca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005dce:	d1c5      	bne.n	8005d5c <__swsetup_r+0x24>
 8005dd0:	bd38      	pop	{r3, r4, r5, pc}
 8005dd2:	0799      	lsls	r1, r3, #30
 8005dd4:	bf58      	it	pl
 8005dd6:	6962      	ldrpl	r2, [r4, #20]
 8005dd8:	60a2      	str	r2, [r4, #8]
 8005dda:	e7f4      	b.n	8005dc6 <__swsetup_r+0x8e>
 8005ddc:	2000      	movs	r0, #0
 8005dde:	e7f7      	b.n	8005dd0 <__swsetup_r+0x98>
 8005de0:	20000018 	.word	0x20000018

08005de4 <memset>:
 8005de4:	4402      	add	r2, r0
 8005de6:	4603      	mov	r3, r0
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d100      	bne.n	8005dee <memset+0xa>
 8005dec:	4770      	bx	lr
 8005dee:	f803 1b01 	strb.w	r1, [r3], #1
 8005df2:	e7f9      	b.n	8005de8 <memset+0x4>

08005df4 <_localeconv_r>:
 8005df4:	4800      	ldr	r0, [pc, #0]	@ (8005df8 <_localeconv_r+0x4>)
 8005df6:	4770      	bx	lr
 8005df8:	20000158 	.word	0x20000158

08005dfc <_close_r>:
 8005dfc:	b538      	push	{r3, r4, r5, lr}
 8005dfe:	4d06      	ldr	r5, [pc, #24]	@ (8005e18 <_close_r+0x1c>)
 8005e00:	2300      	movs	r3, #0
 8005e02:	4604      	mov	r4, r0
 8005e04:	4608      	mov	r0, r1
 8005e06:	602b      	str	r3, [r5, #0]
 8005e08:	f7fb fd54 	bl	80018b4 <_close>
 8005e0c:	1c43      	adds	r3, r0, #1
 8005e0e:	d102      	bne.n	8005e16 <_close_r+0x1a>
 8005e10:	682b      	ldr	r3, [r5, #0]
 8005e12:	b103      	cbz	r3, 8005e16 <_close_r+0x1a>
 8005e14:	6023      	str	r3, [r4, #0]
 8005e16:	bd38      	pop	{r3, r4, r5, pc}
 8005e18:	2000067c 	.word	0x2000067c

08005e1c <_lseek_r>:
 8005e1c:	b538      	push	{r3, r4, r5, lr}
 8005e1e:	4d07      	ldr	r5, [pc, #28]	@ (8005e3c <_lseek_r+0x20>)
 8005e20:	4604      	mov	r4, r0
 8005e22:	4608      	mov	r0, r1
 8005e24:	4611      	mov	r1, r2
 8005e26:	2200      	movs	r2, #0
 8005e28:	602a      	str	r2, [r5, #0]
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	f7fb fd69 	bl	8001902 <_lseek>
 8005e30:	1c43      	adds	r3, r0, #1
 8005e32:	d102      	bne.n	8005e3a <_lseek_r+0x1e>
 8005e34:	682b      	ldr	r3, [r5, #0]
 8005e36:	b103      	cbz	r3, 8005e3a <_lseek_r+0x1e>
 8005e38:	6023      	str	r3, [r4, #0]
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}
 8005e3c:	2000067c 	.word	0x2000067c

08005e40 <_read_r>:
 8005e40:	b538      	push	{r3, r4, r5, lr}
 8005e42:	4d07      	ldr	r5, [pc, #28]	@ (8005e60 <_read_r+0x20>)
 8005e44:	4604      	mov	r4, r0
 8005e46:	4608      	mov	r0, r1
 8005e48:	4611      	mov	r1, r2
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	602a      	str	r2, [r5, #0]
 8005e4e:	461a      	mov	r2, r3
 8005e50:	f7fb fcf7 	bl	8001842 <_read>
 8005e54:	1c43      	adds	r3, r0, #1
 8005e56:	d102      	bne.n	8005e5e <_read_r+0x1e>
 8005e58:	682b      	ldr	r3, [r5, #0]
 8005e5a:	b103      	cbz	r3, 8005e5e <_read_r+0x1e>
 8005e5c:	6023      	str	r3, [r4, #0]
 8005e5e:	bd38      	pop	{r3, r4, r5, pc}
 8005e60:	2000067c 	.word	0x2000067c

08005e64 <_write_r>:
 8005e64:	b538      	push	{r3, r4, r5, lr}
 8005e66:	4d07      	ldr	r5, [pc, #28]	@ (8005e84 <_write_r+0x20>)
 8005e68:	4604      	mov	r4, r0
 8005e6a:	4608      	mov	r0, r1
 8005e6c:	4611      	mov	r1, r2
 8005e6e:	2200      	movs	r2, #0
 8005e70:	602a      	str	r2, [r5, #0]
 8005e72:	461a      	mov	r2, r3
 8005e74:	f7fb fd02 	bl	800187c <_write>
 8005e78:	1c43      	adds	r3, r0, #1
 8005e7a:	d102      	bne.n	8005e82 <_write_r+0x1e>
 8005e7c:	682b      	ldr	r3, [r5, #0]
 8005e7e:	b103      	cbz	r3, 8005e82 <_write_r+0x1e>
 8005e80:	6023      	str	r3, [r4, #0]
 8005e82:	bd38      	pop	{r3, r4, r5, pc}
 8005e84:	2000067c 	.word	0x2000067c

08005e88 <__errno>:
 8005e88:	4b01      	ldr	r3, [pc, #4]	@ (8005e90 <__errno+0x8>)
 8005e8a:	6818      	ldr	r0, [r3, #0]
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	20000018 	.word	0x20000018

08005e94 <__libc_init_array>:
 8005e94:	b570      	push	{r4, r5, r6, lr}
 8005e96:	4d0d      	ldr	r5, [pc, #52]	@ (8005ecc <__libc_init_array+0x38>)
 8005e98:	4c0d      	ldr	r4, [pc, #52]	@ (8005ed0 <__libc_init_array+0x3c>)
 8005e9a:	1b64      	subs	r4, r4, r5
 8005e9c:	10a4      	asrs	r4, r4, #2
 8005e9e:	2600      	movs	r6, #0
 8005ea0:	42a6      	cmp	r6, r4
 8005ea2:	d109      	bne.n	8005eb8 <__libc_init_array+0x24>
 8005ea4:	4d0b      	ldr	r5, [pc, #44]	@ (8005ed4 <__libc_init_array+0x40>)
 8005ea6:	4c0c      	ldr	r4, [pc, #48]	@ (8005ed8 <__libc_init_array+0x44>)
 8005ea8:	f004 f930 	bl	800a10c <_init>
 8005eac:	1b64      	subs	r4, r4, r5
 8005eae:	10a4      	asrs	r4, r4, #2
 8005eb0:	2600      	movs	r6, #0
 8005eb2:	42a6      	cmp	r6, r4
 8005eb4:	d105      	bne.n	8005ec2 <__libc_init_array+0x2e>
 8005eb6:	bd70      	pop	{r4, r5, r6, pc}
 8005eb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ebc:	4798      	blx	r3
 8005ebe:	3601      	adds	r6, #1
 8005ec0:	e7ee      	b.n	8005ea0 <__libc_init_array+0xc>
 8005ec2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ec6:	4798      	blx	r3
 8005ec8:	3601      	adds	r6, #1
 8005eca:	e7f2      	b.n	8005eb2 <__libc_init_array+0x1e>
 8005ecc:	0800a6fc 	.word	0x0800a6fc
 8005ed0:	0800a6fc 	.word	0x0800a6fc
 8005ed4:	0800a6fc 	.word	0x0800a6fc
 8005ed8:	0800a700 	.word	0x0800a700

08005edc <__retarget_lock_init_recursive>:
 8005edc:	4770      	bx	lr

08005ede <__retarget_lock_acquire_recursive>:
 8005ede:	4770      	bx	lr

08005ee0 <__retarget_lock_release_recursive>:
 8005ee0:	4770      	bx	lr
	...

08005ee4 <nanf>:
 8005ee4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005eec <nanf+0x8>
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	7fc00000 	.word	0x7fc00000

08005ef0 <quorem>:
 8005ef0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef4:	6903      	ldr	r3, [r0, #16]
 8005ef6:	690c      	ldr	r4, [r1, #16]
 8005ef8:	42a3      	cmp	r3, r4
 8005efa:	4607      	mov	r7, r0
 8005efc:	db7e      	blt.n	8005ffc <quorem+0x10c>
 8005efe:	3c01      	subs	r4, #1
 8005f00:	f101 0814 	add.w	r8, r1, #20
 8005f04:	00a3      	lsls	r3, r4, #2
 8005f06:	f100 0514 	add.w	r5, r0, #20
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f10:	9301      	str	r3, [sp, #4]
 8005f12:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f22:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f26:	d32e      	bcc.n	8005f86 <quorem+0x96>
 8005f28:	f04f 0a00 	mov.w	sl, #0
 8005f2c:	46c4      	mov	ip, r8
 8005f2e:	46ae      	mov	lr, r5
 8005f30:	46d3      	mov	fp, sl
 8005f32:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f36:	b298      	uxth	r0, r3
 8005f38:	fb06 a000 	mla	r0, r6, r0, sl
 8005f3c:	0c02      	lsrs	r2, r0, #16
 8005f3e:	0c1b      	lsrs	r3, r3, #16
 8005f40:	fb06 2303 	mla	r3, r6, r3, r2
 8005f44:	f8de 2000 	ldr.w	r2, [lr]
 8005f48:	b280      	uxth	r0, r0
 8005f4a:	b292      	uxth	r2, r2
 8005f4c:	1a12      	subs	r2, r2, r0
 8005f4e:	445a      	add	r2, fp
 8005f50:	f8de 0000 	ldr.w	r0, [lr]
 8005f54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005f5e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005f62:	b292      	uxth	r2, r2
 8005f64:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005f68:	45e1      	cmp	r9, ip
 8005f6a:	f84e 2b04 	str.w	r2, [lr], #4
 8005f6e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005f72:	d2de      	bcs.n	8005f32 <quorem+0x42>
 8005f74:	9b00      	ldr	r3, [sp, #0]
 8005f76:	58eb      	ldr	r3, [r5, r3]
 8005f78:	b92b      	cbnz	r3, 8005f86 <quorem+0x96>
 8005f7a:	9b01      	ldr	r3, [sp, #4]
 8005f7c:	3b04      	subs	r3, #4
 8005f7e:	429d      	cmp	r5, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	d32f      	bcc.n	8005fe4 <quorem+0xf4>
 8005f84:	613c      	str	r4, [r7, #16]
 8005f86:	4638      	mov	r0, r7
 8005f88:	f001 f9c6 	bl	8007318 <__mcmp>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	db25      	blt.n	8005fdc <quorem+0xec>
 8005f90:	4629      	mov	r1, r5
 8005f92:	2000      	movs	r0, #0
 8005f94:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f98:	f8d1 c000 	ldr.w	ip, [r1]
 8005f9c:	fa1f fe82 	uxth.w	lr, r2
 8005fa0:	fa1f f38c 	uxth.w	r3, ip
 8005fa4:	eba3 030e 	sub.w	r3, r3, lr
 8005fa8:	4403      	add	r3, r0
 8005faa:	0c12      	lsrs	r2, r2, #16
 8005fac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005fb0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fba:	45c1      	cmp	r9, r8
 8005fbc:	f841 3b04 	str.w	r3, [r1], #4
 8005fc0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005fc4:	d2e6      	bcs.n	8005f94 <quorem+0xa4>
 8005fc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fce:	b922      	cbnz	r2, 8005fda <quorem+0xea>
 8005fd0:	3b04      	subs	r3, #4
 8005fd2:	429d      	cmp	r5, r3
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	d30b      	bcc.n	8005ff0 <quorem+0x100>
 8005fd8:	613c      	str	r4, [r7, #16]
 8005fda:	3601      	adds	r6, #1
 8005fdc:	4630      	mov	r0, r6
 8005fde:	b003      	add	sp, #12
 8005fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe4:	6812      	ldr	r2, [r2, #0]
 8005fe6:	3b04      	subs	r3, #4
 8005fe8:	2a00      	cmp	r2, #0
 8005fea:	d1cb      	bne.n	8005f84 <quorem+0x94>
 8005fec:	3c01      	subs	r4, #1
 8005fee:	e7c6      	b.n	8005f7e <quorem+0x8e>
 8005ff0:	6812      	ldr	r2, [r2, #0]
 8005ff2:	3b04      	subs	r3, #4
 8005ff4:	2a00      	cmp	r2, #0
 8005ff6:	d1ef      	bne.n	8005fd8 <quorem+0xe8>
 8005ff8:	3c01      	subs	r4, #1
 8005ffa:	e7ea      	b.n	8005fd2 <quorem+0xe2>
 8005ffc:	2000      	movs	r0, #0
 8005ffe:	e7ee      	b.n	8005fde <quorem+0xee>

08006000 <_dtoa_r>:
 8006000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006004:	69c7      	ldr	r7, [r0, #28]
 8006006:	b097      	sub	sp, #92	@ 0x5c
 8006008:	ed8d 0b04 	vstr	d0, [sp, #16]
 800600c:	ec55 4b10 	vmov	r4, r5, d0
 8006010:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006012:	9107      	str	r1, [sp, #28]
 8006014:	4681      	mov	r9, r0
 8006016:	920c      	str	r2, [sp, #48]	@ 0x30
 8006018:	9311      	str	r3, [sp, #68]	@ 0x44
 800601a:	b97f      	cbnz	r7, 800603c <_dtoa_r+0x3c>
 800601c:	2010      	movs	r0, #16
 800601e:	f000 fe09 	bl	8006c34 <malloc>
 8006022:	4602      	mov	r2, r0
 8006024:	f8c9 001c 	str.w	r0, [r9, #28]
 8006028:	b920      	cbnz	r0, 8006034 <_dtoa_r+0x34>
 800602a:	4ba9      	ldr	r3, [pc, #676]	@ (80062d0 <_dtoa_r+0x2d0>)
 800602c:	21ef      	movs	r1, #239	@ 0xef
 800602e:	48a9      	ldr	r0, [pc, #676]	@ (80062d4 <_dtoa_r+0x2d4>)
 8006030:	f002 fe02 	bl	8008c38 <__assert_func>
 8006034:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006038:	6007      	str	r7, [r0, #0]
 800603a:	60c7      	str	r7, [r0, #12]
 800603c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006040:	6819      	ldr	r1, [r3, #0]
 8006042:	b159      	cbz	r1, 800605c <_dtoa_r+0x5c>
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	604a      	str	r2, [r1, #4]
 8006048:	2301      	movs	r3, #1
 800604a:	4093      	lsls	r3, r2
 800604c:	608b      	str	r3, [r1, #8]
 800604e:	4648      	mov	r0, r9
 8006050:	f000 fee6 	bl	8006e20 <_Bfree>
 8006054:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	1e2b      	subs	r3, r5, #0
 800605e:	bfb9      	ittee	lt
 8006060:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006064:	9305      	strlt	r3, [sp, #20]
 8006066:	2300      	movge	r3, #0
 8006068:	6033      	strge	r3, [r6, #0]
 800606a:	9f05      	ldr	r7, [sp, #20]
 800606c:	4b9a      	ldr	r3, [pc, #616]	@ (80062d8 <_dtoa_r+0x2d8>)
 800606e:	bfbc      	itt	lt
 8006070:	2201      	movlt	r2, #1
 8006072:	6032      	strlt	r2, [r6, #0]
 8006074:	43bb      	bics	r3, r7
 8006076:	d112      	bne.n	800609e <_dtoa_r+0x9e>
 8006078:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800607a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800607e:	6013      	str	r3, [r2, #0]
 8006080:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006084:	4323      	orrs	r3, r4
 8006086:	f000 855a 	beq.w	8006b3e <_dtoa_r+0xb3e>
 800608a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800608c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80062ec <_dtoa_r+0x2ec>
 8006090:	2b00      	cmp	r3, #0
 8006092:	f000 855c 	beq.w	8006b4e <_dtoa_r+0xb4e>
 8006096:	f10a 0303 	add.w	r3, sl, #3
 800609a:	f000 bd56 	b.w	8006b4a <_dtoa_r+0xb4a>
 800609e:	ed9d 7b04 	vldr	d7, [sp, #16]
 80060a2:	2200      	movs	r2, #0
 80060a4:	ec51 0b17 	vmov	r0, r1, d7
 80060a8:	2300      	movs	r3, #0
 80060aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80060ae:	f7fa fd13 	bl	8000ad8 <__aeabi_dcmpeq>
 80060b2:	4680      	mov	r8, r0
 80060b4:	b158      	cbz	r0, 80060ce <_dtoa_r+0xce>
 80060b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80060b8:	2301      	movs	r3, #1
 80060ba:	6013      	str	r3, [r2, #0]
 80060bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060be:	b113      	cbz	r3, 80060c6 <_dtoa_r+0xc6>
 80060c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80060c2:	4b86      	ldr	r3, [pc, #536]	@ (80062dc <_dtoa_r+0x2dc>)
 80060c4:	6013      	str	r3, [r2, #0]
 80060c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80062f0 <_dtoa_r+0x2f0>
 80060ca:	f000 bd40 	b.w	8006b4e <_dtoa_r+0xb4e>
 80060ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80060d2:	aa14      	add	r2, sp, #80	@ 0x50
 80060d4:	a915      	add	r1, sp, #84	@ 0x54
 80060d6:	4648      	mov	r0, r9
 80060d8:	f001 fa3e 	bl	8007558 <__d2b>
 80060dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80060e0:	9002      	str	r0, [sp, #8]
 80060e2:	2e00      	cmp	r6, #0
 80060e4:	d078      	beq.n	80061d8 <_dtoa_r+0x1d8>
 80060e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80060ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80060f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80060f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80060fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006100:	4619      	mov	r1, r3
 8006102:	2200      	movs	r2, #0
 8006104:	4b76      	ldr	r3, [pc, #472]	@ (80062e0 <_dtoa_r+0x2e0>)
 8006106:	f7fa f8c7 	bl	8000298 <__aeabi_dsub>
 800610a:	a36b      	add	r3, pc, #428	@ (adr r3, 80062b8 <_dtoa_r+0x2b8>)
 800610c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006110:	f7fa fa7a 	bl	8000608 <__aeabi_dmul>
 8006114:	a36a      	add	r3, pc, #424	@ (adr r3, 80062c0 <_dtoa_r+0x2c0>)
 8006116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611a:	f7fa f8bf 	bl	800029c <__adddf3>
 800611e:	4604      	mov	r4, r0
 8006120:	4630      	mov	r0, r6
 8006122:	460d      	mov	r5, r1
 8006124:	f7fa fa06 	bl	8000534 <__aeabi_i2d>
 8006128:	a367      	add	r3, pc, #412	@ (adr r3, 80062c8 <_dtoa_r+0x2c8>)
 800612a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612e:	f7fa fa6b 	bl	8000608 <__aeabi_dmul>
 8006132:	4602      	mov	r2, r0
 8006134:	460b      	mov	r3, r1
 8006136:	4620      	mov	r0, r4
 8006138:	4629      	mov	r1, r5
 800613a:	f7fa f8af 	bl	800029c <__adddf3>
 800613e:	4604      	mov	r4, r0
 8006140:	460d      	mov	r5, r1
 8006142:	f7fa fd11 	bl	8000b68 <__aeabi_d2iz>
 8006146:	2200      	movs	r2, #0
 8006148:	4607      	mov	r7, r0
 800614a:	2300      	movs	r3, #0
 800614c:	4620      	mov	r0, r4
 800614e:	4629      	mov	r1, r5
 8006150:	f7fa fccc 	bl	8000aec <__aeabi_dcmplt>
 8006154:	b140      	cbz	r0, 8006168 <_dtoa_r+0x168>
 8006156:	4638      	mov	r0, r7
 8006158:	f7fa f9ec 	bl	8000534 <__aeabi_i2d>
 800615c:	4622      	mov	r2, r4
 800615e:	462b      	mov	r3, r5
 8006160:	f7fa fcba 	bl	8000ad8 <__aeabi_dcmpeq>
 8006164:	b900      	cbnz	r0, 8006168 <_dtoa_r+0x168>
 8006166:	3f01      	subs	r7, #1
 8006168:	2f16      	cmp	r7, #22
 800616a:	d852      	bhi.n	8006212 <_dtoa_r+0x212>
 800616c:	4b5d      	ldr	r3, [pc, #372]	@ (80062e4 <_dtoa_r+0x2e4>)
 800616e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006176:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800617a:	f7fa fcb7 	bl	8000aec <__aeabi_dcmplt>
 800617e:	2800      	cmp	r0, #0
 8006180:	d049      	beq.n	8006216 <_dtoa_r+0x216>
 8006182:	3f01      	subs	r7, #1
 8006184:	2300      	movs	r3, #0
 8006186:	9310      	str	r3, [sp, #64]	@ 0x40
 8006188:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800618a:	1b9b      	subs	r3, r3, r6
 800618c:	1e5a      	subs	r2, r3, #1
 800618e:	bf45      	ittet	mi
 8006190:	f1c3 0301 	rsbmi	r3, r3, #1
 8006194:	9300      	strmi	r3, [sp, #0]
 8006196:	2300      	movpl	r3, #0
 8006198:	2300      	movmi	r3, #0
 800619a:	9206      	str	r2, [sp, #24]
 800619c:	bf54      	ite	pl
 800619e:	9300      	strpl	r3, [sp, #0]
 80061a0:	9306      	strmi	r3, [sp, #24]
 80061a2:	2f00      	cmp	r7, #0
 80061a4:	db39      	blt.n	800621a <_dtoa_r+0x21a>
 80061a6:	9b06      	ldr	r3, [sp, #24]
 80061a8:	970d      	str	r7, [sp, #52]	@ 0x34
 80061aa:	443b      	add	r3, r7
 80061ac:	9306      	str	r3, [sp, #24]
 80061ae:	2300      	movs	r3, #0
 80061b0:	9308      	str	r3, [sp, #32]
 80061b2:	9b07      	ldr	r3, [sp, #28]
 80061b4:	2b09      	cmp	r3, #9
 80061b6:	d863      	bhi.n	8006280 <_dtoa_r+0x280>
 80061b8:	2b05      	cmp	r3, #5
 80061ba:	bfc4      	itt	gt
 80061bc:	3b04      	subgt	r3, #4
 80061be:	9307      	strgt	r3, [sp, #28]
 80061c0:	9b07      	ldr	r3, [sp, #28]
 80061c2:	f1a3 0302 	sub.w	r3, r3, #2
 80061c6:	bfcc      	ite	gt
 80061c8:	2400      	movgt	r4, #0
 80061ca:	2401      	movle	r4, #1
 80061cc:	2b03      	cmp	r3, #3
 80061ce:	d863      	bhi.n	8006298 <_dtoa_r+0x298>
 80061d0:	e8df f003 	tbb	[pc, r3]
 80061d4:	2b375452 	.word	0x2b375452
 80061d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80061dc:	441e      	add	r6, r3
 80061de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80061e2:	2b20      	cmp	r3, #32
 80061e4:	bfc1      	itttt	gt
 80061e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80061ea:	409f      	lslgt	r7, r3
 80061ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80061f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80061f4:	bfd6      	itet	le
 80061f6:	f1c3 0320 	rsble	r3, r3, #32
 80061fa:	ea47 0003 	orrgt.w	r0, r7, r3
 80061fe:	fa04 f003 	lslle.w	r0, r4, r3
 8006202:	f7fa f987 	bl	8000514 <__aeabi_ui2d>
 8006206:	2201      	movs	r2, #1
 8006208:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800620c:	3e01      	subs	r6, #1
 800620e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006210:	e776      	b.n	8006100 <_dtoa_r+0x100>
 8006212:	2301      	movs	r3, #1
 8006214:	e7b7      	b.n	8006186 <_dtoa_r+0x186>
 8006216:	9010      	str	r0, [sp, #64]	@ 0x40
 8006218:	e7b6      	b.n	8006188 <_dtoa_r+0x188>
 800621a:	9b00      	ldr	r3, [sp, #0]
 800621c:	1bdb      	subs	r3, r3, r7
 800621e:	9300      	str	r3, [sp, #0]
 8006220:	427b      	negs	r3, r7
 8006222:	9308      	str	r3, [sp, #32]
 8006224:	2300      	movs	r3, #0
 8006226:	930d      	str	r3, [sp, #52]	@ 0x34
 8006228:	e7c3      	b.n	80061b2 <_dtoa_r+0x1b2>
 800622a:	2301      	movs	r3, #1
 800622c:	9309      	str	r3, [sp, #36]	@ 0x24
 800622e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006230:	eb07 0b03 	add.w	fp, r7, r3
 8006234:	f10b 0301 	add.w	r3, fp, #1
 8006238:	2b01      	cmp	r3, #1
 800623a:	9303      	str	r3, [sp, #12]
 800623c:	bfb8      	it	lt
 800623e:	2301      	movlt	r3, #1
 8006240:	e006      	b.n	8006250 <_dtoa_r+0x250>
 8006242:	2301      	movs	r3, #1
 8006244:	9309      	str	r3, [sp, #36]	@ 0x24
 8006246:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006248:	2b00      	cmp	r3, #0
 800624a:	dd28      	ble.n	800629e <_dtoa_r+0x29e>
 800624c:	469b      	mov	fp, r3
 800624e:	9303      	str	r3, [sp, #12]
 8006250:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006254:	2100      	movs	r1, #0
 8006256:	2204      	movs	r2, #4
 8006258:	f102 0514 	add.w	r5, r2, #20
 800625c:	429d      	cmp	r5, r3
 800625e:	d926      	bls.n	80062ae <_dtoa_r+0x2ae>
 8006260:	6041      	str	r1, [r0, #4]
 8006262:	4648      	mov	r0, r9
 8006264:	f000 fd9c 	bl	8006da0 <_Balloc>
 8006268:	4682      	mov	sl, r0
 800626a:	2800      	cmp	r0, #0
 800626c:	d142      	bne.n	80062f4 <_dtoa_r+0x2f4>
 800626e:	4b1e      	ldr	r3, [pc, #120]	@ (80062e8 <_dtoa_r+0x2e8>)
 8006270:	4602      	mov	r2, r0
 8006272:	f240 11af 	movw	r1, #431	@ 0x1af
 8006276:	e6da      	b.n	800602e <_dtoa_r+0x2e>
 8006278:	2300      	movs	r3, #0
 800627a:	e7e3      	b.n	8006244 <_dtoa_r+0x244>
 800627c:	2300      	movs	r3, #0
 800627e:	e7d5      	b.n	800622c <_dtoa_r+0x22c>
 8006280:	2401      	movs	r4, #1
 8006282:	2300      	movs	r3, #0
 8006284:	9307      	str	r3, [sp, #28]
 8006286:	9409      	str	r4, [sp, #36]	@ 0x24
 8006288:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800628c:	2200      	movs	r2, #0
 800628e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006292:	2312      	movs	r3, #18
 8006294:	920c      	str	r2, [sp, #48]	@ 0x30
 8006296:	e7db      	b.n	8006250 <_dtoa_r+0x250>
 8006298:	2301      	movs	r3, #1
 800629a:	9309      	str	r3, [sp, #36]	@ 0x24
 800629c:	e7f4      	b.n	8006288 <_dtoa_r+0x288>
 800629e:	f04f 0b01 	mov.w	fp, #1
 80062a2:	f8cd b00c 	str.w	fp, [sp, #12]
 80062a6:	465b      	mov	r3, fp
 80062a8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80062ac:	e7d0      	b.n	8006250 <_dtoa_r+0x250>
 80062ae:	3101      	adds	r1, #1
 80062b0:	0052      	lsls	r2, r2, #1
 80062b2:	e7d1      	b.n	8006258 <_dtoa_r+0x258>
 80062b4:	f3af 8000 	nop.w
 80062b8:	636f4361 	.word	0x636f4361
 80062bc:	3fd287a7 	.word	0x3fd287a7
 80062c0:	8b60c8b3 	.word	0x8b60c8b3
 80062c4:	3fc68a28 	.word	0x3fc68a28
 80062c8:	509f79fb 	.word	0x509f79fb
 80062cc:	3fd34413 	.word	0x3fd34413
 80062d0:	0800a2c2 	.word	0x0800a2c2
 80062d4:	0800a2d9 	.word	0x0800a2d9
 80062d8:	7ff00000 	.word	0x7ff00000
 80062dc:	0800a28d 	.word	0x0800a28d
 80062e0:	3ff80000 	.word	0x3ff80000
 80062e4:	0800a488 	.word	0x0800a488
 80062e8:	0800a331 	.word	0x0800a331
 80062ec:	0800a2be 	.word	0x0800a2be
 80062f0:	0800a28c 	.word	0x0800a28c
 80062f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80062f8:	6018      	str	r0, [r3, #0]
 80062fa:	9b03      	ldr	r3, [sp, #12]
 80062fc:	2b0e      	cmp	r3, #14
 80062fe:	f200 80a1 	bhi.w	8006444 <_dtoa_r+0x444>
 8006302:	2c00      	cmp	r4, #0
 8006304:	f000 809e 	beq.w	8006444 <_dtoa_r+0x444>
 8006308:	2f00      	cmp	r7, #0
 800630a:	dd33      	ble.n	8006374 <_dtoa_r+0x374>
 800630c:	4b9c      	ldr	r3, [pc, #624]	@ (8006580 <_dtoa_r+0x580>)
 800630e:	f007 020f 	and.w	r2, r7, #15
 8006312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006316:	ed93 7b00 	vldr	d7, [r3]
 800631a:	05f8      	lsls	r0, r7, #23
 800631c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006320:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006324:	d516      	bpl.n	8006354 <_dtoa_r+0x354>
 8006326:	4b97      	ldr	r3, [pc, #604]	@ (8006584 <_dtoa_r+0x584>)
 8006328:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800632c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006330:	f7fa fa94 	bl	800085c <__aeabi_ddiv>
 8006334:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006338:	f004 040f 	and.w	r4, r4, #15
 800633c:	2603      	movs	r6, #3
 800633e:	4d91      	ldr	r5, [pc, #580]	@ (8006584 <_dtoa_r+0x584>)
 8006340:	b954      	cbnz	r4, 8006358 <_dtoa_r+0x358>
 8006342:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006346:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800634a:	f7fa fa87 	bl	800085c <__aeabi_ddiv>
 800634e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006352:	e028      	b.n	80063a6 <_dtoa_r+0x3a6>
 8006354:	2602      	movs	r6, #2
 8006356:	e7f2      	b.n	800633e <_dtoa_r+0x33e>
 8006358:	07e1      	lsls	r1, r4, #31
 800635a:	d508      	bpl.n	800636e <_dtoa_r+0x36e>
 800635c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006360:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006364:	f7fa f950 	bl	8000608 <__aeabi_dmul>
 8006368:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800636c:	3601      	adds	r6, #1
 800636e:	1064      	asrs	r4, r4, #1
 8006370:	3508      	adds	r5, #8
 8006372:	e7e5      	b.n	8006340 <_dtoa_r+0x340>
 8006374:	f000 80af 	beq.w	80064d6 <_dtoa_r+0x4d6>
 8006378:	427c      	negs	r4, r7
 800637a:	4b81      	ldr	r3, [pc, #516]	@ (8006580 <_dtoa_r+0x580>)
 800637c:	4d81      	ldr	r5, [pc, #516]	@ (8006584 <_dtoa_r+0x584>)
 800637e:	f004 020f 	and.w	r2, r4, #15
 8006382:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800638a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800638e:	f7fa f93b 	bl	8000608 <__aeabi_dmul>
 8006392:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006396:	1124      	asrs	r4, r4, #4
 8006398:	2300      	movs	r3, #0
 800639a:	2602      	movs	r6, #2
 800639c:	2c00      	cmp	r4, #0
 800639e:	f040 808f 	bne.w	80064c0 <_dtoa_r+0x4c0>
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d1d3      	bne.n	800634e <_dtoa_r+0x34e>
 80063a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80063a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	f000 8094 	beq.w	80064da <_dtoa_r+0x4da>
 80063b2:	4b75      	ldr	r3, [pc, #468]	@ (8006588 <_dtoa_r+0x588>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	4620      	mov	r0, r4
 80063b8:	4629      	mov	r1, r5
 80063ba:	f7fa fb97 	bl	8000aec <__aeabi_dcmplt>
 80063be:	2800      	cmp	r0, #0
 80063c0:	f000 808b 	beq.w	80064da <_dtoa_r+0x4da>
 80063c4:	9b03      	ldr	r3, [sp, #12]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	f000 8087 	beq.w	80064da <_dtoa_r+0x4da>
 80063cc:	f1bb 0f00 	cmp.w	fp, #0
 80063d0:	dd34      	ble.n	800643c <_dtoa_r+0x43c>
 80063d2:	4620      	mov	r0, r4
 80063d4:	4b6d      	ldr	r3, [pc, #436]	@ (800658c <_dtoa_r+0x58c>)
 80063d6:	2200      	movs	r2, #0
 80063d8:	4629      	mov	r1, r5
 80063da:	f7fa f915 	bl	8000608 <__aeabi_dmul>
 80063de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063e2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80063e6:	3601      	adds	r6, #1
 80063e8:	465c      	mov	r4, fp
 80063ea:	4630      	mov	r0, r6
 80063ec:	f7fa f8a2 	bl	8000534 <__aeabi_i2d>
 80063f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063f4:	f7fa f908 	bl	8000608 <__aeabi_dmul>
 80063f8:	4b65      	ldr	r3, [pc, #404]	@ (8006590 <_dtoa_r+0x590>)
 80063fa:	2200      	movs	r2, #0
 80063fc:	f7f9 ff4e 	bl	800029c <__adddf3>
 8006400:	4605      	mov	r5, r0
 8006402:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006406:	2c00      	cmp	r4, #0
 8006408:	d16a      	bne.n	80064e0 <_dtoa_r+0x4e0>
 800640a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800640e:	4b61      	ldr	r3, [pc, #388]	@ (8006594 <_dtoa_r+0x594>)
 8006410:	2200      	movs	r2, #0
 8006412:	f7f9 ff41 	bl	8000298 <__aeabi_dsub>
 8006416:	4602      	mov	r2, r0
 8006418:	460b      	mov	r3, r1
 800641a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800641e:	462a      	mov	r2, r5
 8006420:	4633      	mov	r3, r6
 8006422:	f7fa fb81 	bl	8000b28 <__aeabi_dcmpgt>
 8006426:	2800      	cmp	r0, #0
 8006428:	f040 8298 	bne.w	800695c <_dtoa_r+0x95c>
 800642c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006430:	462a      	mov	r2, r5
 8006432:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006436:	f7fa fb59 	bl	8000aec <__aeabi_dcmplt>
 800643a:	bb38      	cbnz	r0, 800648c <_dtoa_r+0x48c>
 800643c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006440:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006444:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006446:	2b00      	cmp	r3, #0
 8006448:	f2c0 8157 	blt.w	80066fa <_dtoa_r+0x6fa>
 800644c:	2f0e      	cmp	r7, #14
 800644e:	f300 8154 	bgt.w	80066fa <_dtoa_r+0x6fa>
 8006452:	4b4b      	ldr	r3, [pc, #300]	@ (8006580 <_dtoa_r+0x580>)
 8006454:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006458:	ed93 7b00 	vldr	d7, [r3]
 800645c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800645e:	2b00      	cmp	r3, #0
 8006460:	ed8d 7b00 	vstr	d7, [sp]
 8006464:	f280 80e5 	bge.w	8006632 <_dtoa_r+0x632>
 8006468:	9b03      	ldr	r3, [sp, #12]
 800646a:	2b00      	cmp	r3, #0
 800646c:	f300 80e1 	bgt.w	8006632 <_dtoa_r+0x632>
 8006470:	d10c      	bne.n	800648c <_dtoa_r+0x48c>
 8006472:	4b48      	ldr	r3, [pc, #288]	@ (8006594 <_dtoa_r+0x594>)
 8006474:	2200      	movs	r2, #0
 8006476:	ec51 0b17 	vmov	r0, r1, d7
 800647a:	f7fa f8c5 	bl	8000608 <__aeabi_dmul>
 800647e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006482:	f7fa fb47 	bl	8000b14 <__aeabi_dcmpge>
 8006486:	2800      	cmp	r0, #0
 8006488:	f000 8266 	beq.w	8006958 <_dtoa_r+0x958>
 800648c:	2400      	movs	r4, #0
 800648e:	4625      	mov	r5, r4
 8006490:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006492:	4656      	mov	r6, sl
 8006494:	ea6f 0803 	mvn.w	r8, r3
 8006498:	2700      	movs	r7, #0
 800649a:	4621      	mov	r1, r4
 800649c:	4648      	mov	r0, r9
 800649e:	f000 fcbf 	bl	8006e20 <_Bfree>
 80064a2:	2d00      	cmp	r5, #0
 80064a4:	f000 80bd 	beq.w	8006622 <_dtoa_r+0x622>
 80064a8:	b12f      	cbz	r7, 80064b6 <_dtoa_r+0x4b6>
 80064aa:	42af      	cmp	r7, r5
 80064ac:	d003      	beq.n	80064b6 <_dtoa_r+0x4b6>
 80064ae:	4639      	mov	r1, r7
 80064b0:	4648      	mov	r0, r9
 80064b2:	f000 fcb5 	bl	8006e20 <_Bfree>
 80064b6:	4629      	mov	r1, r5
 80064b8:	4648      	mov	r0, r9
 80064ba:	f000 fcb1 	bl	8006e20 <_Bfree>
 80064be:	e0b0      	b.n	8006622 <_dtoa_r+0x622>
 80064c0:	07e2      	lsls	r2, r4, #31
 80064c2:	d505      	bpl.n	80064d0 <_dtoa_r+0x4d0>
 80064c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80064c8:	f7fa f89e 	bl	8000608 <__aeabi_dmul>
 80064cc:	3601      	adds	r6, #1
 80064ce:	2301      	movs	r3, #1
 80064d0:	1064      	asrs	r4, r4, #1
 80064d2:	3508      	adds	r5, #8
 80064d4:	e762      	b.n	800639c <_dtoa_r+0x39c>
 80064d6:	2602      	movs	r6, #2
 80064d8:	e765      	b.n	80063a6 <_dtoa_r+0x3a6>
 80064da:	9c03      	ldr	r4, [sp, #12]
 80064dc:	46b8      	mov	r8, r7
 80064de:	e784      	b.n	80063ea <_dtoa_r+0x3ea>
 80064e0:	4b27      	ldr	r3, [pc, #156]	@ (8006580 <_dtoa_r+0x580>)
 80064e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80064e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80064e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80064ec:	4454      	add	r4, sl
 80064ee:	2900      	cmp	r1, #0
 80064f0:	d054      	beq.n	800659c <_dtoa_r+0x59c>
 80064f2:	4929      	ldr	r1, [pc, #164]	@ (8006598 <_dtoa_r+0x598>)
 80064f4:	2000      	movs	r0, #0
 80064f6:	f7fa f9b1 	bl	800085c <__aeabi_ddiv>
 80064fa:	4633      	mov	r3, r6
 80064fc:	462a      	mov	r2, r5
 80064fe:	f7f9 fecb 	bl	8000298 <__aeabi_dsub>
 8006502:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006506:	4656      	mov	r6, sl
 8006508:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800650c:	f7fa fb2c 	bl	8000b68 <__aeabi_d2iz>
 8006510:	4605      	mov	r5, r0
 8006512:	f7fa f80f 	bl	8000534 <__aeabi_i2d>
 8006516:	4602      	mov	r2, r0
 8006518:	460b      	mov	r3, r1
 800651a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800651e:	f7f9 febb 	bl	8000298 <__aeabi_dsub>
 8006522:	3530      	adds	r5, #48	@ 0x30
 8006524:	4602      	mov	r2, r0
 8006526:	460b      	mov	r3, r1
 8006528:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800652c:	f806 5b01 	strb.w	r5, [r6], #1
 8006530:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006534:	f7fa fada 	bl	8000aec <__aeabi_dcmplt>
 8006538:	2800      	cmp	r0, #0
 800653a:	d172      	bne.n	8006622 <_dtoa_r+0x622>
 800653c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006540:	4911      	ldr	r1, [pc, #68]	@ (8006588 <_dtoa_r+0x588>)
 8006542:	2000      	movs	r0, #0
 8006544:	f7f9 fea8 	bl	8000298 <__aeabi_dsub>
 8006548:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800654c:	f7fa face 	bl	8000aec <__aeabi_dcmplt>
 8006550:	2800      	cmp	r0, #0
 8006552:	f040 80b4 	bne.w	80066be <_dtoa_r+0x6be>
 8006556:	42a6      	cmp	r6, r4
 8006558:	f43f af70 	beq.w	800643c <_dtoa_r+0x43c>
 800655c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006560:	4b0a      	ldr	r3, [pc, #40]	@ (800658c <_dtoa_r+0x58c>)
 8006562:	2200      	movs	r2, #0
 8006564:	f7fa f850 	bl	8000608 <__aeabi_dmul>
 8006568:	4b08      	ldr	r3, [pc, #32]	@ (800658c <_dtoa_r+0x58c>)
 800656a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800656e:	2200      	movs	r2, #0
 8006570:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006574:	f7fa f848 	bl	8000608 <__aeabi_dmul>
 8006578:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800657c:	e7c4      	b.n	8006508 <_dtoa_r+0x508>
 800657e:	bf00      	nop
 8006580:	0800a488 	.word	0x0800a488
 8006584:	0800a460 	.word	0x0800a460
 8006588:	3ff00000 	.word	0x3ff00000
 800658c:	40240000 	.word	0x40240000
 8006590:	401c0000 	.word	0x401c0000
 8006594:	40140000 	.word	0x40140000
 8006598:	3fe00000 	.word	0x3fe00000
 800659c:	4631      	mov	r1, r6
 800659e:	4628      	mov	r0, r5
 80065a0:	f7fa f832 	bl	8000608 <__aeabi_dmul>
 80065a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80065a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80065aa:	4656      	mov	r6, sl
 80065ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065b0:	f7fa fada 	bl	8000b68 <__aeabi_d2iz>
 80065b4:	4605      	mov	r5, r0
 80065b6:	f7f9 ffbd 	bl	8000534 <__aeabi_i2d>
 80065ba:	4602      	mov	r2, r0
 80065bc:	460b      	mov	r3, r1
 80065be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065c2:	f7f9 fe69 	bl	8000298 <__aeabi_dsub>
 80065c6:	3530      	adds	r5, #48	@ 0x30
 80065c8:	f806 5b01 	strb.w	r5, [r6], #1
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	42a6      	cmp	r6, r4
 80065d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065d6:	f04f 0200 	mov.w	r2, #0
 80065da:	d124      	bne.n	8006626 <_dtoa_r+0x626>
 80065dc:	4baf      	ldr	r3, [pc, #700]	@ (800689c <_dtoa_r+0x89c>)
 80065de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80065e2:	f7f9 fe5b 	bl	800029c <__adddf3>
 80065e6:	4602      	mov	r2, r0
 80065e8:	460b      	mov	r3, r1
 80065ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065ee:	f7fa fa9b 	bl	8000b28 <__aeabi_dcmpgt>
 80065f2:	2800      	cmp	r0, #0
 80065f4:	d163      	bne.n	80066be <_dtoa_r+0x6be>
 80065f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80065fa:	49a8      	ldr	r1, [pc, #672]	@ (800689c <_dtoa_r+0x89c>)
 80065fc:	2000      	movs	r0, #0
 80065fe:	f7f9 fe4b 	bl	8000298 <__aeabi_dsub>
 8006602:	4602      	mov	r2, r0
 8006604:	460b      	mov	r3, r1
 8006606:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800660a:	f7fa fa6f 	bl	8000aec <__aeabi_dcmplt>
 800660e:	2800      	cmp	r0, #0
 8006610:	f43f af14 	beq.w	800643c <_dtoa_r+0x43c>
 8006614:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006616:	1e73      	subs	r3, r6, #1
 8006618:	9313      	str	r3, [sp, #76]	@ 0x4c
 800661a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800661e:	2b30      	cmp	r3, #48	@ 0x30
 8006620:	d0f8      	beq.n	8006614 <_dtoa_r+0x614>
 8006622:	4647      	mov	r7, r8
 8006624:	e03b      	b.n	800669e <_dtoa_r+0x69e>
 8006626:	4b9e      	ldr	r3, [pc, #632]	@ (80068a0 <_dtoa_r+0x8a0>)
 8006628:	f7f9 ffee 	bl	8000608 <__aeabi_dmul>
 800662c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006630:	e7bc      	b.n	80065ac <_dtoa_r+0x5ac>
 8006632:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006636:	4656      	mov	r6, sl
 8006638:	e9dd 2300 	ldrd	r2, r3, [sp]
 800663c:	4620      	mov	r0, r4
 800663e:	4629      	mov	r1, r5
 8006640:	f7fa f90c 	bl	800085c <__aeabi_ddiv>
 8006644:	f7fa fa90 	bl	8000b68 <__aeabi_d2iz>
 8006648:	4680      	mov	r8, r0
 800664a:	f7f9 ff73 	bl	8000534 <__aeabi_i2d>
 800664e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006652:	f7f9 ffd9 	bl	8000608 <__aeabi_dmul>
 8006656:	4602      	mov	r2, r0
 8006658:	460b      	mov	r3, r1
 800665a:	4620      	mov	r0, r4
 800665c:	4629      	mov	r1, r5
 800665e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006662:	f7f9 fe19 	bl	8000298 <__aeabi_dsub>
 8006666:	f806 4b01 	strb.w	r4, [r6], #1
 800666a:	9d03      	ldr	r5, [sp, #12]
 800666c:	eba6 040a 	sub.w	r4, r6, sl
 8006670:	42a5      	cmp	r5, r4
 8006672:	4602      	mov	r2, r0
 8006674:	460b      	mov	r3, r1
 8006676:	d133      	bne.n	80066e0 <_dtoa_r+0x6e0>
 8006678:	f7f9 fe10 	bl	800029c <__adddf3>
 800667c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006680:	4604      	mov	r4, r0
 8006682:	460d      	mov	r5, r1
 8006684:	f7fa fa50 	bl	8000b28 <__aeabi_dcmpgt>
 8006688:	b9c0      	cbnz	r0, 80066bc <_dtoa_r+0x6bc>
 800668a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800668e:	4620      	mov	r0, r4
 8006690:	4629      	mov	r1, r5
 8006692:	f7fa fa21 	bl	8000ad8 <__aeabi_dcmpeq>
 8006696:	b110      	cbz	r0, 800669e <_dtoa_r+0x69e>
 8006698:	f018 0f01 	tst.w	r8, #1
 800669c:	d10e      	bne.n	80066bc <_dtoa_r+0x6bc>
 800669e:	9902      	ldr	r1, [sp, #8]
 80066a0:	4648      	mov	r0, r9
 80066a2:	f000 fbbd 	bl	8006e20 <_Bfree>
 80066a6:	2300      	movs	r3, #0
 80066a8:	7033      	strb	r3, [r6, #0]
 80066aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80066ac:	3701      	adds	r7, #1
 80066ae:	601f      	str	r7, [r3, #0]
 80066b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	f000 824b 	beq.w	8006b4e <_dtoa_r+0xb4e>
 80066b8:	601e      	str	r6, [r3, #0]
 80066ba:	e248      	b.n	8006b4e <_dtoa_r+0xb4e>
 80066bc:	46b8      	mov	r8, r7
 80066be:	4633      	mov	r3, r6
 80066c0:	461e      	mov	r6, r3
 80066c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066c6:	2a39      	cmp	r2, #57	@ 0x39
 80066c8:	d106      	bne.n	80066d8 <_dtoa_r+0x6d8>
 80066ca:	459a      	cmp	sl, r3
 80066cc:	d1f8      	bne.n	80066c0 <_dtoa_r+0x6c0>
 80066ce:	2230      	movs	r2, #48	@ 0x30
 80066d0:	f108 0801 	add.w	r8, r8, #1
 80066d4:	f88a 2000 	strb.w	r2, [sl]
 80066d8:	781a      	ldrb	r2, [r3, #0]
 80066da:	3201      	adds	r2, #1
 80066dc:	701a      	strb	r2, [r3, #0]
 80066de:	e7a0      	b.n	8006622 <_dtoa_r+0x622>
 80066e0:	4b6f      	ldr	r3, [pc, #444]	@ (80068a0 <_dtoa_r+0x8a0>)
 80066e2:	2200      	movs	r2, #0
 80066e4:	f7f9 ff90 	bl	8000608 <__aeabi_dmul>
 80066e8:	2200      	movs	r2, #0
 80066ea:	2300      	movs	r3, #0
 80066ec:	4604      	mov	r4, r0
 80066ee:	460d      	mov	r5, r1
 80066f0:	f7fa f9f2 	bl	8000ad8 <__aeabi_dcmpeq>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	d09f      	beq.n	8006638 <_dtoa_r+0x638>
 80066f8:	e7d1      	b.n	800669e <_dtoa_r+0x69e>
 80066fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066fc:	2a00      	cmp	r2, #0
 80066fe:	f000 80ea 	beq.w	80068d6 <_dtoa_r+0x8d6>
 8006702:	9a07      	ldr	r2, [sp, #28]
 8006704:	2a01      	cmp	r2, #1
 8006706:	f300 80cd 	bgt.w	80068a4 <_dtoa_r+0x8a4>
 800670a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800670c:	2a00      	cmp	r2, #0
 800670e:	f000 80c1 	beq.w	8006894 <_dtoa_r+0x894>
 8006712:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006716:	9c08      	ldr	r4, [sp, #32]
 8006718:	9e00      	ldr	r6, [sp, #0]
 800671a:	9a00      	ldr	r2, [sp, #0]
 800671c:	441a      	add	r2, r3
 800671e:	9200      	str	r2, [sp, #0]
 8006720:	9a06      	ldr	r2, [sp, #24]
 8006722:	2101      	movs	r1, #1
 8006724:	441a      	add	r2, r3
 8006726:	4648      	mov	r0, r9
 8006728:	9206      	str	r2, [sp, #24]
 800672a:	f000 fc77 	bl	800701c <__i2b>
 800672e:	4605      	mov	r5, r0
 8006730:	b166      	cbz	r6, 800674c <_dtoa_r+0x74c>
 8006732:	9b06      	ldr	r3, [sp, #24]
 8006734:	2b00      	cmp	r3, #0
 8006736:	dd09      	ble.n	800674c <_dtoa_r+0x74c>
 8006738:	42b3      	cmp	r3, r6
 800673a:	9a00      	ldr	r2, [sp, #0]
 800673c:	bfa8      	it	ge
 800673e:	4633      	movge	r3, r6
 8006740:	1ad2      	subs	r2, r2, r3
 8006742:	9200      	str	r2, [sp, #0]
 8006744:	9a06      	ldr	r2, [sp, #24]
 8006746:	1af6      	subs	r6, r6, r3
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	9306      	str	r3, [sp, #24]
 800674c:	9b08      	ldr	r3, [sp, #32]
 800674e:	b30b      	cbz	r3, 8006794 <_dtoa_r+0x794>
 8006750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006752:	2b00      	cmp	r3, #0
 8006754:	f000 80c6 	beq.w	80068e4 <_dtoa_r+0x8e4>
 8006758:	2c00      	cmp	r4, #0
 800675a:	f000 80c0 	beq.w	80068de <_dtoa_r+0x8de>
 800675e:	4629      	mov	r1, r5
 8006760:	4622      	mov	r2, r4
 8006762:	4648      	mov	r0, r9
 8006764:	f000 fd12 	bl	800718c <__pow5mult>
 8006768:	9a02      	ldr	r2, [sp, #8]
 800676a:	4601      	mov	r1, r0
 800676c:	4605      	mov	r5, r0
 800676e:	4648      	mov	r0, r9
 8006770:	f000 fc6a 	bl	8007048 <__multiply>
 8006774:	9902      	ldr	r1, [sp, #8]
 8006776:	4680      	mov	r8, r0
 8006778:	4648      	mov	r0, r9
 800677a:	f000 fb51 	bl	8006e20 <_Bfree>
 800677e:	9b08      	ldr	r3, [sp, #32]
 8006780:	1b1b      	subs	r3, r3, r4
 8006782:	9308      	str	r3, [sp, #32]
 8006784:	f000 80b1 	beq.w	80068ea <_dtoa_r+0x8ea>
 8006788:	9a08      	ldr	r2, [sp, #32]
 800678a:	4641      	mov	r1, r8
 800678c:	4648      	mov	r0, r9
 800678e:	f000 fcfd 	bl	800718c <__pow5mult>
 8006792:	9002      	str	r0, [sp, #8]
 8006794:	2101      	movs	r1, #1
 8006796:	4648      	mov	r0, r9
 8006798:	f000 fc40 	bl	800701c <__i2b>
 800679c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800679e:	4604      	mov	r4, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	f000 81d8 	beq.w	8006b56 <_dtoa_r+0xb56>
 80067a6:	461a      	mov	r2, r3
 80067a8:	4601      	mov	r1, r0
 80067aa:	4648      	mov	r0, r9
 80067ac:	f000 fcee 	bl	800718c <__pow5mult>
 80067b0:	9b07      	ldr	r3, [sp, #28]
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	4604      	mov	r4, r0
 80067b6:	f300 809f 	bgt.w	80068f8 <_dtoa_r+0x8f8>
 80067ba:	9b04      	ldr	r3, [sp, #16]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	f040 8097 	bne.w	80068f0 <_dtoa_r+0x8f0>
 80067c2:	9b05      	ldr	r3, [sp, #20]
 80067c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	f040 8093 	bne.w	80068f4 <_dtoa_r+0x8f4>
 80067ce:	9b05      	ldr	r3, [sp, #20]
 80067d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067d4:	0d1b      	lsrs	r3, r3, #20
 80067d6:	051b      	lsls	r3, r3, #20
 80067d8:	b133      	cbz	r3, 80067e8 <_dtoa_r+0x7e8>
 80067da:	9b00      	ldr	r3, [sp, #0]
 80067dc:	3301      	adds	r3, #1
 80067de:	9300      	str	r3, [sp, #0]
 80067e0:	9b06      	ldr	r3, [sp, #24]
 80067e2:	3301      	adds	r3, #1
 80067e4:	9306      	str	r3, [sp, #24]
 80067e6:	2301      	movs	r3, #1
 80067e8:	9308      	str	r3, [sp, #32]
 80067ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f000 81b8 	beq.w	8006b62 <_dtoa_r+0xb62>
 80067f2:	6923      	ldr	r3, [r4, #16]
 80067f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80067f8:	6918      	ldr	r0, [r3, #16]
 80067fa:	f000 fbc3 	bl	8006f84 <__hi0bits>
 80067fe:	f1c0 0020 	rsb	r0, r0, #32
 8006802:	9b06      	ldr	r3, [sp, #24]
 8006804:	4418      	add	r0, r3
 8006806:	f010 001f 	ands.w	r0, r0, #31
 800680a:	f000 8082 	beq.w	8006912 <_dtoa_r+0x912>
 800680e:	f1c0 0320 	rsb	r3, r0, #32
 8006812:	2b04      	cmp	r3, #4
 8006814:	dd73      	ble.n	80068fe <_dtoa_r+0x8fe>
 8006816:	9b00      	ldr	r3, [sp, #0]
 8006818:	f1c0 001c 	rsb	r0, r0, #28
 800681c:	4403      	add	r3, r0
 800681e:	9300      	str	r3, [sp, #0]
 8006820:	9b06      	ldr	r3, [sp, #24]
 8006822:	4403      	add	r3, r0
 8006824:	4406      	add	r6, r0
 8006826:	9306      	str	r3, [sp, #24]
 8006828:	9b00      	ldr	r3, [sp, #0]
 800682a:	2b00      	cmp	r3, #0
 800682c:	dd05      	ble.n	800683a <_dtoa_r+0x83a>
 800682e:	9902      	ldr	r1, [sp, #8]
 8006830:	461a      	mov	r2, r3
 8006832:	4648      	mov	r0, r9
 8006834:	f000 fd04 	bl	8007240 <__lshift>
 8006838:	9002      	str	r0, [sp, #8]
 800683a:	9b06      	ldr	r3, [sp, #24]
 800683c:	2b00      	cmp	r3, #0
 800683e:	dd05      	ble.n	800684c <_dtoa_r+0x84c>
 8006840:	4621      	mov	r1, r4
 8006842:	461a      	mov	r2, r3
 8006844:	4648      	mov	r0, r9
 8006846:	f000 fcfb 	bl	8007240 <__lshift>
 800684a:	4604      	mov	r4, r0
 800684c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800684e:	2b00      	cmp	r3, #0
 8006850:	d061      	beq.n	8006916 <_dtoa_r+0x916>
 8006852:	9802      	ldr	r0, [sp, #8]
 8006854:	4621      	mov	r1, r4
 8006856:	f000 fd5f 	bl	8007318 <__mcmp>
 800685a:	2800      	cmp	r0, #0
 800685c:	da5b      	bge.n	8006916 <_dtoa_r+0x916>
 800685e:	2300      	movs	r3, #0
 8006860:	9902      	ldr	r1, [sp, #8]
 8006862:	220a      	movs	r2, #10
 8006864:	4648      	mov	r0, r9
 8006866:	f000 fafd 	bl	8006e64 <__multadd>
 800686a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800686c:	9002      	str	r0, [sp, #8]
 800686e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006872:	2b00      	cmp	r3, #0
 8006874:	f000 8177 	beq.w	8006b66 <_dtoa_r+0xb66>
 8006878:	4629      	mov	r1, r5
 800687a:	2300      	movs	r3, #0
 800687c:	220a      	movs	r2, #10
 800687e:	4648      	mov	r0, r9
 8006880:	f000 faf0 	bl	8006e64 <__multadd>
 8006884:	f1bb 0f00 	cmp.w	fp, #0
 8006888:	4605      	mov	r5, r0
 800688a:	dc6f      	bgt.n	800696c <_dtoa_r+0x96c>
 800688c:	9b07      	ldr	r3, [sp, #28]
 800688e:	2b02      	cmp	r3, #2
 8006890:	dc49      	bgt.n	8006926 <_dtoa_r+0x926>
 8006892:	e06b      	b.n	800696c <_dtoa_r+0x96c>
 8006894:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006896:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800689a:	e73c      	b.n	8006716 <_dtoa_r+0x716>
 800689c:	3fe00000 	.word	0x3fe00000
 80068a0:	40240000 	.word	0x40240000
 80068a4:	9b03      	ldr	r3, [sp, #12]
 80068a6:	1e5c      	subs	r4, r3, #1
 80068a8:	9b08      	ldr	r3, [sp, #32]
 80068aa:	42a3      	cmp	r3, r4
 80068ac:	db09      	blt.n	80068c2 <_dtoa_r+0x8c2>
 80068ae:	1b1c      	subs	r4, r3, r4
 80068b0:	9b03      	ldr	r3, [sp, #12]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f6bf af30 	bge.w	8006718 <_dtoa_r+0x718>
 80068b8:	9b00      	ldr	r3, [sp, #0]
 80068ba:	9a03      	ldr	r2, [sp, #12]
 80068bc:	1a9e      	subs	r6, r3, r2
 80068be:	2300      	movs	r3, #0
 80068c0:	e72b      	b.n	800671a <_dtoa_r+0x71a>
 80068c2:	9b08      	ldr	r3, [sp, #32]
 80068c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80068c6:	9408      	str	r4, [sp, #32]
 80068c8:	1ae3      	subs	r3, r4, r3
 80068ca:	441a      	add	r2, r3
 80068cc:	9e00      	ldr	r6, [sp, #0]
 80068ce:	9b03      	ldr	r3, [sp, #12]
 80068d0:	920d      	str	r2, [sp, #52]	@ 0x34
 80068d2:	2400      	movs	r4, #0
 80068d4:	e721      	b.n	800671a <_dtoa_r+0x71a>
 80068d6:	9c08      	ldr	r4, [sp, #32]
 80068d8:	9e00      	ldr	r6, [sp, #0]
 80068da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80068dc:	e728      	b.n	8006730 <_dtoa_r+0x730>
 80068de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80068e2:	e751      	b.n	8006788 <_dtoa_r+0x788>
 80068e4:	9a08      	ldr	r2, [sp, #32]
 80068e6:	9902      	ldr	r1, [sp, #8]
 80068e8:	e750      	b.n	800678c <_dtoa_r+0x78c>
 80068ea:	f8cd 8008 	str.w	r8, [sp, #8]
 80068ee:	e751      	b.n	8006794 <_dtoa_r+0x794>
 80068f0:	2300      	movs	r3, #0
 80068f2:	e779      	b.n	80067e8 <_dtoa_r+0x7e8>
 80068f4:	9b04      	ldr	r3, [sp, #16]
 80068f6:	e777      	b.n	80067e8 <_dtoa_r+0x7e8>
 80068f8:	2300      	movs	r3, #0
 80068fa:	9308      	str	r3, [sp, #32]
 80068fc:	e779      	b.n	80067f2 <_dtoa_r+0x7f2>
 80068fe:	d093      	beq.n	8006828 <_dtoa_r+0x828>
 8006900:	9a00      	ldr	r2, [sp, #0]
 8006902:	331c      	adds	r3, #28
 8006904:	441a      	add	r2, r3
 8006906:	9200      	str	r2, [sp, #0]
 8006908:	9a06      	ldr	r2, [sp, #24]
 800690a:	441a      	add	r2, r3
 800690c:	441e      	add	r6, r3
 800690e:	9206      	str	r2, [sp, #24]
 8006910:	e78a      	b.n	8006828 <_dtoa_r+0x828>
 8006912:	4603      	mov	r3, r0
 8006914:	e7f4      	b.n	8006900 <_dtoa_r+0x900>
 8006916:	9b03      	ldr	r3, [sp, #12]
 8006918:	2b00      	cmp	r3, #0
 800691a:	46b8      	mov	r8, r7
 800691c:	dc20      	bgt.n	8006960 <_dtoa_r+0x960>
 800691e:	469b      	mov	fp, r3
 8006920:	9b07      	ldr	r3, [sp, #28]
 8006922:	2b02      	cmp	r3, #2
 8006924:	dd1e      	ble.n	8006964 <_dtoa_r+0x964>
 8006926:	f1bb 0f00 	cmp.w	fp, #0
 800692a:	f47f adb1 	bne.w	8006490 <_dtoa_r+0x490>
 800692e:	4621      	mov	r1, r4
 8006930:	465b      	mov	r3, fp
 8006932:	2205      	movs	r2, #5
 8006934:	4648      	mov	r0, r9
 8006936:	f000 fa95 	bl	8006e64 <__multadd>
 800693a:	4601      	mov	r1, r0
 800693c:	4604      	mov	r4, r0
 800693e:	9802      	ldr	r0, [sp, #8]
 8006940:	f000 fcea 	bl	8007318 <__mcmp>
 8006944:	2800      	cmp	r0, #0
 8006946:	f77f ada3 	ble.w	8006490 <_dtoa_r+0x490>
 800694a:	4656      	mov	r6, sl
 800694c:	2331      	movs	r3, #49	@ 0x31
 800694e:	f806 3b01 	strb.w	r3, [r6], #1
 8006952:	f108 0801 	add.w	r8, r8, #1
 8006956:	e59f      	b.n	8006498 <_dtoa_r+0x498>
 8006958:	9c03      	ldr	r4, [sp, #12]
 800695a:	46b8      	mov	r8, r7
 800695c:	4625      	mov	r5, r4
 800695e:	e7f4      	b.n	800694a <_dtoa_r+0x94a>
 8006960:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006964:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006966:	2b00      	cmp	r3, #0
 8006968:	f000 8101 	beq.w	8006b6e <_dtoa_r+0xb6e>
 800696c:	2e00      	cmp	r6, #0
 800696e:	dd05      	ble.n	800697c <_dtoa_r+0x97c>
 8006970:	4629      	mov	r1, r5
 8006972:	4632      	mov	r2, r6
 8006974:	4648      	mov	r0, r9
 8006976:	f000 fc63 	bl	8007240 <__lshift>
 800697a:	4605      	mov	r5, r0
 800697c:	9b08      	ldr	r3, [sp, #32]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d05c      	beq.n	8006a3c <_dtoa_r+0xa3c>
 8006982:	6869      	ldr	r1, [r5, #4]
 8006984:	4648      	mov	r0, r9
 8006986:	f000 fa0b 	bl	8006da0 <_Balloc>
 800698a:	4606      	mov	r6, r0
 800698c:	b928      	cbnz	r0, 800699a <_dtoa_r+0x99a>
 800698e:	4b82      	ldr	r3, [pc, #520]	@ (8006b98 <_dtoa_r+0xb98>)
 8006990:	4602      	mov	r2, r0
 8006992:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006996:	f7ff bb4a 	b.w	800602e <_dtoa_r+0x2e>
 800699a:	692a      	ldr	r2, [r5, #16]
 800699c:	3202      	adds	r2, #2
 800699e:	0092      	lsls	r2, r2, #2
 80069a0:	f105 010c 	add.w	r1, r5, #12
 80069a4:	300c      	adds	r0, #12
 80069a6:	f002 f92f 	bl	8008c08 <memcpy>
 80069aa:	2201      	movs	r2, #1
 80069ac:	4631      	mov	r1, r6
 80069ae:	4648      	mov	r0, r9
 80069b0:	f000 fc46 	bl	8007240 <__lshift>
 80069b4:	f10a 0301 	add.w	r3, sl, #1
 80069b8:	9300      	str	r3, [sp, #0]
 80069ba:	eb0a 030b 	add.w	r3, sl, fp
 80069be:	9308      	str	r3, [sp, #32]
 80069c0:	9b04      	ldr	r3, [sp, #16]
 80069c2:	f003 0301 	and.w	r3, r3, #1
 80069c6:	462f      	mov	r7, r5
 80069c8:	9306      	str	r3, [sp, #24]
 80069ca:	4605      	mov	r5, r0
 80069cc:	9b00      	ldr	r3, [sp, #0]
 80069ce:	9802      	ldr	r0, [sp, #8]
 80069d0:	4621      	mov	r1, r4
 80069d2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80069d6:	f7ff fa8b 	bl	8005ef0 <quorem>
 80069da:	4603      	mov	r3, r0
 80069dc:	3330      	adds	r3, #48	@ 0x30
 80069de:	9003      	str	r0, [sp, #12]
 80069e0:	4639      	mov	r1, r7
 80069e2:	9802      	ldr	r0, [sp, #8]
 80069e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069e6:	f000 fc97 	bl	8007318 <__mcmp>
 80069ea:	462a      	mov	r2, r5
 80069ec:	9004      	str	r0, [sp, #16]
 80069ee:	4621      	mov	r1, r4
 80069f0:	4648      	mov	r0, r9
 80069f2:	f000 fcad 	bl	8007350 <__mdiff>
 80069f6:	68c2      	ldr	r2, [r0, #12]
 80069f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069fa:	4606      	mov	r6, r0
 80069fc:	bb02      	cbnz	r2, 8006a40 <_dtoa_r+0xa40>
 80069fe:	4601      	mov	r1, r0
 8006a00:	9802      	ldr	r0, [sp, #8]
 8006a02:	f000 fc89 	bl	8007318 <__mcmp>
 8006a06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a08:	4602      	mov	r2, r0
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4648      	mov	r0, r9
 8006a0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006a10:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a12:	f000 fa05 	bl	8006e20 <_Bfree>
 8006a16:	9b07      	ldr	r3, [sp, #28]
 8006a18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006a1a:	9e00      	ldr	r6, [sp, #0]
 8006a1c:	ea42 0103 	orr.w	r1, r2, r3
 8006a20:	9b06      	ldr	r3, [sp, #24]
 8006a22:	4319      	orrs	r1, r3
 8006a24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a26:	d10d      	bne.n	8006a44 <_dtoa_r+0xa44>
 8006a28:	2b39      	cmp	r3, #57	@ 0x39
 8006a2a:	d027      	beq.n	8006a7c <_dtoa_r+0xa7c>
 8006a2c:	9a04      	ldr	r2, [sp, #16]
 8006a2e:	2a00      	cmp	r2, #0
 8006a30:	dd01      	ble.n	8006a36 <_dtoa_r+0xa36>
 8006a32:	9b03      	ldr	r3, [sp, #12]
 8006a34:	3331      	adds	r3, #49	@ 0x31
 8006a36:	f88b 3000 	strb.w	r3, [fp]
 8006a3a:	e52e      	b.n	800649a <_dtoa_r+0x49a>
 8006a3c:	4628      	mov	r0, r5
 8006a3e:	e7b9      	b.n	80069b4 <_dtoa_r+0x9b4>
 8006a40:	2201      	movs	r2, #1
 8006a42:	e7e2      	b.n	8006a0a <_dtoa_r+0xa0a>
 8006a44:	9904      	ldr	r1, [sp, #16]
 8006a46:	2900      	cmp	r1, #0
 8006a48:	db04      	blt.n	8006a54 <_dtoa_r+0xa54>
 8006a4a:	9807      	ldr	r0, [sp, #28]
 8006a4c:	4301      	orrs	r1, r0
 8006a4e:	9806      	ldr	r0, [sp, #24]
 8006a50:	4301      	orrs	r1, r0
 8006a52:	d120      	bne.n	8006a96 <_dtoa_r+0xa96>
 8006a54:	2a00      	cmp	r2, #0
 8006a56:	ddee      	ble.n	8006a36 <_dtoa_r+0xa36>
 8006a58:	9902      	ldr	r1, [sp, #8]
 8006a5a:	9300      	str	r3, [sp, #0]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	4648      	mov	r0, r9
 8006a60:	f000 fbee 	bl	8007240 <__lshift>
 8006a64:	4621      	mov	r1, r4
 8006a66:	9002      	str	r0, [sp, #8]
 8006a68:	f000 fc56 	bl	8007318 <__mcmp>
 8006a6c:	2800      	cmp	r0, #0
 8006a6e:	9b00      	ldr	r3, [sp, #0]
 8006a70:	dc02      	bgt.n	8006a78 <_dtoa_r+0xa78>
 8006a72:	d1e0      	bne.n	8006a36 <_dtoa_r+0xa36>
 8006a74:	07da      	lsls	r2, r3, #31
 8006a76:	d5de      	bpl.n	8006a36 <_dtoa_r+0xa36>
 8006a78:	2b39      	cmp	r3, #57	@ 0x39
 8006a7a:	d1da      	bne.n	8006a32 <_dtoa_r+0xa32>
 8006a7c:	2339      	movs	r3, #57	@ 0x39
 8006a7e:	f88b 3000 	strb.w	r3, [fp]
 8006a82:	4633      	mov	r3, r6
 8006a84:	461e      	mov	r6, r3
 8006a86:	3b01      	subs	r3, #1
 8006a88:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006a8c:	2a39      	cmp	r2, #57	@ 0x39
 8006a8e:	d04e      	beq.n	8006b2e <_dtoa_r+0xb2e>
 8006a90:	3201      	adds	r2, #1
 8006a92:	701a      	strb	r2, [r3, #0]
 8006a94:	e501      	b.n	800649a <_dtoa_r+0x49a>
 8006a96:	2a00      	cmp	r2, #0
 8006a98:	dd03      	ble.n	8006aa2 <_dtoa_r+0xaa2>
 8006a9a:	2b39      	cmp	r3, #57	@ 0x39
 8006a9c:	d0ee      	beq.n	8006a7c <_dtoa_r+0xa7c>
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	e7c9      	b.n	8006a36 <_dtoa_r+0xa36>
 8006aa2:	9a00      	ldr	r2, [sp, #0]
 8006aa4:	9908      	ldr	r1, [sp, #32]
 8006aa6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006aaa:	428a      	cmp	r2, r1
 8006aac:	d028      	beq.n	8006b00 <_dtoa_r+0xb00>
 8006aae:	9902      	ldr	r1, [sp, #8]
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	220a      	movs	r2, #10
 8006ab4:	4648      	mov	r0, r9
 8006ab6:	f000 f9d5 	bl	8006e64 <__multadd>
 8006aba:	42af      	cmp	r7, r5
 8006abc:	9002      	str	r0, [sp, #8]
 8006abe:	f04f 0300 	mov.w	r3, #0
 8006ac2:	f04f 020a 	mov.w	r2, #10
 8006ac6:	4639      	mov	r1, r7
 8006ac8:	4648      	mov	r0, r9
 8006aca:	d107      	bne.n	8006adc <_dtoa_r+0xadc>
 8006acc:	f000 f9ca 	bl	8006e64 <__multadd>
 8006ad0:	4607      	mov	r7, r0
 8006ad2:	4605      	mov	r5, r0
 8006ad4:	9b00      	ldr	r3, [sp, #0]
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	9300      	str	r3, [sp, #0]
 8006ada:	e777      	b.n	80069cc <_dtoa_r+0x9cc>
 8006adc:	f000 f9c2 	bl	8006e64 <__multadd>
 8006ae0:	4629      	mov	r1, r5
 8006ae2:	4607      	mov	r7, r0
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	220a      	movs	r2, #10
 8006ae8:	4648      	mov	r0, r9
 8006aea:	f000 f9bb 	bl	8006e64 <__multadd>
 8006aee:	4605      	mov	r5, r0
 8006af0:	e7f0      	b.n	8006ad4 <_dtoa_r+0xad4>
 8006af2:	f1bb 0f00 	cmp.w	fp, #0
 8006af6:	bfcc      	ite	gt
 8006af8:	465e      	movgt	r6, fp
 8006afa:	2601      	movle	r6, #1
 8006afc:	4456      	add	r6, sl
 8006afe:	2700      	movs	r7, #0
 8006b00:	9902      	ldr	r1, [sp, #8]
 8006b02:	9300      	str	r3, [sp, #0]
 8006b04:	2201      	movs	r2, #1
 8006b06:	4648      	mov	r0, r9
 8006b08:	f000 fb9a 	bl	8007240 <__lshift>
 8006b0c:	4621      	mov	r1, r4
 8006b0e:	9002      	str	r0, [sp, #8]
 8006b10:	f000 fc02 	bl	8007318 <__mcmp>
 8006b14:	2800      	cmp	r0, #0
 8006b16:	dcb4      	bgt.n	8006a82 <_dtoa_r+0xa82>
 8006b18:	d102      	bne.n	8006b20 <_dtoa_r+0xb20>
 8006b1a:	9b00      	ldr	r3, [sp, #0]
 8006b1c:	07db      	lsls	r3, r3, #31
 8006b1e:	d4b0      	bmi.n	8006a82 <_dtoa_r+0xa82>
 8006b20:	4633      	mov	r3, r6
 8006b22:	461e      	mov	r6, r3
 8006b24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b28:	2a30      	cmp	r2, #48	@ 0x30
 8006b2a:	d0fa      	beq.n	8006b22 <_dtoa_r+0xb22>
 8006b2c:	e4b5      	b.n	800649a <_dtoa_r+0x49a>
 8006b2e:	459a      	cmp	sl, r3
 8006b30:	d1a8      	bne.n	8006a84 <_dtoa_r+0xa84>
 8006b32:	2331      	movs	r3, #49	@ 0x31
 8006b34:	f108 0801 	add.w	r8, r8, #1
 8006b38:	f88a 3000 	strb.w	r3, [sl]
 8006b3c:	e4ad      	b.n	800649a <_dtoa_r+0x49a>
 8006b3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b40:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006b9c <_dtoa_r+0xb9c>
 8006b44:	b11b      	cbz	r3, 8006b4e <_dtoa_r+0xb4e>
 8006b46:	f10a 0308 	add.w	r3, sl, #8
 8006b4a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006b4c:	6013      	str	r3, [r2, #0]
 8006b4e:	4650      	mov	r0, sl
 8006b50:	b017      	add	sp, #92	@ 0x5c
 8006b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b56:	9b07      	ldr	r3, [sp, #28]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	f77f ae2e 	ble.w	80067ba <_dtoa_r+0x7ba>
 8006b5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b60:	9308      	str	r3, [sp, #32]
 8006b62:	2001      	movs	r0, #1
 8006b64:	e64d      	b.n	8006802 <_dtoa_r+0x802>
 8006b66:	f1bb 0f00 	cmp.w	fp, #0
 8006b6a:	f77f aed9 	ble.w	8006920 <_dtoa_r+0x920>
 8006b6e:	4656      	mov	r6, sl
 8006b70:	9802      	ldr	r0, [sp, #8]
 8006b72:	4621      	mov	r1, r4
 8006b74:	f7ff f9bc 	bl	8005ef0 <quorem>
 8006b78:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006b7c:	f806 3b01 	strb.w	r3, [r6], #1
 8006b80:	eba6 020a 	sub.w	r2, r6, sl
 8006b84:	4593      	cmp	fp, r2
 8006b86:	ddb4      	ble.n	8006af2 <_dtoa_r+0xaf2>
 8006b88:	9902      	ldr	r1, [sp, #8]
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	220a      	movs	r2, #10
 8006b8e:	4648      	mov	r0, r9
 8006b90:	f000 f968 	bl	8006e64 <__multadd>
 8006b94:	9002      	str	r0, [sp, #8]
 8006b96:	e7eb      	b.n	8006b70 <_dtoa_r+0xb70>
 8006b98:	0800a331 	.word	0x0800a331
 8006b9c:	0800a2b5 	.word	0x0800a2b5

08006ba0 <_free_r>:
 8006ba0:	b538      	push	{r3, r4, r5, lr}
 8006ba2:	4605      	mov	r5, r0
 8006ba4:	2900      	cmp	r1, #0
 8006ba6:	d041      	beq.n	8006c2c <_free_r+0x8c>
 8006ba8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bac:	1f0c      	subs	r4, r1, #4
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	bfb8      	it	lt
 8006bb2:	18e4      	addlt	r4, r4, r3
 8006bb4:	f000 f8e8 	bl	8006d88 <__malloc_lock>
 8006bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8006c30 <_free_r+0x90>)
 8006bba:	6813      	ldr	r3, [r2, #0]
 8006bbc:	b933      	cbnz	r3, 8006bcc <_free_r+0x2c>
 8006bbe:	6063      	str	r3, [r4, #4]
 8006bc0:	6014      	str	r4, [r2, #0]
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bc8:	f000 b8e4 	b.w	8006d94 <__malloc_unlock>
 8006bcc:	42a3      	cmp	r3, r4
 8006bce:	d908      	bls.n	8006be2 <_free_r+0x42>
 8006bd0:	6820      	ldr	r0, [r4, #0]
 8006bd2:	1821      	adds	r1, r4, r0
 8006bd4:	428b      	cmp	r3, r1
 8006bd6:	bf01      	itttt	eq
 8006bd8:	6819      	ldreq	r1, [r3, #0]
 8006bda:	685b      	ldreq	r3, [r3, #4]
 8006bdc:	1809      	addeq	r1, r1, r0
 8006bde:	6021      	streq	r1, [r4, #0]
 8006be0:	e7ed      	b.n	8006bbe <_free_r+0x1e>
 8006be2:	461a      	mov	r2, r3
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	b10b      	cbz	r3, 8006bec <_free_r+0x4c>
 8006be8:	42a3      	cmp	r3, r4
 8006bea:	d9fa      	bls.n	8006be2 <_free_r+0x42>
 8006bec:	6811      	ldr	r1, [r2, #0]
 8006bee:	1850      	adds	r0, r2, r1
 8006bf0:	42a0      	cmp	r0, r4
 8006bf2:	d10b      	bne.n	8006c0c <_free_r+0x6c>
 8006bf4:	6820      	ldr	r0, [r4, #0]
 8006bf6:	4401      	add	r1, r0
 8006bf8:	1850      	adds	r0, r2, r1
 8006bfa:	4283      	cmp	r3, r0
 8006bfc:	6011      	str	r1, [r2, #0]
 8006bfe:	d1e0      	bne.n	8006bc2 <_free_r+0x22>
 8006c00:	6818      	ldr	r0, [r3, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	6053      	str	r3, [r2, #4]
 8006c06:	4408      	add	r0, r1
 8006c08:	6010      	str	r0, [r2, #0]
 8006c0a:	e7da      	b.n	8006bc2 <_free_r+0x22>
 8006c0c:	d902      	bls.n	8006c14 <_free_r+0x74>
 8006c0e:	230c      	movs	r3, #12
 8006c10:	602b      	str	r3, [r5, #0]
 8006c12:	e7d6      	b.n	8006bc2 <_free_r+0x22>
 8006c14:	6820      	ldr	r0, [r4, #0]
 8006c16:	1821      	adds	r1, r4, r0
 8006c18:	428b      	cmp	r3, r1
 8006c1a:	bf04      	itt	eq
 8006c1c:	6819      	ldreq	r1, [r3, #0]
 8006c1e:	685b      	ldreq	r3, [r3, #4]
 8006c20:	6063      	str	r3, [r4, #4]
 8006c22:	bf04      	itt	eq
 8006c24:	1809      	addeq	r1, r1, r0
 8006c26:	6021      	streq	r1, [r4, #0]
 8006c28:	6054      	str	r4, [r2, #4]
 8006c2a:	e7ca      	b.n	8006bc2 <_free_r+0x22>
 8006c2c:	bd38      	pop	{r3, r4, r5, pc}
 8006c2e:	bf00      	nop
 8006c30:	20000688 	.word	0x20000688

08006c34 <malloc>:
 8006c34:	4b02      	ldr	r3, [pc, #8]	@ (8006c40 <malloc+0xc>)
 8006c36:	4601      	mov	r1, r0
 8006c38:	6818      	ldr	r0, [r3, #0]
 8006c3a:	f000 b825 	b.w	8006c88 <_malloc_r>
 8006c3e:	bf00      	nop
 8006c40:	20000018 	.word	0x20000018

08006c44 <sbrk_aligned>:
 8006c44:	b570      	push	{r4, r5, r6, lr}
 8006c46:	4e0f      	ldr	r6, [pc, #60]	@ (8006c84 <sbrk_aligned+0x40>)
 8006c48:	460c      	mov	r4, r1
 8006c4a:	6831      	ldr	r1, [r6, #0]
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	b911      	cbnz	r1, 8006c56 <sbrk_aligned+0x12>
 8006c50:	f001 ffca 	bl	8008be8 <_sbrk_r>
 8006c54:	6030      	str	r0, [r6, #0]
 8006c56:	4621      	mov	r1, r4
 8006c58:	4628      	mov	r0, r5
 8006c5a:	f001 ffc5 	bl	8008be8 <_sbrk_r>
 8006c5e:	1c43      	adds	r3, r0, #1
 8006c60:	d103      	bne.n	8006c6a <sbrk_aligned+0x26>
 8006c62:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006c66:	4620      	mov	r0, r4
 8006c68:	bd70      	pop	{r4, r5, r6, pc}
 8006c6a:	1cc4      	adds	r4, r0, #3
 8006c6c:	f024 0403 	bic.w	r4, r4, #3
 8006c70:	42a0      	cmp	r0, r4
 8006c72:	d0f8      	beq.n	8006c66 <sbrk_aligned+0x22>
 8006c74:	1a21      	subs	r1, r4, r0
 8006c76:	4628      	mov	r0, r5
 8006c78:	f001 ffb6 	bl	8008be8 <_sbrk_r>
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	d1f2      	bne.n	8006c66 <sbrk_aligned+0x22>
 8006c80:	e7ef      	b.n	8006c62 <sbrk_aligned+0x1e>
 8006c82:	bf00      	nop
 8006c84:	20000684 	.word	0x20000684

08006c88 <_malloc_r>:
 8006c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c8c:	1ccd      	adds	r5, r1, #3
 8006c8e:	f025 0503 	bic.w	r5, r5, #3
 8006c92:	3508      	adds	r5, #8
 8006c94:	2d0c      	cmp	r5, #12
 8006c96:	bf38      	it	cc
 8006c98:	250c      	movcc	r5, #12
 8006c9a:	2d00      	cmp	r5, #0
 8006c9c:	4606      	mov	r6, r0
 8006c9e:	db01      	blt.n	8006ca4 <_malloc_r+0x1c>
 8006ca0:	42a9      	cmp	r1, r5
 8006ca2:	d904      	bls.n	8006cae <_malloc_r+0x26>
 8006ca4:	230c      	movs	r3, #12
 8006ca6:	6033      	str	r3, [r6, #0]
 8006ca8:	2000      	movs	r0, #0
 8006caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d84 <_malloc_r+0xfc>
 8006cb2:	f000 f869 	bl	8006d88 <__malloc_lock>
 8006cb6:	f8d8 3000 	ldr.w	r3, [r8]
 8006cba:	461c      	mov	r4, r3
 8006cbc:	bb44      	cbnz	r4, 8006d10 <_malloc_r+0x88>
 8006cbe:	4629      	mov	r1, r5
 8006cc0:	4630      	mov	r0, r6
 8006cc2:	f7ff ffbf 	bl	8006c44 <sbrk_aligned>
 8006cc6:	1c43      	adds	r3, r0, #1
 8006cc8:	4604      	mov	r4, r0
 8006cca:	d158      	bne.n	8006d7e <_malloc_r+0xf6>
 8006ccc:	f8d8 4000 	ldr.w	r4, [r8]
 8006cd0:	4627      	mov	r7, r4
 8006cd2:	2f00      	cmp	r7, #0
 8006cd4:	d143      	bne.n	8006d5e <_malloc_r+0xd6>
 8006cd6:	2c00      	cmp	r4, #0
 8006cd8:	d04b      	beq.n	8006d72 <_malloc_r+0xea>
 8006cda:	6823      	ldr	r3, [r4, #0]
 8006cdc:	4639      	mov	r1, r7
 8006cde:	4630      	mov	r0, r6
 8006ce0:	eb04 0903 	add.w	r9, r4, r3
 8006ce4:	f001 ff80 	bl	8008be8 <_sbrk_r>
 8006ce8:	4581      	cmp	r9, r0
 8006cea:	d142      	bne.n	8006d72 <_malloc_r+0xea>
 8006cec:	6821      	ldr	r1, [r4, #0]
 8006cee:	1a6d      	subs	r5, r5, r1
 8006cf0:	4629      	mov	r1, r5
 8006cf2:	4630      	mov	r0, r6
 8006cf4:	f7ff ffa6 	bl	8006c44 <sbrk_aligned>
 8006cf8:	3001      	adds	r0, #1
 8006cfa:	d03a      	beq.n	8006d72 <_malloc_r+0xea>
 8006cfc:	6823      	ldr	r3, [r4, #0]
 8006cfe:	442b      	add	r3, r5
 8006d00:	6023      	str	r3, [r4, #0]
 8006d02:	f8d8 3000 	ldr.w	r3, [r8]
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	bb62      	cbnz	r2, 8006d64 <_malloc_r+0xdc>
 8006d0a:	f8c8 7000 	str.w	r7, [r8]
 8006d0e:	e00f      	b.n	8006d30 <_malloc_r+0xa8>
 8006d10:	6822      	ldr	r2, [r4, #0]
 8006d12:	1b52      	subs	r2, r2, r5
 8006d14:	d420      	bmi.n	8006d58 <_malloc_r+0xd0>
 8006d16:	2a0b      	cmp	r2, #11
 8006d18:	d917      	bls.n	8006d4a <_malloc_r+0xc2>
 8006d1a:	1961      	adds	r1, r4, r5
 8006d1c:	42a3      	cmp	r3, r4
 8006d1e:	6025      	str	r5, [r4, #0]
 8006d20:	bf18      	it	ne
 8006d22:	6059      	strne	r1, [r3, #4]
 8006d24:	6863      	ldr	r3, [r4, #4]
 8006d26:	bf08      	it	eq
 8006d28:	f8c8 1000 	streq.w	r1, [r8]
 8006d2c:	5162      	str	r2, [r4, r5]
 8006d2e:	604b      	str	r3, [r1, #4]
 8006d30:	4630      	mov	r0, r6
 8006d32:	f000 f82f 	bl	8006d94 <__malloc_unlock>
 8006d36:	f104 000b 	add.w	r0, r4, #11
 8006d3a:	1d23      	adds	r3, r4, #4
 8006d3c:	f020 0007 	bic.w	r0, r0, #7
 8006d40:	1ac2      	subs	r2, r0, r3
 8006d42:	bf1c      	itt	ne
 8006d44:	1a1b      	subne	r3, r3, r0
 8006d46:	50a3      	strne	r3, [r4, r2]
 8006d48:	e7af      	b.n	8006caa <_malloc_r+0x22>
 8006d4a:	6862      	ldr	r2, [r4, #4]
 8006d4c:	42a3      	cmp	r3, r4
 8006d4e:	bf0c      	ite	eq
 8006d50:	f8c8 2000 	streq.w	r2, [r8]
 8006d54:	605a      	strne	r2, [r3, #4]
 8006d56:	e7eb      	b.n	8006d30 <_malloc_r+0xa8>
 8006d58:	4623      	mov	r3, r4
 8006d5a:	6864      	ldr	r4, [r4, #4]
 8006d5c:	e7ae      	b.n	8006cbc <_malloc_r+0x34>
 8006d5e:	463c      	mov	r4, r7
 8006d60:	687f      	ldr	r7, [r7, #4]
 8006d62:	e7b6      	b.n	8006cd2 <_malloc_r+0x4a>
 8006d64:	461a      	mov	r2, r3
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	42a3      	cmp	r3, r4
 8006d6a:	d1fb      	bne.n	8006d64 <_malloc_r+0xdc>
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	6053      	str	r3, [r2, #4]
 8006d70:	e7de      	b.n	8006d30 <_malloc_r+0xa8>
 8006d72:	230c      	movs	r3, #12
 8006d74:	6033      	str	r3, [r6, #0]
 8006d76:	4630      	mov	r0, r6
 8006d78:	f000 f80c 	bl	8006d94 <__malloc_unlock>
 8006d7c:	e794      	b.n	8006ca8 <_malloc_r+0x20>
 8006d7e:	6005      	str	r5, [r0, #0]
 8006d80:	e7d6      	b.n	8006d30 <_malloc_r+0xa8>
 8006d82:	bf00      	nop
 8006d84:	20000688 	.word	0x20000688

08006d88 <__malloc_lock>:
 8006d88:	4801      	ldr	r0, [pc, #4]	@ (8006d90 <__malloc_lock+0x8>)
 8006d8a:	f7ff b8a8 	b.w	8005ede <__retarget_lock_acquire_recursive>
 8006d8e:	bf00      	nop
 8006d90:	20000680 	.word	0x20000680

08006d94 <__malloc_unlock>:
 8006d94:	4801      	ldr	r0, [pc, #4]	@ (8006d9c <__malloc_unlock+0x8>)
 8006d96:	f7ff b8a3 	b.w	8005ee0 <__retarget_lock_release_recursive>
 8006d9a:	bf00      	nop
 8006d9c:	20000680 	.word	0x20000680

08006da0 <_Balloc>:
 8006da0:	b570      	push	{r4, r5, r6, lr}
 8006da2:	69c6      	ldr	r6, [r0, #28]
 8006da4:	4604      	mov	r4, r0
 8006da6:	460d      	mov	r5, r1
 8006da8:	b976      	cbnz	r6, 8006dc8 <_Balloc+0x28>
 8006daa:	2010      	movs	r0, #16
 8006dac:	f7ff ff42 	bl	8006c34 <malloc>
 8006db0:	4602      	mov	r2, r0
 8006db2:	61e0      	str	r0, [r4, #28]
 8006db4:	b920      	cbnz	r0, 8006dc0 <_Balloc+0x20>
 8006db6:	4b18      	ldr	r3, [pc, #96]	@ (8006e18 <_Balloc+0x78>)
 8006db8:	4818      	ldr	r0, [pc, #96]	@ (8006e1c <_Balloc+0x7c>)
 8006dba:	216b      	movs	r1, #107	@ 0x6b
 8006dbc:	f001 ff3c 	bl	8008c38 <__assert_func>
 8006dc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dc4:	6006      	str	r6, [r0, #0]
 8006dc6:	60c6      	str	r6, [r0, #12]
 8006dc8:	69e6      	ldr	r6, [r4, #28]
 8006dca:	68f3      	ldr	r3, [r6, #12]
 8006dcc:	b183      	cbz	r3, 8006df0 <_Balloc+0x50>
 8006dce:	69e3      	ldr	r3, [r4, #28]
 8006dd0:	68db      	ldr	r3, [r3, #12]
 8006dd2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006dd6:	b9b8      	cbnz	r0, 8006e08 <_Balloc+0x68>
 8006dd8:	2101      	movs	r1, #1
 8006dda:	fa01 f605 	lsl.w	r6, r1, r5
 8006dde:	1d72      	adds	r2, r6, #5
 8006de0:	0092      	lsls	r2, r2, #2
 8006de2:	4620      	mov	r0, r4
 8006de4:	f001 ff46 	bl	8008c74 <_calloc_r>
 8006de8:	b160      	cbz	r0, 8006e04 <_Balloc+0x64>
 8006dea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006dee:	e00e      	b.n	8006e0e <_Balloc+0x6e>
 8006df0:	2221      	movs	r2, #33	@ 0x21
 8006df2:	2104      	movs	r1, #4
 8006df4:	4620      	mov	r0, r4
 8006df6:	f001 ff3d 	bl	8008c74 <_calloc_r>
 8006dfa:	69e3      	ldr	r3, [r4, #28]
 8006dfc:	60f0      	str	r0, [r6, #12]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d1e4      	bne.n	8006dce <_Balloc+0x2e>
 8006e04:	2000      	movs	r0, #0
 8006e06:	bd70      	pop	{r4, r5, r6, pc}
 8006e08:	6802      	ldr	r2, [r0, #0]
 8006e0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e0e:	2300      	movs	r3, #0
 8006e10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e14:	e7f7      	b.n	8006e06 <_Balloc+0x66>
 8006e16:	bf00      	nop
 8006e18:	0800a2c2 	.word	0x0800a2c2
 8006e1c:	0800a342 	.word	0x0800a342

08006e20 <_Bfree>:
 8006e20:	b570      	push	{r4, r5, r6, lr}
 8006e22:	69c6      	ldr	r6, [r0, #28]
 8006e24:	4605      	mov	r5, r0
 8006e26:	460c      	mov	r4, r1
 8006e28:	b976      	cbnz	r6, 8006e48 <_Bfree+0x28>
 8006e2a:	2010      	movs	r0, #16
 8006e2c:	f7ff ff02 	bl	8006c34 <malloc>
 8006e30:	4602      	mov	r2, r0
 8006e32:	61e8      	str	r0, [r5, #28]
 8006e34:	b920      	cbnz	r0, 8006e40 <_Bfree+0x20>
 8006e36:	4b09      	ldr	r3, [pc, #36]	@ (8006e5c <_Bfree+0x3c>)
 8006e38:	4809      	ldr	r0, [pc, #36]	@ (8006e60 <_Bfree+0x40>)
 8006e3a:	218f      	movs	r1, #143	@ 0x8f
 8006e3c:	f001 fefc 	bl	8008c38 <__assert_func>
 8006e40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e44:	6006      	str	r6, [r0, #0]
 8006e46:	60c6      	str	r6, [r0, #12]
 8006e48:	b13c      	cbz	r4, 8006e5a <_Bfree+0x3a>
 8006e4a:	69eb      	ldr	r3, [r5, #28]
 8006e4c:	6862      	ldr	r2, [r4, #4]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e54:	6021      	str	r1, [r4, #0]
 8006e56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e5a:	bd70      	pop	{r4, r5, r6, pc}
 8006e5c:	0800a2c2 	.word	0x0800a2c2
 8006e60:	0800a342 	.word	0x0800a342

08006e64 <__multadd>:
 8006e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e68:	690d      	ldr	r5, [r1, #16]
 8006e6a:	4607      	mov	r7, r0
 8006e6c:	460c      	mov	r4, r1
 8006e6e:	461e      	mov	r6, r3
 8006e70:	f101 0c14 	add.w	ip, r1, #20
 8006e74:	2000      	movs	r0, #0
 8006e76:	f8dc 3000 	ldr.w	r3, [ip]
 8006e7a:	b299      	uxth	r1, r3
 8006e7c:	fb02 6101 	mla	r1, r2, r1, r6
 8006e80:	0c1e      	lsrs	r6, r3, #16
 8006e82:	0c0b      	lsrs	r3, r1, #16
 8006e84:	fb02 3306 	mla	r3, r2, r6, r3
 8006e88:	b289      	uxth	r1, r1
 8006e8a:	3001      	adds	r0, #1
 8006e8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e90:	4285      	cmp	r5, r0
 8006e92:	f84c 1b04 	str.w	r1, [ip], #4
 8006e96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e9a:	dcec      	bgt.n	8006e76 <__multadd+0x12>
 8006e9c:	b30e      	cbz	r6, 8006ee2 <__multadd+0x7e>
 8006e9e:	68a3      	ldr	r3, [r4, #8]
 8006ea0:	42ab      	cmp	r3, r5
 8006ea2:	dc19      	bgt.n	8006ed8 <__multadd+0x74>
 8006ea4:	6861      	ldr	r1, [r4, #4]
 8006ea6:	4638      	mov	r0, r7
 8006ea8:	3101      	adds	r1, #1
 8006eaa:	f7ff ff79 	bl	8006da0 <_Balloc>
 8006eae:	4680      	mov	r8, r0
 8006eb0:	b928      	cbnz	r0, 8006ebe <__multadd+0x5a>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee8 <__multadd+0x84>)
 8006eb6:	480d      	ldr	r0, [pc, #52]	@ (8006eec <__multadd+0x88>)
 8006eb8:	21ba      	movs	r1, #186	@ 0xba
 8006eba:	f001 febd 	bl	8008c38 <__assert_func>
 8006ebe:	6922      	ldr	r2, [r4, #16]
 8006ec0:	3202      	adds	r2, #2
 8006ec2:	f104 010c 	add.w	r1, r4, #12
 8006ec6:	0092      	lsls	r2, r2, #2
 8006ec8:	300c      	adds	r0, #12
 8006eca:	f001 fe9d 	bl	8008c08 <memcpy>
 8006ece:	4621      	mov	r1, r4
 8006ed0:	4638      	mov	r0, r7
 8006ed2:	f7ff ffa5 	bl	8006e20 <_Bfree>
 8006ed6:	4644      	mov	r4, r8
 8006ed8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006edc:	3501      	adds	r5, #1
 8006ede:	615e      	str	r6, [r3, #20]
 8006ee0:	6125      	str	r5, [r4, #16]
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ee8:	0800a331 	.word	0x0800a331
 8006eec:	0800a342 	.word	0x0800a342

08006ef0 <__s2b>:
 8006ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ef4:	460c      	mov	r4, r1
 8006ef6:	4615      	mov	r5, r2
 8006ef8:	461f      	mov	r7, r3
 8006efa:	2209      	movs	r2, #9
 8006efc:	3308      	adds	r3, #8
 8006efe:	4606      	mov	r6, r0
 8006f00:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f04:	2100      	movs	r1, #0
 8006f06:	2201      	movs	r2, #1
 8006f08:	429a      	cmp	r2, r3
 8006f0a:	db09      	blt.n	8006f20 <__s2b+0x30>
 8006f0c:	4630      	mov	r0, r6
 8006f0e:	f7ff ff47 	bl	8006da0 <_Balloc>
 8006f12:	b940      	cbnz	r0, 8006f26 <__s2b+0x36>
 8006f14:	4602      	mov	r2, r0
 8006f16:	4b19      	ldr	r3, [pc, #100]	@ (8006f7c <__s2b+0x8c>)
 8006f18:	4819      	ldr	r0, [pc, #100]	@ (8006f80 <__s2b+0x90>)
 8006f1a:	21d3      	movs	r1, #211	@ 0xd3
 8006f1c:	f001 fe8c 	bl	8008c38 <__assert_func>
 8006f20:	0052      	lsls	r2, r2, #1
 8006f22:	3101      	adds	r1, #1
 8006f24:	e7f0      	b.n	8006f08 <__s2b+0x18>
 8006f26:	9b08      	ldr	r3, [sp, #32]
 8006f28:	6143      	str	r3, [r0, #20]
 8006f2a:	2d09      	cmp	r5, #9
 8006f2c:	f04f 0301 	mov.w	r3, #1
 8006f30:	6103      	str	r3, [r0, #16]
 8006f32:	dd16      	ble.n	8006f62 <__s2b+0x72>
 8006f34:	f104 0909 	add.w	r9, r4, #9
 8006f38:	46c8      	mov	r8, r9
 8006f3a:	442c      	add	r4, r5
 8006f3c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006f40:	4601      	mov	r1, r0
 8006f42:	3b30      	subs	r3, #48	@ 0x30
 8006f44:	220a      	movs	r2, #10
 8006f46:	4630      	mov	r0, r6
 8006f48:	f7ff ff8c 	bl	8006e64 <__multadd>
 8006f4c:	45a0      	cmp	r8, r4
 8006f4e:	d1f5      	bne.n	8006f3c <__s2b+0x4c>
 8006f50:	f1a5 0408 	sub.w	r4, r5, #8
 8006f54:	444c      	add	r4, r9
 8006f56:	1b2d      	subs	r5, r5, r4
 8006f58:	1963      	adds	r3, r4, r5
 8006f5a:	42bb      	cmp	r3, r7
 8006f5c:	db04      	blt.n	8006f68 <__s2b+0x78>
 8006f5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f62:	340a      	adds	r4, #10
 8006f64:	2509      	movs	r5, #9
 8006f66:	e7f6      	b.n	8006f56 <__s2b+0x66>
 8006f68:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006f6c:	4601      	mov	r1, r0
 8006f6e:	3b30      	subs	r3, #48	@ 0x30
 8006f70:	220a      	movs	r2, #10
 8006f72:	4630      	mov	r0, r6
 8006f74:	f7ff ff76 	bl	8006e64 <__multadd>
 8006f78:	e7ee      	b.n	8006f58 <__s2b+0x68>
 8006f7a:	bf00      	nop
 8006f7c:	0800a331 	.word	0x0800a331
 8006f80:	0800a342 	.word	0x0800a342

08006f84 <__hi0bits>:
 8006f84:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006f88:	4603      	mov	r3, r0
 8006f8a:	bf36      	itet	cc
 8006f8c:	0403      	lslcc	r3, r0, #16
 8006f8e:	2000      	movcs	r0, #0
 8006f90:	2010      	movcc	r0, #16
 8006f92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f96:	bf3c      	itt	cc
 8006f98:	021b      	lslcc	r3, r3, #8
 8006f9a:	3008      	addcc	r0, #8
 8006f9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fa0:	bf3c      	itt	cc
 8006fa2:	011b      	lslcc	r3, r3, #4
 8006fa4:	3004      	addcc	r0, #4
 8006fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006faa:	bf3c      	itt	cc
 8006fac:	009b      	lslcc	r3, r3, #2
 8006fae:	3002      	addcc	r0, #2
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	db05      	blt.n	8006fc0 <__hi0bits+0x3c>
 8006fb4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006fb8:	f100 0001 	add.w	r0, r0, #1
 8006fbc:	bf08      	it	eq
 8006fbe:	2020      	moveq	r0, #32
 8006fc0:	4770      	bx	lr

08006fc2 <__lo0bits>:
 8006fc2:	6803      	ldr	r3, [r0, #0]
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	f013 0007 	ands.w	r0, r3, #7
 8006fca:	d00b      	beq.n	8006fe4 <__lo0bits+0x22>
 8006fcc:	07d9      	lsls	r1, r3, #31
 8006fce:	d421      	bmi.n	8007014 <__lo0bits+0x52>
 8006fd0:	0798      	lsls	r0, r3, #30
 8006fd2:	bf49      	itett	mi
 8006fd4:	085b      	lsrmi	r3, r3, #1
 8006fd6:	089b      	lsrpl	r3, r3, #2
 8006fd8:	2001      	movmi	r0, #1
 8006fda:	6013      	strmi	r3, [r2, #0]
 8006fdc:	bf5c      	itt	pl
 8006fde:	6013      	strpl	r3, [r2, #0]
 8006fe0:	2002      	movpl	r0, #2
 8006fe2:	4770      	bx	lr
 8006fe4:	b299      	uxth	r1, r3
 8006fe6:	b909      	cbnz	r1, 8006fec <__lo0bits+0x2a>
 8006fe8:	0c1b      	lsrs	r3, r3, #16
 8006fea:	2010      	movs	r0, #16
 8006fec:	b2d9      	uxtb	r1, r3
 8006fee:	b909      	cbnz	r1, 8006ff4 <__lo0bits+0x32>
 8006ff0:	3008      	adds	r0, #8
 8006ff2:	0a1b      	lsrs	r3, r3, #8
 8006ff4:	0719      	lsls	r1, r3, #28
 8006ff6:	bf04      	itt	eq
 8006ff8:	091b      	lsreq	r3, r3, #4
 8006ffa:	3004      	addeq	r0, #4
 8006ffc:	0799      	lsls	r1, r3, #30
 8006ffe:	bf04      	itt	eq
 8007000:	089b      	lsreq	r3, r3, #2
 8007002:	3002      	addeq	r0, #2
 8007004:	07d9      	lsls	r1, r3, #31
 8007006:	d403      	bmi.n	8007010 <__lo0bits+0x4e>
 8007008:	085b      	lsrs	r3, r3, #1
 800700a:	f100 0001 	add.w	r0, r0, #1
 800700e:	d003      	beq.n	8007018 <__lo0bits+0x56>
 8007010:	6013      	str	r3, [r2, #0]
 8007012:	4770      	bx	lr
 8007014:	2000      	movs	r0, #0
 8007016:	4770      	bx	lr
 8007018:	2020      	movs	r0, #32
 800701a:	4770      	bx	lr

0800701c <__i2b>:
 800701c:	b510      	push	{r4, lr}
 800701e:	460c      	mov	r4, r1
 8007020:	2101      	movs	r1, #1
 8007022:	f7ff febd 	bl	8006da0 <_Balloc>
 8007026:	4602      	mov	r2, r0
 8007028:	b928      	cbnz	r0, 8007036 <__i2b+0x1a>
 800702a:	4b05      	ldr	r3, [pc, #20]	@ (8007040 <__i2b+0x24>)
 800702c:	4805      	ldr	r0, [pc, #20]	@ (8007044 <__i2b+0x28>)
 800702e:	f240 1145 	movw	r1, #325	@ 0x145
 8007032:	f001 fe01 	bl	8008c38 <__assert_func>
 8007036:	2301      	movs	r3, #1
 8007038:	6144      	str	r4, [r0, #20]
 800703a:	6103      	str	r3, [r0, #16]
 800703c:	bd10      	pop	{r4, pc}
 800703e:	bf00      	nop
 8007040:	0800a331 	.word	0x0800a331
 8007044:	0800a342 	.word	0x0800a342

08007048 <__multiply>:
 8007048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800704c:	4617      	mov	r7, r2
 800704e:	690a      	ldr	r2, [r1, #16]
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	429a      	cmp	r2, r3
 8007054:	bfa8      	it	ge
 8007056:	463b      	movge	r3, r7
 8007058:	4689      	mov	r9, r1
 800705a:	bfa4      	itt	ge
 800705c:	460f      	movge	r7, r1
 800705e:	4699      	movge	r9, r3
 8007060:	693d      	ldr	r5, [r7, #16]
 8007062:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	6879      	ldr	r1, [r7, #4]
 800706a:	eb05 060a 	add.w	r6, r5, sl
 800706e:	42b3      	cmp	r3, r6
 8007070:	b085      	sub	sp, #20
 8007072:	bfb8      	it	lt
 8007074:	3101      	addlt	r1, #1
 8007076:	f7ff fe93 	bl	8006da0 <_Balloc>
 800707a:	b930      	cbnz	r0, 800708a <__multiply+0x42>
 800707c:	4602      	mov	r2, r0
 800707e:	4b41      	ldr	r3, [pc, #260]	@ (8007184 <__multiply+0x13c>)
 8007080:	4841      	ldr	r0, [pc, #260]	@ (8007188 <__multiply+0x140>)
 8007082:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007086:	f001 fdd7 	bl	8008c38 <__assert_func>
 800708a:	f100 0414 	add.w	r4, r0, #20
 800708e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007092:	4623      	mov	r3, r4
 8007094:	2200      	movs	r2, #0
 8007096:	4573      	cmp	r3, lr
 8007098:	d320      	bcc.n	80070dc <__multiply+0x94>
 800709a:	f107 0814 	add.w	r8, r7, #20
 800709e:	f109 0114 	add.w	r1, r9, #20
 80070a2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80070a6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80070aa:	9302      	str	r3, [sp, #8]
 80070ac:	1beb      	subs	r3, r5, r7
 80070ae:	3b15      	subs	r3, #21
 80070b0:	f023 0303 	bic.w	r3, r3, #3
 80070b4:	3304      	adds	r3, #4
 80070b6:	3715      	adds	r7, #21
 80070b8:	42bd      	cmp	r5, r7
 80070ba:	bf38      	it	cc
 80070bc:	2304      	movcc	r3, #4
 80070be:	9301      	str	r3, [sp, #4]
 80070c0:	9b02      	ldr	r3, [sp, #8]
 80070c2:	9103      	str	r1, [sp, #12]
 80070c4:	428b      	cmp	r3, r1
 80070c6:	d80c      	bhi.n	80070e2 <__multiply+0x9a>
 80070c8:	2e00      	cmp	r6, #0
 80070ca:	dd03      	ble.n	80070d4 <__multiply+0x8c>
 80070cc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d055      	beq.n	8007180 <__multiply+0x138>
 80070d4:	6106      	str	r6, [r0, #16]
 80070d6:	b005      	add	sp, #20
 80070d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070dc:	f843 2b04 	str.w	r2, [r3], #4
 80070e0:	e7d9      	b.n	8007096 <__multiply+0x4e>
 80070e2:	f8b1 a000 	ldrh.w	sl, [r1]
 80070e6:	f1ba 0f00 	cmp.w	sl, #0
 80070ea:	d01f      	beq.n	800712c <__multiply+0xe4>
 80070ec:	46c4      	mov	ip, r8
 80070ee:	46a1      	mov	r9, r4
 80070f0:	2700      	movs	r7, #0
 80070f2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80070f6:	f8d9 3000 	ldr.w	r3, [r9]
 80070fa:	fa1f fb82 	uxth.w	fp, r2
 80070fe:	b29b      	uxth	r3, r3
 8007100:	fb0a 330b 	mla	r3, sl, fp, r3
 8007104:	443b      	add	r3, r7
 8007106:	f8d9 7000 	ldr.w	r7, [r9]
 800710a:	0c12      	lsrs	r2, r2, #16
 800710c:	0c3f      	lsrs	r7, r7, #16
 800710e:	fb0a 7202 	mla	r2, sl, r2, r7
 8007112:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007116:	b29b      	uxth	r3, r3
 8007118:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800711c:	4565      	cmp	r5, ip
 800711e:	f849 3b04 	str.w	r3, [r9], #4
 8007122:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007126:	d8e4      	bhi.n	80070f2 <__multiply+0xaa>
 8007128:	9b01      	ldr	r3, [sp, #4]
 800712a:	50e7      	str	r7, [r4, r3]
 800712c:	9b03      	ldr	r3, [sp, #12]
 800712e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007132:	3104      	adds	r1, #4
 8007134:	f1b9 0f00 	cmp.w	r9, #0
 8007138:	d020      	beq.n	800717c <__multiply+0x134>
 800713a:	6823      	ldr	r3, [r4, #0]
 800713c:	4647      	mov	r7, r8
 800713e:	46a4      	mov	ip, r4
 8007140:	f04f 0a00 	mov.w	sl, #0
 8007144:	f8b7 b000 	ldrh.w	fp, [r7]
 8007148:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800714c:	fb09 220b 	mla	r2, r9, fp, r2
 8007150:	4452      	add	r2, sl
 8007152:	b29b      	uxth	r3, r3
 8007154:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007158:	f84c 3b04 	str.w	r3, [ip], #4
 800715c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007160:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007164:	f8bc 3000 	ldrh.w	r3, [ip]
 8007168:	fb09 330a 	mla	r3, r9, sl, r3
 800716c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007170:	42bd      	cmp	r5, r7
 8007172:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007176:	d8e5      	bhi.n	8007144 <__multiply+0xfc>
 8007178:	9a01      	ldr	r2, [sp, #4]
 800717a:	50a3      	str	r3, [r4, r2]
 800717c:	3404      	adds	r4, #4
 800717e:	e79f      	b.n	80070c0 <__multiply+0x78>
 8007180:	3e01      	subs	r6, #1
 8007182:	e7a1      	b.n	80070c8 <__multiply+0x80>
 8007184:	0800a331 	.word	0x0800a331
 8007188:	0800a342 	.word	0x0800a342

0800718c <__pow5mult>:
 800718c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007190:	4615      	mov	r5, r2
 8007192:	f012 0203 	ands.w	r2, r2, #3
 8007196:	4607      	mov	r7, r0
 8007198:	460e      	mov	r6, r1
 800719a:	d007      	beq.n	80071ac <__pow5mult+0x20>
 800719c:	4c25      	ldr	r4, [pc, #148]	@ (8007234 <__pow5mult+0xa8>)
 800719e:	3a01      	subs	r2, #1
 80071a0:	2300      	movs	r3, #0
 80071a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80071a6:	f7ff fe5d 	bl	8006e64 <__multadd>
 80071aa:	4606      	mov	r6, r0
 80071ac:	10ad      	asrs	r5, r5, #2
 80071ae:	d03d      	beq.n	800722c <__pow5mult+0xa0>
 80071b0:	69fc      	ldr	r4, [r7, #28]
 80071b2:	b97c      	cbnz	r4, 80071d4 <__pow5mult+0x48>
 80071b4:	2010      	movs	r0, #16
 80071b6:	f7ff fd3d 	bl	8006c34 <malloc>
 80071ba:	4602      	mov	r2, r0
 80071bc:	61f8      	str	r0, [r7, #28]
 80071be:	b928      	cbnz	r0, 80071cc <__pow5mult+0x40>
 80071c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007238 <__pow5mult+0xac>)
 80071c2:	481e      	ldr	r0, [pc, #120]	@ (800723c <__pow5mult+0xb0>)
 80071c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80071c8:	f001 fd36 	bl	8008c38 <__assert_func>
 80071cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071d0:	6004      	str	r4, [r0, #0]
 80071d2:	60c4      	str	r4, [r0, #12]
 80071d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80071d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071dc:	b94c      	cbnz	r4, 80071f2 <__pow5mult+0x66>
 80071de:	f240 2171 	movw	r1, #625	@ 0x271
 80071e2:	4638      	mov	r0, r7
 80071e4:	f7ff ff1a 	bl	800701c <__i2b>
 80071e8:	2300      	movs	r3, #0
 80071ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80071ee:	4604      	mov	r4, r0
 80071f0:	6003      	str	r3, [r0, #0]
 80071f2:	f04f 0900 	mov.w	r9, #0
 80071f6:	07eb      	lsls	r3, r5, #31
 80071f8:	d50a      	bpl.n	8007210 <__pow5mult+0x84>
 80071fa:	4631      	mov	r1, r6
 80071fc:	4622      	mov	r2, r4
 80071fe:	4638      	mov	r0, r7
 8007200:	f7ff ff22 	bl	8007048 <__multiply>
 8007204:	4631      	mov	r1, r6
 8007206:	4680      	mov	r8, r0
 8007208:	4638      	mov	r0, r7
 800720a:	f7ff fe09 	bl	8006e20 <_Bfree>
 800720e:	4646      	mov	r6, r8
 8007210:	106d      	asrs	r5, r5, #1
 8007212:	d00b      	beq.n	800722c <__pow5mult+0xa0>
 8007214:	6820      	ldr	r0, [r4, #0]
 8007216:	b938      	cbnz	r0, 8007228 <__pow5mult+0x9c>
 8007218:	4622      	mov	r2, r4
 800721a:	4621      	mov	r1, r4
 800721c:	4638      	mov	r0, r7
 800721e:	f7ff ff13 	bl	8007048 <__multiply>
 8007222:	6020      	str	r0, [r4, #0]
 8007224:	f8c0 9000 	str.w	r9, [r0]
 8007228:	4604      	mov	r4, r0
 800722a:	e7e4      	b.n	80071f6 <__pow5mult+0x6a>
 800722c:	4630      	mov	r0, r6
 800722e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007232:	bf00      	nop
 8007234:	0800a454 	.word	0x0800a454
 8007238:	0800a2c2 	.word	0x0800a2c2
 800723c:	0800a342 	.word	0x0800a342

08007240 <__lshift>:
 8007240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007244:	460c      	mov	r4, r1
 8007246:	6849      	ldr	r1, [r1, #4]
 8007248:	6923      	ldr	r3, [r4, #16]
 800724a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800724e:	68a3      	ldr	r3, [r4, #8]
 8007250:	4607      	mov	r7, r0
 8007252:	4691      	mov	r9, r2
 8007254:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007258:	f108 0601 	add.w	r6, r8, #1
 800725c:	42b3      	cmp	r3, r6
 800725e:	db0b      	blt.n	8007278 <__lshift+0x38>
 8007260:	4638      	mov	r0, r7
 8007262:	f7ff fd9d 	bl	8006da0 <_Balloc>
 8007266:	4605      	mov	r5, r0
 8007268:	b948      	cbnz	r0, 800727e <__lshift+0x3e>
 800726a:	4602      	mov	r2, r0
 800726c:	4b28      	ldr	r3, [pc, #160]	@ (8007310 <__lshift+0xd0>)
 800726e:	4829      	ldr	r0, [pc, #164]	@ (8007314 <__lshift+0xd4>)
 8007270:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007274:	f001 fce0 	bl	8008c38 <__assert_func>
 8007278:	3101      	adds	r1, #1
 800727a:	005b      	lsls	r3, r3, #1
 800727c:	e7ee      	b.n	800725c <__lshift+0x1c>
 800727e:	2300      	movs	r3, #0
 8007280:	f100 0114 	add.w	r1, r0, #20
 8007284:	f100 0210 	add.w	r2, r0, #16
 8007288:	4618      	mov	r0, r3
 800728a:	4553      	cmp	r3, sl
 800728c:	db33      	blt.n	80072f6 <__lshift+0xb6>
 800728e:	6920      	ldr	r0, [r4, #16]
 8007290:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007294:	f104 0314 	add.w	r3, r4, #20
 8007298:	f019 091f 	ands.w	r9, r9, #31
 800729c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80072a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80072a4:	d02b      	beq.n	80072fe <__lshift+0xbe>
 80072a6:	f1c9 0e20 	rsb	lr, r9, #32
 80072aa:	468a      	mov	sl, r1
 80072ac:	2200      	movs	r2, #0
 80072ae:	6818      	ldr	r0, [r3, #0]
 80072b0:	fa00 f009 	lsl.w	r0, r0, r9
 80072b4:	4310      	orrs	r0, r2
 80072b6:	f84a 0b04 	str.w	r0, [sl], #4
 80072ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80072be:	459c      	cmp	ip, r3
 80072c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80072c4:	d8f3      	bhi.n	80072ae <__lshift+0x6e>
 80072c6:	ebac 0304 	sub.w	r3, ip, r4
 80072ca:	3b15      	subs	r3, #21
 80072cc:	f023 0303 	bic.w	r3, r3, #3
 80072d0:	3304      	adds	r3, #4
 80072d2:	f104 0015 	add.w	r0, r4, #21
 80072d6:	4560      	cmp	r0, ip
 80072d8:	bf88      	it	hi
 80072da:	2304      	movhi	r3, #4
 80072dc:	50ca      	str	r2, [r1, r3]
 80072de:	b10a      	cbz	r2, 80072e4 <__lshift+0xa4>
 80072e0:	f108 0602 	add.w	r6, r8, #2
 80072e4:	3e01      	subs	r6, #1
 80072e6:	4638      	mov	r0, r7
 80072e8:	612e      	str	r6, [r5, #16]
 80072ea:	4621      	mov	r1, r4
 80072ec:	f7ff fd98 	bl	8006e20 <_Bfree>
 80072f0:	4628      	mov	r0, r5
 80072f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80072fa:	3301      	adds	r3, #1
 80072fc:	e7c5      	b.n	800728a <__lshift+0x4a>
 80072fe:	3904      	subs	r1, #4
 8007300:	f853 2b04 	ldr.w	r2, [r3], #4
 8007304:	f841 2f04 	str.w	r2, [r1, #4]!
 8007308:	459c      	cmp	ip, r3
 800730a:	d8f9      	bhi.n	8007300 <__lshift+0xc0>
 800730c:	e7ea      	b.n	80072e4 <__lshift+0xa4>
 800730e:	bf00      	nop
 8007310:	0800a331 	.word	0x0800a331
 8007314:	0800a342 	.word	0x0800a342

08007318 <__mcmp>:
 8007318:	690a      	ldr	r2, [r1, #16]
 800731a:	4603      	mov	r3, r0
 800731c:	6900      	ldr	r0, [r0, #16]
 800731e:	1a80      	subs	r0, r0, r2
 8007320:	b530      	push	{r4, r5, lr}
 8007322:	d10e      	bne.n	8007342 <__mcmp+0x2a>
 8007324:	3314      	adds	r3, #20
 8007326:	3114      	adds	r1, #20
 8007328:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800732c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007330:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007334:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007338:	4295      	cmp	r5, r2
 800733a:	d003      	beq.n	8007344 <__mcmp+0x2c>
 800733c:	d205      	bcs.n	800734a <__mcmp+0x32>
 800733e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007342:	bd30      	pop	{r4, r5, pc}
 8007344:	42a3      	cmp	r3, r4
 8007346:	d3f3      	bcc.n	8007330 <__mcmp+0x18>
 8007348:	e7fb      	b.n	8007342 <__mcmp+0x2a>
 800734a:	2001      	movs	r0, #1
 800734c:	e7f9      	b.n	8007342 <__mcmp+0x2a>
	...

08007350 <__mdiff>:
 8007350:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007354:	4689      	mov	r9, r1
 8007356:	4606      	mov	r6, r0
 8007358:	4611      	mov	r1, r2
 800735a:	4648      	mov	r0, r9
 800735c:	4614      	mov	r4, r2
 800735e:	f7ff ffdb 	bl	8007318 <__mcmp>
 8007362:	1e05      	subs	r5, r0, #0
 8007364:	d112      	bne.n	800738c <__mdiff+0x3c>
 8007366:	4629      	mov	r1, r5
 8007368:	4630      	mov	r0, r6
 800736a:	f7ff fd19 	bl	8006da0 <_Balloc>
 800736e:	4602      	mov	r2, r0
 8007370:	b928      	cbnz	r0, 800737e <__mdiff+0x2e>
 8007372:	4b3f      	ldr	r3, [pc, #252]	@ (8007470 <__mdiff+0x120>)
 8007374:	f240 2137 	movw	r1, #567	@ 0x237
 8007378:	483e      	ldr	r0, [pc, #248]	@ (8007474 <__mdiff+0x124>)
 800737a:	f001 fc5d 	bl	8008c38 <__assert_func>
 800737e:	2301      	movs	r3, #1
 8007380:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007384:	4610      	mov	r0, r2
 8007386:	b003      	add	sp, #12
 8007388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800738c:	bfbc      	itt	lt
 800738e:	464b      	movlt	r3, r9
 8007390:	46a1      	movlt	r9, r4
 8007392:	4630      	mov	r0, r6
 8007394:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007398:	bfba      	itte	lt
 800739a:	461c      	movlt	r4, r3
 800739c:	2501      	movlt	r5, #1
 800739e:	2500      	movge	r5, #0
 80073a0:	f7ff fcfe 	bl	8006da0 <_Balloc>
 80073a4:	4602      	mov	r2, r0
 80073a6:	b918      	cbnz	r0, 80073b0 <__mdiff+0x60>
 80073a8:	4b31      	ldr	r3, [pc, #196]	@ (8007470 <__mdiff+0x120>)
 80073aa:	f240 2145 	movw	r1, #581	@ 0x245
 80073ae:	e7e3      	b.n	8007378 <__mdiff+0x28>
 80073b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80073b4:	6926      	ldr	r6, [r4, #16]
 80073b6:	60c5      	str	r5, [r0, #12]
 80073b8:	f109 0310 	add.w	r3, r9, #16
 80073bc:	f109 0514 	add.w	r5, r9, #20
 80073c0:	f104 0e14 	add.w	lr, r4, #20
 80073c4:	f100 0b14 	add.w	fp, r0, #20
 80073c8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80073cc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80073d0:	9301      	str	r3, [sp, #4]
 80073d2:	46d9      	mov	r9, fp
 80073d4:	f04f 0c00 	mov.w	ip, #0
 80073d8:	9b01      	ldr	r3, [sp, #4]
 80073da:	f85e 0b04 	ldr.w	r0, [lr], #4
 80073de:	f853 af04 	ldr.w	sl, [r3, #4]!
 80073e2:	9301      	str	r3, [sp, #4]
 80073e4:	fa1f f38a 	uxth.w	r3, sl
 80073e8:	4619      	mov	r1, r3
 80073ea:	b283      	uxth	r3, r0
 80073ec:	1acb      	subs	r3, r1, r3
 80073ee:	0c00      	lsrs	r0, r0, #16
 80073f0:	4463      	add	r3, ip
 80073f2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80073f6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007400:	4576      	cmp	r6, lr
 8007402:	f849 3b04 	str.w	r3, [r9], #4
 8007406:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800740a:	d8e5      	bhi.n	80073d8 <__mdiff+0x88>
 800740c:	1b33      	subs	r3, r6, r4
 800740e:	3b15      	subs	r3, #21
 8007410:	f023 0303 	bic.w	r3, r3, #3
 8007414:	3415      	adds	r4, #21
 8007416:	3304      	adds	r3, #4
 8007418:	42a6      	cmp	r6, r4
 800741a:	bf38      	it	cc
 800741c:	2304      	movcc	r3, #4
 800741e:	441d      	add	r5, r3
 8007420:	445b      	add	r3, fp
 8007422:	461e      	mov	r6, r3
 8007424:	462c      	mov	r4, r5
 8007426:	4544      	cmp	r4, r8
 8007428:	d30e      	bcc.n	8007448 <__mdiff+0xf8>
 800742a:	f108 0103 	add.w	r1, r8, #3
 800742e:	1b49      	subs	r1, r1, r5
 8007430:	f021 0103 	bic.w	r1, r1, #3
 8007434:	3d03      	subs	r5, #3
 8007436:	45a8      	cmp	r8, r5
 8007438:	bf38      	it	cc
 800743a:	2100      	movcc	r1, #0
 800743c:	440b      	add	r3, r1
 800743e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007442:	b191      	cbz	r1, 800746a <__mdiff+0x11a>
 8007444:	6117      	str	r7, [r2, #16]
 8007446:	e79d      	b.n	8007384 <__mdiff+0x34>
 8007448:	f854 1b04 	ldr.w	r1, [r4], #4
 800744c:	46e6      	mov	lr, ip
 800744e:	0c08      	lsrs	r0, r1, #16
 8007450:	fa1c fc81 	uxtah	ip, ip, r1
 8007454:	4471      	add	r1, lr
 8007456:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800745a:	b289      	uxth	r1, r1
 800745c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007460:	f846 1b04 	str.w	r1, [r6], #4
 8007464:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007468:	e7dd      	b.n	8007426 <__mdiff+0xd6>
 800746a:	3f01      	subs	r7, #1
 800746c:	e7e7      	b.n	800743e <__mdiff+0xee>
 800746e:	bf00      	nop
 8007470:	0800a331 	.word	0x0800a331
 8007474:	0800a342 	.word	0x0800a342

08007478 <__ulp>:
 8007478:	b082      	sub	sp, #8
 800747a:	ed8d 0b00 	vstr	d0, [sp]
 800747e:	9a01      	ldr	r2, [sp, #4]
 8007480:	4b0f      	ldr	r3, [pc, #60]	@ (80074c0 <__ulp+0x48>)
 8007482:	4013      	ands	r3, r2
 8007484:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007488:	2b00      	cmp	r3, #0
 800748a:	dc08      	bgt.n	800749e <__ulp+0x26>
 800748c:	425b      	negs	r3, r3
 800748e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007492:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007496:	da04      	bge.n	80074a2 <__ulp+0x2a>
 8007498:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800749c:	4113      	asrs	r3, r2
 800749e:	2200      	movs	r2, #0
 80074a0:	e008      	b.n	80074b4 <__ulp+0x3c>
 80074a2:	f1a2 0314 	sub.w	r3, r2, #20
 80074a6:	2b1e      	cmp	r3, #30
 80074a8:	bfda      	itte	le
 80074aa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80074ae:	40da      	lsrle	r2, r3
 80074b0:	2201      	movgt	r2, #1
 80074b2:	2300      	movs	r3, #0
 80074b4:	4619      	mov	r1, r3
 80074b6:	4610      	mov	r0, r2
 80074b8:	ec41 0b10 	vmov	d0, r0, r1
 80074bc:	b002      	add	sp, #8
 80074be:	4770      	bx	lr
 80074c0:	7ff00000 	.word	0x7ff00000

080074c4 <__b2d>:
 80074c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074c8:	6906      	ldr	r6, [r0, #16]
 80074ca:	f100 0814 	add.w	r8, r0, #20
 80074ce:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80074d2:	1f37      	subs	r7, r6, #4
 80074d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80074d8:	4610      	mov	r0, r2
 80074da:	f7ff fd53 	bl	8006f84 <__hi0bits>
 80074de:	f1c0 0320 	rsb	r3, r0, #32
 80074e2:	280a      	cmp	r0, #10
 80074e4:	600b      	str	r3, [r1, #0]
 80074e6:	491b      	ldr	r1, [pc, #108]	@ (8007554 <__b2d+0x90>)
 80074e8:	dc15      	bgt.n	8007516 <__b2d+0x52>
 80074ea:	f1c0 0c0b 	rsb	ip, r0, #11
 80074ee:	fa22 f30c 	lsr.w	r3, r2, ip
 80074f2:	45b8      	cmp	r8, r7
 80074f4:	ea43 0501 	orr.w	r5, r3, r1
 80074f8:	bf34      	ite	cc
 80074fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80074fe:	2300      	movcs	r3, #0
 8007500:	3015      	adds	r0, #21
 8007502:	fa02 f000 	lsl.w	r0, r2, r0
 8007506:	fa23 f30c 	lsr.w	r3, r3, ip
 800750a:	4303      	orrs	r3, r0
 800750c:	461c      	mov	r4, r3
 800750e:	ec45 4b10 	vmov	d0, r4, r5
 8007512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007516:	45b8      	cmp	r8, r7
 8007518:	bf3a      	itte	cc
 800751a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800751e:	f1a6 0708 	subcc.w	r7, r6, #8
 8007522:	2300      	movcs	r3, #0
 8007524:	380b      	subs	r0, #11
 8007526:	d012      	beq.n	800754e <__b2d+0x8a>
 8007528:	f1c0 0120 	rsb	r1, r0, #32
 800752c:	fa23 f401 	lsr.w	r4, r3, r1
 8007530:	4082      	lsls	r2, r0
 8007532:	4322      	orrs	r2, r4
 8007534:	4547      	cmp	r7, r8
 8007536:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800753a:	bf8c      	ite	hi
 800753c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007540:	2200      	movls	r2, #0
 8007542:	4083      	lsls	r3, r0
 8007544:	40ca      	lsrs	r2, r1
 8007546:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800754a:	4313      	orrs	r3, r2
 800754c:	e7de      	b.n	800750c <__b2d+0x48>
 800754e:	ea42 0501 	orr.w	r5, r2, r1
 8007552:	e7db      	b.n	800750c <__b2d+0x48>
 8007554:	3ff00000 	.word	0x3ff00000

08007558 <__d2b>:
 8007558:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800755c:	460f      	mov	r7, r1
 800755e:	2101      	movs	r1, #1
 8007560:	ec59 8b10 	vmov	r8, r9, d0
 8007564:	4616      	mov	r6, r2
 8007566:	f7ff fc1b 	bl	8006da0 <_Balloc>
 800756a:	4604      	mov	r4, r0
 800756c:	b930      	cbnz	r0, 800757c <__d2b+0x24>
 800756e:	4602      	mov	r2, r0
 8007570:	4b23      	ldr	r3, [pc, #140]	@ (8007600 <__d2b+0xa8>)
 8007572:	4824      	ldr	r0, [pc, #144]	@ (8007604 <__d2b+0xac>)
 8007574:	f240 310f 	movw	r1, #783	@ 0x30f
 8007578:	f001 fb5e 	bl	8008c38 <__assert_func>
 800757c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007580:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007584:	b10d      	cbz	r5, 800758a <__d2b+0x32>
 8007586:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800758a:	9301      	str	r3, [sp, #4]
 800758c:	f1b8 0300 	subs.w	r3, r8, #0
 8007590:	d023      	beq.n	80075da <__d2b+0x82>
 8007592:	4668      	mov	r0, sp
 8007594:	9300      	str	r3, [sp, #0]
 8007596:	f7ff fd14 	bl	8006fc2 <__lo0bits>
 800759a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800759e:	b1d0      	cbz	r0, 80075d6 <__d2b+0x7e>
 80075a0:	f1c0 0320 	rsb	r3, r0, #32
 80075a4:	fa02 f303 	lsl.w	r3, r2, r3
 80075a8:	430b      	orrs	r3, r1
 80075aa:	40c2      	lsrs	r2, r0
 80075ac:	6163      	str	r3, [r4, #20]
 80075ae:	9201      	str	r2, [sp, #4]
 80075b0:	9b01      	ldr	r3, [sp, #4]
 80075b2:	61a3      	str	r3, [r4, #24]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	bf0c      	ite	eq
 80075b8:	2201      	moveq	r2, #1
 80075ba:	2202      	movne	r2, #2
 80075bc:	6122      	str	r2, [r4, #16]
 80075be:	b1a5      	cbz	r5, 80075ea <__d2b+0x92>
 80075c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80075c4:	4405      	add	r5, r0
 80075c6:	603d      	str	r5, [r7, #0]
 80075c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80075cc:	6030      	str	r0, [r6, #0]
 80075ce:	4620      	mov	r0, r4
 80075d0:	b003      	add	sp, #12
 80075d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075d6:	6161      	str	r1, [r4, #20]
 80075d8:	e7ea      	b.n	80075b0 <__d2b+0x58>
 80075da:	a801      	add	r0, sp, #4
 80075dc:	f7ff fcf1 	bl	8006fc2 <__lo0bits>
 80075e0:	9b01      	ldr	r3, [sp, #4]
 80075e2:	6163      	str	r3, [r4, #20]
 80075e4:	3020      	adds	r0, #32
 80075e6:	2201      	movs	r2, #1
 80075e8:	e7e8      	b.n	80075bc <__d2b+0x64>
 80075ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80075ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80075f2:	6038      	str	r0, [r7, #0]
 80075f4:	6918      	ldr	r0, [r3, #16]
 80075f6:	f7ff fcc5 	bl	8006f84 <__hi0bits>
 80075fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80075fe:	e7e5      	b.n	80075cc <__d2b+0x74>
 8007600:	0800a331 	.word	0x0800a331
 8007604:	0800a342 	.word	0x0800a342

08007608 <__ratio>:
 8007608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760c:	b085      	sub	sp, #20
 800760e:	e9cd 1000 	strd	r1, r0, [sp]
 8007612:	a902      	add	r1, sp, #8
 8007614:	f7ff ff56 	bl	80074c4 <__b2d>
 8007618:	9800      	ldr	r0, [sp, #0]
 800761a:	a903      	add	r1, sp, #12
 800761c:	ec55 4b10 	vmov	r4, r5, d0
 8007620:	f7ff ff50 	bl	80074c4 <__b2d>
 8007624:	9b01      	ldr	r3, [sp, #4]
 8007626:	6919      	ldr	r1, [r3, #16]
 8007628:	9b00      	ldr	r3, [sp, #0]
 800762a:	691b      	ldr	r3, [r3, #16]
 800762c:	1ac9      	subs	r1, r1, r3
 800762e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007632:	1a9b      	subs	r3, r3, r2
 8007634:	ec5b ab10 	vmov	sl, fp, d0
 8007638:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800763c:	2b00      	cmp	r3, #0
 800763e:	bfce      	itee	gt
 8007640:	462a      	movgt	r2, r5
 8007642:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007646:	465a      	movle	r2, fp
 8007648:	462f      	mov	r7, r5
 800764a:	46d9      	mov	r9, fp
 800764c:	bfcc      	ite	gt
 800764e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007652:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007656:	464b      	mov	r3, r9
 8007658:	4652      	mov	r2, sl
 800765a:	4620      	mov	r0, r4
 800765c:	4639      	mov	r1, r7
 800765e:	f7f9 f8fd 	bl	800085c <__aeabi_ddiv>
 8007662:	ec41 0b10 	vmov	d0, r0, r1
 8007666:	b005      	add	sp, #20
 8007668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800766c <__copybits>:
 800766c:	3901      	subs	r1, #1
 800766e:	b570      	push	{r4, r5, r6, lr}
 8007670:	1149      	asrs	r1, r1, #5
 8007672:	6914      	ldr	r4, [r2, #16]
 8007674:	3101      	adds	r1, #1
 8007676:	f102 0314 	add.w	r3, r2, #20
 800767a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800767e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007682:	1f05      	subs	r5, r0, #4
 8007684:	42a3      	cmp	r3, r4
 8007686:	d30c      	bcc.n	80076a2 <__copybits+0x36>
 8007688:	1aa3      	subs	r3, r4, r2
 800768a:	3b11      	subs	r3, #17
 800768c:	f023 0303 	bic.w	r3, r3, #3
 8007690:	3211      	adds	r2, #17
 8007692:	42a2      	cmp	r2, r4
 8007694:	bf88      	it	hi
 8007696:	2300      	movhi	r3, #0
 8007698:	4418      	add	r0, r3
 800769a:	2300      	movs	r3, #0
 800769c:	4288      	cmp	r0, r1
 800769e:	d305      	bcc.n	80076ac <__copybits+0x40>
 80076a0:	bd70      	pop	{r4, r5, r6, pc}
 80076a2:	f853 6b04 	ldr.w	r6, [r3], #4
 80076a6:	f845 6f04 	str.w	r6, [r5, #4]!
 80076aa:	e7eb      	b.n	8007684 <__copybits+0x18>
 80076ac:	f840 3b04 	str.w	r3, [r0], #4
 80076b0:	e7f4      	b.n	800769c <__copybits+0x30>

080076b2 <__any_on>:
 80076b2:	f100 0214 	add.w	r2, r0, #20
 80076b6:	6900      	ldr	r0, [r0, #16]
 80076b8:	114b      	asrs	r3, r1, #5
 80076ba:	4298      	cmp	r0, r3
 80076bc:	b510      	push	{r4, lr}
 80076be:	db11      	blt.n	80076e4 <__any_on+0x32>
 80076c0:	dd0a      	ble.n	80076d8 <__any_on+0x26>
 80076c2:	f011 011f 	ands.w	r1, r1, #31
 80076c6:	d007      	beq.n	80076d8 <__any_on+0x26>
 80076c8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80076cc:	fa24 f001 	lsr.w	r0, r4, r1
 80076d0:	fa00 f101 	lsl.w	r1, r0, r1
 80076d4:	428c      	cmp	r4, r1
 80076d6:	d10b      	bne.n	80076f0 <__any_on+0x3e>
 80076d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80076dc:	4293      	cmp	r3, r2
 80076de:	d803      	bhi.n	80076e8 <__any_on+0x36>
 80076e0:	2000      	movs	r0, #0
 80076e2:	bd10      	pop	{r4, pc}
 80076e4:	4603      	mov	r3, r0
 80076e6:	e7f7      	b.n	80076d8 <__any_on+0x26>
 80076e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80076ec:	2900      	cmp	r1, #0
 80076ee:	d0f5      	beq.n	80076dc <__any_on+0x2a>
 80076f0:	2001      	movs	r0, #1
 80076f2:	e7f6      	b.n	80076e2 <__any_on+0x30>

080076f4 <sulp>:
 80076f4:	b570      	push	{r4, r5, r6, lr}
 80076f6:	4604      	mov	r4, r0
 80076f8:	460d      	mov	r5, r1
 80076fa:	ec45 4b10 	vmov	d0, r4, r5
 80076fe:	4616      	mov	r6, r2
 8007700:	f7ff feba 	bl	8007478 <__ulp>
 8007704:	ec51 0b10 	vmov	r0, r1, d0
 8007708:	b17e      	cbz	r6, 800772a <sulp+0x36>
 800770a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800770e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007712:	2b00      	cmp	r3, #0
 8007714:	dd09      	ble.n	800772a <sulp+0x36>
 8007716:	051b      	lsls	r3, r3, #20
 8007718:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800771c:	2400      	movs	r4, #0
 800771e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007722:	4622      	mov	r2, r4
 8007724:	462b      	mov	r3, r5
 8007726:	f7f8 ff6f 	bl	8000608 <__aeabi_dmul>
 800772a:	ec41 0b10 	vmov	d0, r0, r1
 800772e:	bd70      	pop	{r4, r5, r6, pc}

08007730 <_strtod_l>:
 8007730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007734:	b09f      	sub	sp, #124	@ 0x7c
 8007736:	460c      	mov	r4, r1
 8007738:	9217      	str	r2, [sp, #92]	@ 0x5c
 800773a:	2200      	movs	r2, #0
 800773c:	921a      	str	r2, [sp, #104]	@ 0x68
 800773e:	9005      	str	r0, [sp, #20]
 8007740:	f04f 0a00 	mov.w	sl, #0
 8007744:	f04f 0b00 	mov.w	fp, #0
 8007748:	460a      	mov	r2, r1
 800774a:	9219      	str	r2, [sp, #100]	@ 0x64
 800774c:	7811      	ldrb	r1, [r2, #0]
 800774e:	292b      	cmp	r1, #43	@ 0x2b
 8007750:	d04a      	beq.n	80077e8 <_strtod_l+0xb8>
 8007752:	d838      	bhi.n	80077c6 <_strtod_l+0x96>
 8007754:	290d      	cmp	r1, #13
 8007756:	d832      	bhi.n	80077be <_strtod_l+0x8e>
 8007758:	2908      	cmp	r1, #8
 800775a:	d832      	bhi.n	80077c2 <_strtod_l+0x92>
 800775c:	2900      	cmp	r1, #0
 800775e:	d03b      	beq.n	80077d8 <_strtod_l+0xa8>
 8007760:	2200      	movs	r2, #0
 8007762:	920e      	str	r2, [sp, #56]	@ 0x38
 8007764:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007766:	782a      	ldrb	r2, [r5, #0]
 8007768:	2a30      	cmp	r2, #48	@ 0x30
 800776a:	f040 80b2 	bne.w	80078d2 <_strtod_l+0x1a2>
 800776e:	786a      	ldrb	r2, [r5, #1]
 8007770:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007774:	2a58      	cmp	r2, #88	@ 0x58
 8007776:	d16e      	bne.n	8007856 <_strtod_l+0x126>
 8007778:	9302      	str	r3, [sp, #8]
 800777a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800777c:	9301      	str	r3, [sp, #4]
 800777e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007780:	9300      	str	r3, [sp, #0]
 8007782:	4a8f      	ldr	r2, [pc, #572]	@ (80079c0 <_strtod_l+0x290>)
 8007784:	9805      	ldr	r0, [sp, #20]
 8007786:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007788:	a919      	add	r1, sp, #100	@ 0x64
 800778a:	f001 faef 	bl	8008d6c <__gethex>
 800778e:	f010 060f 	ands.w	r6, r0, #15
 8007792:	4604      	mov	r4, r0
 8007794:	d005      	beq.n	80077a2 <_strtod_l+0x72>
 8007796:	2e06      	cmp	r6, #6
 8007798:	d128      	bne.n	80077ec <_strtod_l+0xbc>
 800779a:	3501      	adds	r5, #1
 800779c:	2300      	movs	r3, #0
 800779e:	9519      	str	r5, [sp, #100]	@ 0x64
 80077a0:	930e      	str	r3, [sp, #56]	@ 0x38
 80077a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f040 858e 	bne.w	80082c6 <_strtod_l+0xb96>
 80077aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077ac:	b1cb      	cbz	r3, 80077e2 <_strtod_l+0xb2>
 80077ae:	4652      	mov	r2, sl
 80077b0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80077b4:	ec43 2b10 	vmov	d0, r2, r3
 80077b8:	b01f      	add	sp, #124	@ 0x7c
 80077ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077be:	2920      	cmp	r1, #32
 80077c0:	d1ce      	bne.n	8007760 <_strtod_l+0x30>
 80077c2:	3201      	adds	r2, #1
 80077c4:	e7c1      	b.n	800774a <_strtod_l+0x1a>
 80077c6:	292d      	cmp	r1, #45	@ 0x2d
 80077c8:	d1ca      	bne.n	8007760 <_strtod_l+0x30>
 80077ca:	2101      	movs	r1, #1
 80077cc:	910e      	str	r1, [sp, #56]	@ 0x38
 80077ce:	1c51      	adds	r1, r2, #1
 80077d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80077d2:	7852      	ldrb	r2, [r2, #1]
 80077d4:	2a00      	cmp	r2, #0
 80077d6:	d1c5      	bne.n	8007764 <_strtod_l+0x34>
 80077d8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80077da:	9419      	str	r4, [sp, #100]	@ 0x64
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f040 8570 	bne.w	80082c2 <_strtod_l+0xb92>
 80077e2:	4652      	mov	r2, sl
 80077e4:	465b      	mov	r3, fp
 80077e6:	e7e5      	b.n	80077b4 <_strtod_l+0x84>
 80077e8:	2100      	movs	r1, #0
 80077ea:	e7ef      	b.n	80077cc <_strtod_l+0x9c>
 80077ec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80077ee:	b13a      	cbz	r2, 8007800 <_strtod_l+0xd0>
 80077f0:	2135      	movs	r1, #53	@ 0x35
 80077f2:	a81c      	add	r0, sp, #112	@ 0x70
 80077f4:	f7ff ff3a 	bl	800766c <__copybits>
 80077f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80077fa:	9805      	ldr	r0, [sp, #20]
 80077fc:	f7ff fb10 	bl	8006e20 <_Bfree>
 8007800:	3e01      	subs	r6, #1
 8007802:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007804:	2e04      	cmp	r6, #4
 8007806:	d806      	bhi.n	8007816 <_strtod_l+0xe6>
 8007808:	e8df f006 	tbb	[pc, r6]
 800780c:	201d0314 	.word	0x201d0314
 8007810:	14          	.byte	0x14
 8007811:	00          	.byte	0x00
 8007812:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007816:	05e1      	lsls	r1, r4, #23
 8007818:	bf48      	it	mi
 800781a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800781e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007822:	0d1b      	lsrs	r3, r3, #20
 8007824:	051b      	lsls	r3, r3, #20
 8007826:	2b00      	cmp	r3, #0
 8007828:	d1bb      	bne.n	80077a2 <_strtod_l+0x72>
 800782a:	f7fe fb2d 	bl	8005e88 <__errno>
 800782e:	2322      	movs	r3, #34	@ 0x22
 8007830:	6003      	str	r3, [r0, #0]
 8007832:	e7b6      	b.n	80077a2 <_strtod_l+0x72>
 8007834:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007838:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800783c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007840:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007844:	e7e7      	b.n	8007816 <_strtod_l+0xe6>
 8007846:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80079c8 <_strtod_l+0x298>
 800784a:	e7e4      	b.n	8007816 <_strtod_l+0xe6>
 800784c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007850:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007854:	e7df      	b.n	8007816 <_strtod_l+0xe6>
 8007856:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007858:	1c5a      	adds	r2, r3, #1
 800785a:	9219      	str	r2, [sp, #100]	@ 0x64
 800785c:	785b      	ldrb	r3, [r3, #1]
 800785e:	2b30      	cmp	r3, #48	@ 0x30
 8007860:	d0f9      	beq.n	8007856 <_strtod_l+0x126>
 8007862:	2b00      	cmp	r3, #0
 8007864:	d09d      	beq.n	80077a2 <_strtod_l+0x72>
 8007866:	2301      	movs	r3, #1
 8007868:	2700      	movs	r7, #0
 800786a:	9308      	str	r3, [sp, #32]
 800786c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800786e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007870:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007872:	46b9      	mov	r9, r7
 8007874:	220a      	movs	r2, #10
 8007876:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007878:	7805      	ldrb	r5, [r0, #0]
 800787a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800787e:	b2d9      	uxtb	r1, r3
 8007880:	2909      	cmp	r1, #9
 8007882:	d928      	bls.n	80078d6 <_strtod_l+0x1a6>
 8007884:	494f      	ldr	r1, [pc, #316]	@ (80079c4 <_strtod_l+0x294>)
 8007886:	2201      	movs	r2, #1
 8007888:	f001 f97a 	bl	8008b80 <strncmp>
 800788c:	2800      	cmp	r0, #0
 800788e:	d032      	beq.n	80078f6 <_strtod_l+0x1c6>
 8007890:	2000      	movs	r0, #0
 8007892:	462a      	mov	r2, r5
 8007894:	900a      	str	r0, [sp, #40]	@ 0x28
 8007896:	464d      	mov	r5, r9
 8007898:	4603      	mov	r3, r0
 800789a:	2a65      	cmp	r2, #101	@ 0x65
 800789c:	d001      	beq.n	80078a2 <_strtod_l+0x172>
 800789e:	2a45      	cmp	r2, #69	@ 0x45
 80078a0:	d114      	bne.n	80078cc <_strtod_l+0x19c>
 80078a2:	b91d      	cbnz	r5, 80078ac <_strtod_l+0x17c>
 80078a4:	9a08      	ldr	r2, [sp, #32]
 80078a6:	4302      	orrs	r2, r0
 80078a8:	d096      	beq.n	80077d8 <_strtod_l+0xa8>
 80078aa:	2500      	movs	r5, #0
 80078ac:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80078ae:	1c62      	adds	r2, r4, #1
 80078b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80078b2:	7862      	ldrb	r2, [r4, #1]
 80078b4:	2a2b      	cmp	r2, #43	@ 0x2b
 80078b6:	d07a      	beq.n	80079ae <_strtod_l+0x27e>
 80078b8:	2a2d      	cmp	r2, #45	@ 0x2d
 80078ba:	d07e      	beq.n	80079ba <_strtod_l+0x28a>
 80078bc:	f04f 0c00 	mov.w	ip, #0
 80078c0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80078c4:	2909      	cmp	r1, #9
 80078c6:	f240 8085 	bls.w	80079d4 <_strtod_l+0x2a4>
 80078ca:	9419      	str	r4, [sp, #100]	@ 0x64
 80078cc:	f04f 0800 	mov.w	r8, #0
 80078d0:	e0a5      	b.n	8007a1e <_strtod_l+0x2ee>
 80078d2:	2300      	movs	r3, #0
 80078d4:	e7c8      	b.n	8007868 <_strtod_l+0x138>
 80078d6:	f1b9 0f08 	cmp.w	r9, #8
 80078da:	bfd8      	it	le
 80078dc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80078de:	f100 0001 	add.w	r0, r0, #1
 80078e2:	bfda      	itte	le
 80078e4:	fb02 3301 	mlale	r3, r2, r1, r3
 80078e8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80078ea:	fb02 3707 	mlagt	r7, r2, r7, r3
 80078ee:	f109 0901 	add.w	r9, r9, #1
 80078f2:	9019      	str	r0, [sp, #100]	@ 0x64
 80078f4:	e7bf      	b.n	8007876 <_strtod_l+0x146>
 80078f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078f8:	1c5a      	adds	r2, r3, #1
 80078fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80078fc:	785a      	ldrb	r2, [r3, #1]
 80078fe:	f1b9 0f00 	cmp.w	r9, #0
 8007902:	d03b      	beq.n	800797c <_strtod_l+0x24c>
 8007904:	900a      	str	r0, [sp, #40]	@ 0x28
 8007906:	464d      	mov	r5, r9
 8007908:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800790c:	2b09      	cmp	r3, #9
 800790e:	d912      	bls.n	8007936 <_strtod_l+0x206>
 8007910:	2301      	movs	r3, #1
 8007912:	e7c2      	b.n	800789a <_strtod_l+0x16a>
 8007914:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007916:	1c5a      	adds	r2, r3, #1
 8007918:	9219      	str	r2, [sp, #100]	@ 0x64
 800791a:	785a      	ldrb	r2, [r3, #1]
 800791c:	3001      	adds	r0, #1
 800791e:	2a30      	cmp	r2, #48	@ 0x30
 8007920:	d0f8      	beq.n	8007914 <_strtod_l+0x1e4>
 8007922:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007926:	2b08      	cmp	r3, #8
 8007928:	f200 84d2 	bhi.w	80082d0 <_strtod_l+0xba0>
 800792c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800792e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007930:	2000      	movs	r0, #0
 8007932:	930c      	str	r3, [sp, #48]	@ 0x30
 8007934:	4605      	mov	r5, r0
 8007936:	3a30      	subs	r2, #48	@ 0x30
 8007938:	f100 0301 	add.w	r3, r0, #1
 800793c:	d018      	beq.n	8007970 <_strtod_l+0x240>
 800793e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007940:	4419      	add	r1, r3
 8007942:	910a      	str	r1, [sp, #40]	@ 0x28
 8007944:	462e      	mov	r6, r5
 8007946:	f04f 0e0a 	mov.w	lr, #10
 800794a:	1c71      	adds	r1, r6, #1
 800794c:	eba1 0c05 	sub.w	ip, r1, r5
 8007950:	4563      	cmp	r3, ip
 8007952:	dc15      	bgt.n	8007980 <_strtod_l+0x250>
 8007954:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007958:	182b      	adds	r3, r5, r0
 800795a:	2b08      	cmp	r3, #8
 800795c:	f105 0501 	add.w	r5, r5, #1
 8007960:	4405      	add	r5, r0
 8007962:	dc1a      	bgt.n	800799a <_strtod_l+0x26a>
 8007964:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007966:	230a      	movs	r3, #10
 8007968:	fb03 2301 	mla	r3, r3, r1, r2
 800796c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800796e:	2300      	movs	r3, #0
 8007970:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007972:	1c51      	adds	r1, r2, #1
 8007974:	9119      	str	r1, [sp, #100]	@ 0x64
 8007976:	7852      	ldrb	r2, [r2, #1]
 8007978:	4618      	mov	r0, r3
 800797a:	e7c5      	b.n	8007908 <_strtod_l+0x1d8>
 800797c:	4648      	mov	r0, r9
 800797e:	e7ce      	b.n	800791e <_strtod_l+0x1ee>
 8007980:	2e08      	cmp	r6, #8
 8007982:	dc05      	bgt.n	8007990 <_strtod_l+0x260>
 8007984:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007986:	fb0e f606 	mul.w	r6, lr, r6
 800798a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800798c:	460e      	mov	r6, r1
 800798e:	e7dc      	b.n	800794a <_strtod_l+0x21a>
 8007990:	2910      	cmp	r1, #16
 8007992:	bfd8      	it	le
 8007994:	fb0e f707 	mulle.w	r7, lr, r7
 8007998:	e7f8      	b.n	800798c <_strtod_l+0x25c>
 800799a:	2b0f      	cmp	r3, #15
 800799c:	bfdc      	itt	le
 800799e:	230a      	movle	r3, #10
 80079a0:	fb03 2707 	mlale	r7, r3, r7, r2
 80079a4:	e7e3      	b.n	800796e <_strtod_l+0x23e>
 80079a6:	2300      	movs	r3, #0
 80079a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80079aa:	2301      	movs	r3, #1
 80079ac:	e77a      	b.n	80078a4 <_strtod_l+0x174>
 80079ae:	f04f 0c00 	mov.w	ip, #0
 80079b2:	1ca2      	adds	r2, r4, #2
 80079b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80079b6:	78a2      	ldrb	r2, [r4, #2]
 80079b8:	e782      	b.n	80078c0 <_strtod_l+0x190>
 80079ba:	f04f 0c01 	mov.w	ip, #1
 80079be:	e7f8      	b.n	80079b2 <_strtod_l+0x282>
 80079c0:	0800a564 	.word	0x0800a564
 80079c4:	0800a39b 	.word	0x0800a39b
 80079c8:	7ff00000 	.word	0x7ff00000
 80079cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80079ce:	1c51      	adds	r1, r2, #1
 80079d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80079d2:	7852      	ldrb	r2, [r2, #1]
 80079d4:	2a30      	cmp	r2, #48	@ 0x30
 80079d6:	d0f9      	beq.n	80079cc <_strtod_l+0x29c>
 80079d8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80079dc:	2908      	cmp	r1, #8
 80079de:	f63f af75 	bhi.w	80078cc <_strtod_l+0x19c>
 80079e2:	3a30      	subs	r2, #48	@ 0x30
 80079e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80079e6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80079e8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80079ea:	f04f 080a 	mov.w	r8, #10
 80079ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80079f0:	1c56      	adds	r6, r2, #1
 80079f2:	9619      	str	r6, [sp, #100]	@ 0x64
 80079f4:	7852      	ldrb	r2, [r2, #1]
 80079f6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80079fa:	f1be 0f09 	cmp.w	lr, #9
 80079fe:	d939      	bls.n	8007a74 <_strtod_l+0x344>
 8007a00:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007a02:	1a76      	subs	r6, r6, r1
 8007a04:	2e08      	cmp	r6, #8
 8007a06:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007a0a:	dc03      	bgt.n	8007a14 <_strtod_l+0x2e4>
 8007a0c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a0e:	4588      	cmp	r8, r1
 8007a10:	bfa8      	it	ge
 8007a12:	4688      	movge	r8, r1
 8007a14:	f1bc 0f00 	cmp.w	ip, #0
 8007a18:	d001      	beq.n	8007a1e <_strtod_l+0x2ee>
 8007a1a:	f1c8 0800 	rsb	r8, r8, #0
 8007a1e:	2d00      	cmp	r5, #0
 8007a20:	d14e      	bne.n	8007ac0 <_strtod_l+0x390>
 8007a22:	9908      	ldr	r1, [sp, #32]
 8007a24:	4308      	orrs	r0, r1
 8007a26:	f47f aebc 	bne.w	80077a2 <_strtod_l+0x72>
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f47f aed4 	bne.w	80077d8 <_strtod_l+0xa8>
 8007a30:	2a69      	cmp	r2, #105	@ 0x69
 8007a32:	d028      	beq.n	8007a86 <_strtod_l+0x356>
 8007a34:	dc25      	bgt.n	8007a82 <_strtod_l+0x352>
 8007a36:	2a49      	cmp	r2, #73	@ 0x49
 8007a38:	d025      	beq.n	8007a86 <_strtod_l+0x356>
 8007a3a:	2a4e      	cmp	r2, #78	@ 0x4e
 8007a3c:	f47f aecc 	bne.w	80077d8 <_strtod_l+0xa8>
 8007a40:	499a      	ldr	r1, [pc, #616]	@ (8007cac <_strtod_l+0x57c>)
 8007a42:	a819      	add	r0, sp, #100	@ 0x64
 8007a44:	f001 fbb4 	bl	80091b0 <__match>
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	f43f aec5 	beq.w	80077d8 <_strtod_l+0xa8>
 8007a4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	2b28      	cmp	r3, #40	@ 0x28
 8007a54:	d12e      	bne.n	8007ab4 <_strtod_l+0x384>
 8007a56:	4996      	ldr	r1, [pc, #600]	@ (8007cb0 <_strtod_l+0x580>)
 8007a58:	aa1c      	add	r2, sp, #112	@ 0x70
 8007a5a:	a819      	add	r0, sp, #100	@ 0x64
 8007a5c:	f001 fbbc 	bl	80091d8 <__hexnan>
 8007a60:	2805      	cmp	r0, #5
 8007a62:	d127      	bne.n	8007ab4 <_strtod_l+0x384>
 8007a64:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007a66:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007a6a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007a6e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007a72:	e696      	b.n	80077a2 <_strtod_l+0x72>
 8007a74:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a76:	fb08 2101 	mla	r1, r8, r1, r2
 8007a7a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007a7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a80:	e7b5      	b.n	80079ee <_strtod_l+0x2be>
 8007a82:	2a6e      	cmp	r2, #110	@ 0x6e
 8007a84:	e7da      	b.n	8007a3c <_strtod_l+0x30c>
 8007a86:	498b      	ldr	r1, [pc, #556]	@ (8007cb4 <_strtod_l+0x584>)
 8007a88:	a819      	add	r0, sp, #100	@ 0x64
 8007a8a:	f001 fb91 	bl	80091b0 <__match>
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	f43f aea2 	beq.w	80077d8 <_strtod_l+0xa8>
 8007a94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a96:	4988      	ldr	r1, [pc, #544]	@ (8007cb8 <_strtod_l+0x588>)
 8007a98:	3b01      	subs	r3, #1
 8007a9a:	a819      	add	r0, sp, #100	@ 0x64
 8007a9c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007a9e:	f001 fb87 	bl	80091b0 <__match>
 8007aa2:	b910      	cbnz	r0, 8007aaa <_strtod_l+0x37a>
 8007aa4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	9319      	str	r3, [sp, #100]	@ 0x64
 8007aaa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007cc8 <_strtod_l+0x598>
 8007aae:	f04f 0a00 	mov.w	sl, #0
 8007ab2:	e676      	b.n	80077a2 <_strtod_l+0x72>
 8007ab4:	4881      	ldr	r0, [pc, #516]	@ (8007cbc <_strtod_l+0x58c>)
 8007ab6:	f001 f8b7 	bl	8008c28 <nan>
 8007aba:	ec5b ab10 	vmov	sl, fp, d0
 8007abe:	e670      	b.n	80077a2 <_strtod_l+0x72>
 8007ac0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ac2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007ac4:	eba8 0303 	sub.w	r3, r8, r3
 8007ac8:	f1b9 0f00 	cmp.w	r9, #0
 8007acc:	bf08      	it	eq
 8007ace:	46a9      	moveq	r9, r5
 8007ad0:	2d10      	cmp	r5, #16
 8007ad2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ad4:	462c      	mov	r4, r5
 8007ad6:	bfa8      	it	ge
 8007ad8:	2410      	movge	r4, #16
 8007ada:	f7f8 fd1b 	bl	8000514 <__aeabi_ui2d>
 8007ade:	2d09      	cmp	r5, #9
 8007ae0:	4682      	mov	sl, r0
 8007ae2:	468b      	mov	fp, r1
 8007ae4:	dc13      	bgt.n	8007b0e <_strtod_l+0x3de>
 8007ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	f43f ae5a 	beq.w	80077a2 <_strtod_l+0x72>
 8007aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007af0:	dd78      	ble.n	8007be4 <_strtod_l+0x4b4>
 8007af2:	2b16      	cmp	r3, #22
 8007af4:	dc5f      	bgt.n	8007bb6 <_strtod_l+0x486>
 8007af6:	4972      	ldr	r1, [pc, #456]	@ (8007cc0 <_strtod_l+0x590>)
 8007af8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007afc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b00:	4652      	mov	r2, sl
 8007b02:	465b      	mov	r3, fp
 8007b04:	f7f8 fd80 	bl	8000608 <__aeabi_dmul>
 8007b08:	4682      	mov	sl, r0
 8007b0a:	468b      	mov	fp, r1
 8007b0c:	e649      	b.n	80077a2 <_strtod_l+0x72>
 8007b0e:	4b6c      	ldr	r3, [pc, #432]	@ (8007cc0 <_strtod_l+0x590>)
 8007b10:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b14:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007b18:	f7f8 fd76 	bl	8000608 <__aeabi_dmul>
 8007b1c:	4682      	mov	sl, r0
 8007b1e:	4638      	mov	r0, r7
 8007b20:	468b      	mov	fp, r1
 8007b22:	f7f8 fcf7 	bl	8000514 <__aeabi_ui2d>
 8007b26:	4602      	mov	r2, r0
 8007b28:	460b      	mov	r3, r1
 8007b2a:	4650      	mov	r0, sl
 8007b2c:	4659      	mov	r1, fp
 8007b2e:	f7f8 fbb5 	bl	800029c <__adddf3>
 8007b32:	2d0f      	cmp	r5, #15
 8007b34:	4682      	mov	sl, r0
 8007b36:	468b      	mov	fp, r1
 8007b38:	ddd5      	ble.n	8007ae6 <_strtod_l+0x3b6>
 8007b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b3c:	1b2c      	subs	r4, r5, r4
 8007b3e:	441c      	add	r4, r3
 8007b40:	2c00      	cmp	r4, #0
 8007b42:	f340 8093 	ble.w	8007c6c <_strtod_l+0x53c>
 8007b46:	f014 030f 	ands.w	r3, r4, #15
 8007b4a:	d00a      	beq.n	8007b62 <_strtod_l+0x432>
 8007b4c:	495c      	ldr	r1, [pc, #368]	@ (8007cc0 <_strtod_l+0x590>)
 8007b4e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b52:	4652      	mov	r2, sl
 8007b54:	465b      	mov	r3, fp
 8007b56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b5a:	f7f8 fd55 	bl	8000608 <__aeabi_dmul>
 8007b5e:	4682      	mov	sl, r0
 8007b60:	468b      	mov	fp, r1
 8007b62:	f034 040f 	bics.w	r4, r4, #15
 8007b66:	d073      	beq.n	8007c50 <_strtod_l+0x520>
 8007b68:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007b6c:	dd49      	ble.n	8007c02 <_strtod_l+0x4d2>
 8007b6e:	2400      	movs	r4, #0
 8007b70:	46a0      	mov	r8, r4
 8007b72:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007b74:	46a1      	mov	r9, r4
 8007b76:	9a05      	ldr	r2, [sp, #20]
 8007b78:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007cc8 <_strtod_l+0x598>
 8007b7c:	2322      	movs	r3, #34	@ 0x22
 8007b7e:	6013      	str	r3, [r2, #0]
 8007b80:	f04f 0a00 	mov.w	sl, #0
 8007b84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	f43f ae0b 	beq.w	80077a2 <_strtod_l+0x72>
 8007b8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b8e:	9805      	ldr	r0, [sp, #20]
 8007b90:	f7ff f946 	bl	8006e20 <_Bfree>
 8007b94:	9805      	ldr	r0, [sp, #20]
 8007b96:	4649      	mov	r1, r9
 8007b98:	f7ff f942 	bl	8006e20 <_Bfree>
 8007b9c:	9805      	ldr	r0, [sp, #20]
 8007b9e:	4641      	mov	r1, r8
 8007ba0:	f7ff f93e 	bl	8006e20 <_Bfree>
 8007ba4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007ba6:	9805      	ldr	r0, [sp, #20]
 8007ba8:	f7ff f93a 	bl	8006e20 <_Bfree>
 8007bac:	9805      	ldr	r0, [sp, #20]
 8007bae:	4621      	mov	r1, r4
 8007bb0:	f7ff f936 	bl	8006e20 <_Bfree>
 8007bb4:	e5f5      	b.n	80077a2 <_strtod_l+0x72>
 8007bb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bb8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	dbbc      	blt.n	8007b3a <_strtod_l+0x40a>
 8007bc0:	4c3f      	ldr	r4, [pc, #252]	@ (8007cc0 <_strtod_l+0x590>)
 8007bc2:	f1c5 050f 	rsb	r5, r5, #15
 8007bc6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007bca:	4652      	mov	r2, sl
 8007bcc:	465b      	mov	r3, fp
 8007bce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bd2:	f7f8 fd19 	bl	8000608 <__aeabi_dmul>
 8007bd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bd8:	1b5d      	subs	r5, r3, r5
 8007bda:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007bde:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007be2:	e78f      	b.n	8007b04 <_strtod_l+0x3d4>
 8007be4:	3316      	adds	r3, #22
 8007be6:	dba8      	blt.n	8007b3a <_strtod_l+0x40a>
 8007be8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bea:	eba3 0808 	sub.w	r8, r3, r8
 8007bee:	4b34      	ldr	r3, [pc, #208]	@ (8007cc0 <_strtod_l+0x590>)
 8007bf0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007bf4:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007bf8:	4650      	mov	r0, sl
 8007bfa:	4659      	mov	r1, fp
 8007bfc:	f7f8 fe2e 	bl	800085c <__aeabi_ddiv>
 8007c00:	e782      	b.n	8007b08 <_strtod_l+0x3d8>
 8007c02:	2300      	movs	r3, #0
 8007c04:	4f2f      	ldr	r7, [pc, #188]	@ (8007cc4 <_strtod_l+0x594>)
 8007c06:	1124      	asrs	r4, r4, #4
 8007c08:	4650      	mov	r0, sl
 8007c0a:	4659      	mov	r1, fp
 8007c0c:	461e      	mov	r6, r3
 8007c0e:	2c01      	cmp	r4, #1
 8007c10:	dc21      	bgt.n	8007c56 <_strtod_l+0x526>
 8007c12:	b10b      	cbz	r3, 8007c18 <_strtod_l+0x4e8>
 8007c14:	4682      	mov	sl, r0
 8007c16:	468b      	mov	fp, r1
 8007c18:	492a      	ldr	r1, [pc, #168]	@ (8007cc4 <_strtod_l+0x594>)
 8007c1a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007c1e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007c22:	4652      	mov	r2, sl
 8007c24:	465b      	mov	r3, fp
 8007c26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c2a:	f7f8 fced 	bl	8000608 <__aeabi_dmul>
 8007c2e:	4b26      	ldr	r3, [pc, #152]	@ (8007cc8 <_strtod_l+0x598>)
 8007c30:	460a      	mov	r2, r1
 8007c32:	400b      	ands	r3, r1
 8007c34:	4925      	ldr	r1, [pc, #148]	@ (8007ccc <_strtod_l+0x59c>)
 8007c36:	428b      	cmp	r3, r1
 8007c38:	4682      	mov	sl, r0
 8007c3a:	d898      	bhi.n	8007b6e <_strtod_l+0x43e>
 8007c3c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007c40:	428b      	cmp	r3, r1
 8007c42:	bf86      	itte	hi
 8007c44:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007cd0 <_strtod_l+0x5a0>
 8007c48:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8007c4c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007c50:	2300      	movs	r3, #0
 8007c52:	9308      	str	r3, [sp, #32]
 8007c54:	e076      	b.n	8007d44 <_strtod_l+0x614>
 8007c56:	07e2      	lsls	r2, r4, #31
 8007c58:	d504      	bpl.n	8007c64 <_strtod_l+0x534>
 8007c5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c5e:	f7f8 fcd3 	bl	8000608 <__aeabi_dmul>
 8007c62:	2301      	movs	r3, #1
 8007c64:	3601      	adds	r6, #1
 8007c66:	1064      	asrs	r4, r4, #1
 8007c68:	3708      	adds	r7, #8
 8007c6a:	e7d0      	b.n	8007c0e <_strtod_l+0x4de>
 8007c6c:	d0f0      	beq.n	8007c50 <_strtod_l+0x520>
 8007c6e:	4264      	negs	r4, r4
 8007c70:	f014 020f 	ands.w	r2, r4, #15
 8007c74:	d00a      	beq.n	8007c8c <_strtod_l+0x55c>
 8007c76:	4b12      	ldr	r3, [pc, #72]	@ (8007cc0 <_strtod_l+0x590>)
 8007c78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c7c:	4650      	mov	r0, sl
 8007c7e:	4659      	mov	r1, fp
 8007c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c84:	f7f8 fdea 	bl	800085c <__aeabi_ddiv>
 8007c88:	4682      	mov	sl, r0
 8007c8a:	468b      	mov	fp, r1
 8007c8c:	1124      	asrs	r4, r4, #4
 8007c8e:	d0df      	beq.n	8007c50 <_strtod_l+0x520>
 8007c90:	2c1f      	cmp	r4, #31
 8007c92:	dd1f      	ble.n	8007cd4 <_strtod_l+0x5a4>
 8007c94:	2400      	movs	r4, #0
 8007c96:	46a0      	mov	r8, r4
 8007c98:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007c9a:	46a1      	mov	r9, r4
 8007c9c:	9a05      	ldr	r2, [sp, #20]
 8007c9e:	2322      	movs	r3, #34	@ 0x22
 8007ca0:	f04f 0a00 	mov.w	sl, #0
 8007ca4:	f04f 0b00 	mov.w	fp, #0
 8007ca8:	6013      	str	r3, [r2, #0]
 8007caa:	e76b      	b.n	8007b84 <_strtod_l+0x454>
 8007cac:	0800a289 	.word	0x0800a289
 8007cb0:	0800a550 	.word	0x0800a550
 8007cb4:	0800a281 	.word	0x0800a281
 8007cb8:	0800a2b8 	.word	0x0800a2b8
 8007cbc:	0800a3f1 	.word	0x0800a3f1
 8007cc0:	0800a488 	.word	0x0800a488
 8007cc4:	0800a460 	.word	0x0800a460
 8007cc8:	7ff00000 	.word	0x7ff00000
 8007ccc:	7ca00000 	.word	0x7ca00000
 8007cd0:	7fefffff 	.word	0x7fefffff
 8007cd4:	f014 0310 	ands.w	r3, r4, #16
 8007cd8:	bf18      	it	ne
 8007cda:	236a      	movne	r3, #106	@ 0x6a
 8007cdc:	4ea9      	ldr	r6, [pc, #676]	@ (8007f84 <_strtod_l+0x854>)
 8007cde:	9308      	str	r3, [sp, #32]
 8007ce0:	4650      	mov	r0, sl
 8007ce2:	4659      	mov	r1, fp
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	07e7      	lsls	r7, r4, #31
 8007ce8:	d504      	bpl.n	8007cf4 <_strtod_l+0x5c4>
 8007cea:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007cee:	f7f8 fc8b 	bl	8000608 <__aeabi_dmul>
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	1064      	asrs	r4, r4, #1
 8007cf6:	f106 0608 	add.w	r6, r6, #8
 8007cfa:	d1f4      	bne.n	8007ce6 <_strtod_l+0x5b6>
 8007cfc:	b10b      	cbz	r3, 8007d02 <_strtod_l+0x5d2>
 8007cfe:	4682      	mov	sl, r0
 8007d00:	468b      	mov	fp, r1
 8007d02:	9b08      	ldr	r3, [sp, #32]
 8007d04:	b1b3      	cbz	r3, 8007d34 <_strtod_l+0x604>
 8007d06:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007d0a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	4659      	mov	r1, fp
 8007d12:	dd0f      	ble.n	8007d34 <_strtod_l+0x604>
 8007d14:	2b1f      	cmp	r3, #31
 8007d16:	dd56      	ble.n	8007dc6 <_strtod_l+0x696>
 8007d18:	2b34      	cmp	r3, #52	@ 0x34
 8007d1a:	bfde      	ittt	le
 8007d1c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8007d20:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007d24:	4093      	lslle	r3, r2
 8007d26:	f04f 0a00 	mov.w	sl, #0
 8007d2a:	bfcc      	ite	gt
 8007d2c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007d30:	ea03 0b01 	andle.w	fp, r3, r1
 8007d34:	2200      	movs	r2, #0
 8007d36:	2300      	movs	r3, #0
 8007d38:	4650      	mov	r0, sl
 8007d3a:	4659      	mov	r1, fp
 8007d3c:	f7f8 fecc 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d40:	2800      	cmp	r0, #0
 8007d42:	d1a7      	bne.n	8007c94 <_strtod_l+0x564>
 8007d44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d46:	9300      	str	r3, [sp, #0]
 8007d48:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007d4a:	9805      	ldr	r0, [sp, #20]
 8007d4c:	462b      	mov	r3, r5
 8007d4e:	464a      	mov	r2, r9
 8007d50:	f7ff f8ce 	bl	8006ef0 <__s2b>
 8007d54:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007d56:	2800      	cmp	r0, #0
 8007d58:	f43f af09 	beq.w	8007b6e <_strtod_l+0x43e>
 8007d5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d60:	2a00      	cmp	r2, #0
 8007d62:	eba3 0308 	sub.w	r3, r3, r8
 8007d66:	bfa8      	it	ge
 8007d68:	2300      	movge	r3, #0
 8007d6a:	9312      	str	r3, [sp, #72]	@ 0x48
 8007d6c:	2400      	movs	r4, #0
 8007d6e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007d72:	9316      	str	r3, [sp, #88]	@ 0x58
 8007d74:	46a0      	mov	r8, r4
 8007d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d78:	9805      	ldr	r0, [sp, #20]
 8007d7a:	6859      	ldr	r1, [r3, #4]
 8007d7c:	f7ff f810 	bl	8006da0 <_Balloc>
 8007d80:	4681      	mov	r9, r0
 8007d82:	2800      	cmp	r0, #0
 8007d84:	f43f aef7 	beq.w	8007b76 <_strtod_l+0x446>
 8007d88:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d8a:	691a      	ldr	r2, [r3, #16]
 8007d8c:	3202      	adds	r2, #2
 8007d8e:	f103 010c 	add.w	r1, r3, #12
 8007d92:	0092      	lsls	r2, r2, #2
 8007d94:	300c      	adds	r0, #12
 8007d96:	f000 ff37 	bl	8008c08 <memcpy>
 8007d9a:	ec4b ab10 	vmov	d0, sl, fp
 8007d9e:	9805      	ldr	r0, [sp, #20]
 8007da0:	aa1c      	add	r2, sp, #112	@ 0x70
 8007da2:	a91b      	add	r1, sp, #108	@ 0x6c
 8007da4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007da8:	f7ff fbd6 	bl	8007558 <__d2b>
 8007dac:	901a      	str	r0, [sp, #104]	@ 0x68
 8007dae:	2800      	cmp	r0, #0
 8007db0:	f43f aee1 	beq.w	8007b76 <_strtod_l+0x446>
 8007db4:	9805      	ldr	r0, [sp, #20]
 8007db6:	2101      	movs	r1, #1
 8007db8:	f7ff f930 	bl	800701c <__i2b>
 8007dbc:	4680      	mov	r8, r0
 8007dbe:	b948      	cbnz	r0, 8007dd4 <_strtod_l+0x6a4>
 8007dc0:	f04f 0800 	mov.w	r8, #0
 8007dc4:	e6d7      	b.n	8007b76 <_strtod_l+0x446>
 8007dc6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007dca:	fa02 f303 	lsl.w	r3, r2, r3
 8007dce:	ea03 0a0a 	and.w	sl, r3, sl
 8007dd2:	e7af      	b.n	8007d34 <_strtod_l+0x604>
 8007dd4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007dd6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007dd8:	2d00      	cmp	r5, #0
 8007dda:	bfab      	itete	ge
 8007ddc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007dde:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007de0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007de2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007de4:	bfac      	ite	ge
 8007de6:	18ef      	addge	r7, r5, r3
 8007de8:	1b5e      	sublt	r6, r3, r5
 8007dea:	9b08      	ldr	r3, [sp, #32]
 8007dec:	1aed      	subs	r5, r5, r3
 8007dee:	4415      	add	r5, r2
 8007df0:	4b65      	ldr	r3, [pc, #404]	@ (8007f88 <_strtod_l+0x858>)
 8007df2:	3d01      	subs	r5, #1
 8007df4:	429d      	cmp	r5, r3
 8007df6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007dfa:	da50      	bge.n	8007e9e <_strtod_l+0x76e>
 8007dfc:	1b5b      	subs	r3, r3, r5
 8007dfe:	2b1f      	cmp	r3, #31
 8007e00:	eba2 0203 	sub.w	r2, r2, r3
 8007e04:	f04f 0101 	mov.w	r1, #1
 8007e08:	dc3d      	bgt.n	8007e86 <_strtod_l+0x756>
 8007e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e0e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e10:	2300      	movs	r3, #0
 8007e12:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e14:	18bd      	adds	r5, r7, r2
 8007e16:	9b08      	ldr	r3, [sp, #32]
 8007e18:	42af      	cmp	r7, r5
 8007e1a:	4416      	add	r6, r2
 8007e1c:	441e      	add	r6, r3
 8007e1e:	463b      	mov	r3, r7
 8007e20:	bfa8      	it	ge
 8007e22:	462b      	movge	r3, r5
 8007e24:	42b3      	cmp	r3, r6
 8007e26:	bfa8      	it	ge
 8007e28:	4633      	movge	r3, r6
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	bfc2      	ittt	gt
 8007e2e:	1aed      	subgt	r5, r5, r3
 8007e30:	1af6      	subgt	r6, r6, r3
 8007e32:	1aff      	subgt	r7, r7, r3
 8007e34:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	dd16      	ble.n	8007e68 <_strtod_l+0x738>
 8007e3a:	4641      	mov	r1, r8
 8007e3c:	9805      	ldr	r0, [sp, #20]
 8007e3e:	461a      	mov	r2, r3
 8007e40:	f7ff f9a4 	bl	800718c <__pow5mult>
 8007e44:	4680      	mov	r8, r0
 8007e46:	2800      	cmp	r0, #0
 8007e48:	d0ba      	beq.n	8007dc0 <_strtod_l+0x690>
 8007e4a:	4601      	mov	r1, r0
 8007e4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007e4e:	9805      	ldr	r0, [sp, #20]
 8007e50:	f7ff f8fa 	bl	8007048 <__multiply>
 8007e54:	900a      	str	r0, [sp, #40]	@ 0x28
 8007e56:	2800      	cmp	r0, #0
 8007e58:	f43f ae8d 	beq.w	8007b76 <_strtod_l+0x446>
 8007e5c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e5e:	9805      	ldr	r0, [sp, #20]
 8007e60:	f7fe ffde 	bl	8006e20 <_Bfree>
 8007e64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e66:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e68:	2d00      	cmp	r5, #0
 8007e6a:	dc1d      	bgt.n	8007ea8 <_strtod_l+0x778>
 8007e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	dd23      	ble.n	8007eba <_strtod_l+0x78a>
 8007e72:	4649      	mov	r1, r9
 8007e74:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007e76:	9805      	ldr	r0, [sp, #20]
 8007e78:	f7ff f988 	bl	800718c <__pow5mult>
 8007e7c:	4681      	mov	r9, r0
 8007e7e:	b9e0      	cbnz	r0, 8007eba <_strtod_l+0x78a>
 8007e80:	f04f 0900 	mov.w	r9, #0
 8007e84:	e677      	b.n	8007b76 <_strtod_l+0x446>
 8007e86:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007e8a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007e8e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007e92:	35e2      	adds	r5, #226	@ 0xe2
 8007e94:	fa01 f305 	lsl.w	r3, r1, r5
 8007e98:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e9a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007e9c:	e7ba      	b.n	8007e14 <_strtod_l+0x6e4>
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	9310      	str	r3, [sp, #64]	@ 0x40
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ea6:	e7b5      	b.n	8007e14 <_strtod_l+0x6e4>
 8007ea8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007eaa:	9805      	ldr	r0, [sp, #20]
 8007eac:	462a      	mov	r2, r5
 8007eae:	f7ff f9c7 	bl	8007240 <__lshift>
 8007eb2:	901a      	str	r0, [sp, #104]	@ 0x68
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	d1d9      	bne.n	8007e6c <_strtod_l+0x73c>
 8007eb8:	e65d      	b.n	8007b76 <_strtod_l+0x446>
 8007eba:	2e00      	cmp	r6, #0
 8007ebc:	dd07      	ble.n	8007ece <_strtod_l+0x79e>
 8007ebe:	4649      	mov	r1, r9
 8007ec0:	9805      	ldr	r0, [sp, #20]
 8007ec2:	4632      	mov	r2, r6
 8007ec4:	f7ff f9bc 	bl	8007240 <__lshift>
 8007ec8:	4681      	mov	r9, r0
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	d0d8      	beq.n	8007e80 <_strtod_l+0x750>
 8007ece:	2f00      	cmp	r7, #0
 8007ed0:	dd08      	ble.n	8007ee4 <_strtod_l+0x7b4>
 8007ed2:	4641      	mov	r1, r8
 8007ed4:	9805      	ldr	r0, [sp, #20]
 8007ed6:	463a      	mov	r2, r7
 8007ed8:	f7ff f9b2 	bl	8007240 <__lshift>
 8007edc:	4680      	mov	r8, r0
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	f43f ae49 	beq.w	8007b76 <_strtod_l+0x446>
 8007ee4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ee6:	9805      	ldr	r0, [sp, #20]
 8007ee8:	464a      	mov	r2, r9
 8007eea:	f7ff fa31 	bl	8007350 <__mdiff>
 8007eee:	4604      	mov	r4, r0
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	f43f ae40 	beq.w	8007b76 <_strtod_l+0x446>
 8007ef6:	68c3      	ldr	r3, [r0, #12]
 8007ef8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007efa:	2300      	movs	r3, #0
 8007efc:	60c3      	str	r3, [r0, #12]
 8007efe:	4641      	mov	r1, r8
 8007f00:	f7ff fa0a 	bl	8007318 <__mcmp>
 8007f04:	2800      	cmp	r0, #0
 8007f06:	da45      	bge.n	8007f94 <_strtod_l+0x864>
 8007f08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f0a:	ea53 030a 	orrs.w	r3, r3, sl
 8007f0e:	d16b      	bne.n	8007fe8 <_strtod_l+0x8b8>
 8007f10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d167      	bne.n	8007fe8 <_strtod_l+0x8b8>
 8007f18:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f1c:	0d1b      	lsrs	r3, r3, #20
 8007f1e:	051b      	lsls	r3, r3, #20
 8007f20:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007f24:	d960      	bls.n	8007fe8 <_strtod_l+0x8b8>
 8007f26:	6963      	ldr	r3, [r4, #20]
 8007f28:	b913      	cbnz	r3, 8007f30 <_strtod_l+0x800>
 8007f2a:	6923      	ldr	r3, [r4, #16]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	dd5b      	ble.n	8007fe8 <_strtod_l+0x8b8>
 8007f30:	4621      	mov	r1, r4
 8007f32:	2201      	movs	r2, #1
 8007f34:	9805      	ldr	r0, [sp, #20]
 8007f36:	f7ff f983 	bl	8007240 <__lshift>
 8007f3a:	4641      	mov	r1, r8
 8007f3c:	4604      	mov	r4, r0
 8007f3e:	f7ff f9eb 	bl	8007318 <__mcmp>
 8007f42:	2800      	cmp	r0, #0
 8007f44:	dd50      	ble.n	8007fe8 <_strtod_l+0x8b8>
 8007f46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f4a:	9a08      	ldr	r2, [sp, #32]
 8007f4c:	0d1b      	lsrs	r3, r3, #20
 8007f4e:	051b      	lsls	r3, r3, #20
 8007f50:	2a00      	cmp	r2, #0
 8007f52:	d06a      	beq.n	800802a <_strtod_l+0x8fa>
 8007f54:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007f58:	d867      	bhi.n	800802a <_strtod_l+0x8fa>
 8007f5a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007f5e:	f67f ae9d 	bls.w	8007c9c <_strtod_l+0x56c>
 8007f62:	4b0a      	ldr	r3, [pc, #40]	@ (8007f8c <_strtod_l+0x85c>)
 8007f64:	4650      	mov	r0, sl
 8007f66:	4659      	mov	r1, fp
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f7f8 fb4d 	bl	8000608 <__aeabi_dmul>
 8007f6e:	4b08      	ldr	r3, [pc, #32]	@ (8007f90 <_strtod_l+0x860>)
 8007f70:	400b      	ands	r3, r1
 8007f72:	4682      	mov	sl, r0
 8007f74:	468b      	mov	fp, r1
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f47f ae08 	bne.w	8007b8c <_strtod_l+0x45c>
 8007f7c:	9a05      	ldr	r2, [sp, #20]
 8007f7e:	2322      	movs	r3, #34	@ 0x22
 8007f80:	6013      	str	r3, [r2, #0]
 8007f82:	e603      	b.n	8007b8c <_strtod_l+0x45c>
 8007f84:	0800a578 	.word	0x0800a578
 8007f88:	fffffc02 	.word	0xfffffc02
 8007f8c:	39500000 	.word	0x39500000
 8007f90:	7ff00000 	.word	0x7ff00000
 8007f94:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007f98:	d165      	bne.n	8008066 <_strtod_l+0x936>
 8007f9a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007f9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007fa0:	b35a      	cbz	r2, 8007ffa <_strtod_l+0x8ca>
 8007fa2:	4a9f      	ldr	r2, [pc, #636]	@ (8008220 <_strtod_l+0xaf0>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d12b      	bne.n	8008000 <_strtod_l+0x8d0>
 8007fa8:	9b08      	ldr	r3, [sp, #32]
 8007faa:	4651      	mov	r1, sl
 8007fac:	b303      	cbz	r3, 8007ff0 <_strtod_l+0x8c0>
 8007fae:	4b9d      	ldr	r3, [pc, #628]	@ (8008224 <_strtod_l+0xaf4>)
 8007fb0:	465a      	mov	r2, fp
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007fb8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007fbc:	d81b      	bhi.n	8007ff6 <_strtod_l+0x8c6>
 8007fbe:	0d1b      	lsrs	r3, r3, #20
 8007fc0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc8:	4299      	cmp	r1, r3
 8007fca:	d119      	bne.n	8008000 <_strtod_l+0x8d0>
 8007fcc:	4b96      	ldr	r3, [pc, #600]	@ (8008228 <_strtod_l+0xaf8>)
 8007fce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d102      	bne.n	8007fda <_strtod_l+0x8aa>
 8007fd4:	3101      	adds	r1, #1
 8007fd6:	f43f adce 	beq.w	8007b76 <_strtod_l+0x446>
 8007fda:	4b92      	ldr	r3, [pc, #584]	@ (8008224 <_strtod_l+0xaf4>)
 8007fdc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007fde:	401a      	ands	r2, r3
 8007fe0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007fe4:	f04f 0a00 	mov.w	sl, #0
 8007fe8:	9b08      	ldr	r3, [sp, #32]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d1b9      	bne.n	8007f62 <_strtod_l+0x832>
 8007fee:	e5cd      	b.n	8007b8c <_strtod_l+0x45c>
 8007ff0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007ff4:	e7e8      	b.n	8007fc8 <_strtod_l+0x898>
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	e7e6      	b.n	8007fc8 <_strtod_l+0x898>
 8007ffa:	ea53 030a 	orrs.w	r3, r3, sl
 8007ffe:	d0a2      	beq.n	8007f46 <_strtod_l+0x816>
 8008000:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008002:	b1db      	cbz	r3, 800803c <_strtod_l+0x90c>
 8008004:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008006:	4213      	tst	r3, r2
 8008008:	d0ee      	beq.n	8007fe8 <_strtod_l+0x8b8>
 800800a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800800c:	9a08      	ldr	r2, [sp, #32]
 800800e:	4650      	mov	r0, sl
 8008010:	4659      	mov	r1, fp
 8008012:	b1bb      	cbz	r3, 8008044 <_strtod_l+0x914>
 8008014:	f7ff fb6e 	bl	80076f4 <sulp>
 8008018:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800801c:	ec53 2b10 	vmov	r2, r3, d0
 8008020:	f7f8 f93c 	bl	800029c <__adddf3>
 8008024:	4682      	mov	sl, r0
 8008026:	468b      	mov	fp, r1
 8008028:	e7de      	b.n	8007fe8 <_strtod_l+0x8b8>
 800802a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800802e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008032:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008036:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800803a:	e7d5      	b.n	8007fe8 <_strtod_l+0x8b8>
 800803c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800803e:	ea13 0f0a 	tst.w	r3, sl
 8008042:	e7e1      	b.n	8008008 <_strtod_l+0x8d8>
 8008044:	f7ff fb56 	bl	80076f4 <sulp>
 8008048:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800804c:	ec53 2b10 	vmov	r2, r3, d0
 8008050:	f7f8 f922 	bl	8000298 <__aeabi_dsub>
 8008054:	2200      	movs	r2, #0
 8008056:	2300      	movs	r3, #0
 8008058:	4682      	mov	sl, r0
 800805a:	468b      	mov	fp, r1
 800805c:	f7f8 fd3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8008060:	2800      	cmp	r0, #0
 8008062:	d0c1      	beq.n	8007fe8 <_strtod_l+0x8b8>
 8008064:	e61a      	b.n	8007c9c <_strtod_l+0x56c>
 8008066:	4641      	mov	r1, r8
 8008068:	4620      	mov	r0, r4
 800806a:	f7ff facd 	bl	8007608 <__ratio>
 800806e:	ec57 6b10 	vmov	r6, r7, d0
 8008072:	2200      	movs	r2, #0
 8008074:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008078:	4630      	mov	r0, r6
 800807a:	4639      	mov	r1, r7
 800807c:	f7f8 fd40 	bl	8000b00 <__aeabi_dcmple>
 8008080:	2800      	cmp	r0, #0
 8008082:	d06f      	beq.n	8008164 <_strtod_l+0xa34>
 8008084:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008086:	2b00      	cmp	r3, #0
 8008088:	d17a      	bne.n	8008180 <_strtod_l+0xa50>
 800808a:	f1ba 0f00 	cmp.w	sl, #0
 800808e:	d158      	bne.n	8008142 <_strtod_l+0xa12>
 8008090:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008092:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008096:	2b00      	cmp	r3, #0
 8008098:	d15a      	bne.n	8008150 <_strtod_l+0xa20>
 800809a:	4b64      	ldr	r3, [pc, #400]	@ (800822c <_strtod_l+0xafc>)
 800809c:	2200      	movs	r2, #0
 800809e:	4630      	mov	r0, r6
 80080a0:	4639      	mov	r1, r7
 80080a2:	f7f8 fd23 	bl	8000aec <__aeabi_dcmplt>
 80080a6:	2800      	cmp	r0, #0
 80080a8:	d159      	bne.n	800815e <_strtod_l+0xa2e>
 80080aa:	4630      	mov	r0, r6
 80080ac:	4639      	mov	r1, r7
 80080ae:	4b60      	ldr	r3, [pc, #384]	@ (8008230 <_strtod_l+0xb00>)
 80080b0:	2200      	movs	r2, #0
 80080b2:	f7f8 faa9 	bl	8000608 <__aeabi_dmul>
 80080b6:	4606      	mov	r6, r0
 80080b8:	460f      	mov	r7, r1
 80080ba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80080be:	9606      	str	r6, [sp, #24]
 80080c0:	9307      	str	r3, [sp, #28]
 80080c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080c6:	4d57      	ldr	r5, [pc, #348]	@ (8008224 <_strtod_l+0xaf4>)
 80080c8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80080cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080ce:	401d      	ands	r5, r3
 80080d0:	4b58      	ldr	r3, [pc, #352]	@ (8008234 <_strtod_l+0xb04>)
 80080d2:	429d      	cmp	r5, r3
 80080d4:	f040 80b2 	bne.w	800823c <_strtod_l+0xb0c>
 80080d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080da:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80080de:	ec4b ab10 	vmov	d0, sl, fp
 80080e2:	f7ff f9c9 	bl	8007478 <__ulp>
 80080e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080ea:	ec51 0b10 	vmov	r0, r1, d0
 80080ee:	f7f8 fa8b 	bl	8000608 <__aeabi_dmul>
 80080f2:	4652      	mov	r2, sl
 80080f4:	465b      	mov	r3, fp
 80080f6:	f7f8 f8d1 	bl	800029c <__adddf3>
 80080fa:	460b      	mov	r3, r1
 80080fc:	4949      	ldr	r1, [pc, #292]	@ (8008224 <_strtod_l+0xaf4>)
 80080fe:	4a4e      	ldr	r2, [pc, #312]	@ (8008238 <_strtod_l+0xb08>)
 8008100:	4019      	ands	r1, r3
 8008102:	4291      	cmp	r1, r2
 8008104:	4682      	mov	sl, r0
 8008106:	d942      	bls.n	800818e <_strtod_l+0xa5e>
 8008108:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800810a:	4b47      	ldr	r3, [pc, #284]	@ (8008228 <_strtod_l+0xaf8>)
 800810c:	429a      	cmp	r2, r3
 800810e:	d103      	bne.n	8008118 <_strtod_l+0x9e8>
 8008110:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008112:	3301      	adds	r3, #1
 8008114:	f43f ad2f 	beq.w	8007b76 <_strtod_l+0x446>
 8008118:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008228 <_strtod_l+0xaf8>
 800811c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008120:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008122:	9805      	ldr	r0, [sp, #20]
 8008124:	f7fe fe7c 	bl	8006e20 <_Bfree>
 8008128:	9805      	ldr	r0, [sp, #20]
 800812a:	4649      	mov	r1, r9
 800812c:	f7fe fe78 	bl	8006e20 <_Bfree>
 8008130:	9805      	ldr	r0, [sp, #20]
 8008132:	4641      	mov	r1, r8
 8008134:	f7fe fe74 	bl	8006e20 <_Bfree>
 8008138:	9805      	ldr	r0, [sp, #20]
 800813a:	4621      	mov	r1, r4
 800813c:	f7fe fe70 	bl	8006e20 <_Bfree>
 8008140:	e619      	b.n	8007d76 <_strtod_l+0x646>
 8008142:	f1ba 0f01 	cmp.w	sl, #1
 8008146:	d103      	bne.n	8008150 <_strtod_l+0xa20>
 8008148:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800814a:	2b00      	cmp	r3, #0
 800814c:	f43f ada6 	beq.w	8007c9c <_strtod_l+0x56c>
 8008150:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008200 <_strtod_l+0xad0>
 8008154:	4f35      	ldr	r7, [pc, #212]	@ (800822c <_strtod_l+0xafc>)
 8008156:	ed8d 7b06 	vstr	d7, [sp, #24]
 800815a:	2600      	movs	r6, #0
 800815c:	e7b1      	b.n	80080c2 <_strtod_l+0x992>
 800815e:	4f34      	ldr	r7, [pc, #208]	@ (8008230 <_strtod_l+0xb00>)
 8008160:	2600      	movs	r6, #0
 8008162:	e7aa      	b.n	80080ba <_strtod_l+0x98a>
 8008164:	4b32      	ldr	r3, [pc, #200]	@ (8008230 <_strtod_l+0xb00>)
 8008166:	4630      	mov	r0, r6
 8008168:	4639      	mov	r1, r7
 800816a:	2200      	movs	r2, #0
 800816c:	f7f8 fa4c 	bl	8000608 <__aeabi_dmul>
 8008170:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008172:	4606      	mov	r6, r0
 8008174:	460f      	mov	r7, r1
 8008176:	2b00      	cmp	r3, #0
 8008178:	d09f      	beq.n	80080ba <_strtod_l+0x98a>
 800817a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800817e:	e7a0      	b.n	80080c2 <_strtod_l+0x992>
 8008180:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008208 <_strtod_l+0xad8>
 8008184:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008188:	ec57 6b17 	vmov	r6, r7, d7
 800818c:	e799      	b.n	80080c2 <_strtod_l+0x992>
 800818e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008192:	9b08      	ldr	r3, [sp, #32]
 8008194:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1c1      	bne.n	8008120 <_strtod_l+0x9f0>
 800819c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80081a0:	0d1b      	lsrs	r3, r3, #20
 80081a2:	051b      	lsls	r3, r3, #20
 80081a4:	429d      	cmp	r5, r3
 80081a6:	d1bb      	bne.n	8008120 <_strtod_l+0x9f0>
 80081a8:	4630      	mov	r0, r6
 80081aa:	4639      	mov	r1, r7
 80081ac:	f7f8 fd8c 	bl	8000cc8 <__aeabi_d2lz>
 80081b0:	f7f8 f9fc 	bl	80005ac <__aeabi_l2d>
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	4630      	mov	r0, r6
 80081ba:	4639      	mov	r1, r7
 80081bc:	f7f8 f86c 	bl	8000298 <__aeabi_dsub>
 80081c0:	460b      	mov	r3, r1
 80081c2:	4602      	mov	r2, r0
 80081c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80081c8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80081cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081ce:	ea46 060a 	orr.w	r6, r6, sl
 80081d2:	431e      	orrs	r6, r3
 80081d4:	d06f      	beq.n	80082b6 <_strtod_l+0xb86>
 80081d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008210 <_strtod_l+0xae0>)
 80081d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081dc:	f7f8 fc86 	bl	8000aec <__aeabi_dcmplt>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	f47f acd3 	bne.w	8007b8c <_strtod_l+0x45c>
 80081e6:	a30c      	add	r3, pc, #48	@ (adr r3, 8008218 <_strtod_l+0xae8>)
 80081e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80081f0:	f7f8 fc9a 	bl	8000b28 <__aeabi_dcmpgt>
 80081f4:	2800      	cmp	r0, #0
 80081f6:	d093      	beq.n	8008120 <_strtod_l+0x9f0>
 80081f8:	e4c8      	b.n	8007b8c <_strtod_l+0x45c>
 80081fa:	bf00      	nop
 80081fc:	f3af 8000 	nop.w
 8008200:	00000000 	.word	0x00000000
 8008204:	bff00000 	.word	0xbff00000
 8008208:	00000000 	.word	0x00000000
 800820c:	3ff00000 	.word	0x3ff00000
 8008210:	94a03595 	.word	0x94a03595
 8008214:	3fdfffff 	.word	0x3fdfffff
 8008218:	35afe535 	.word	0x35afe535
 800821c:	3fe00000 	.word	0x3fe00000
 8008220:	000fffff 	.word	0x000fffff
 8008224:	7ff00000 	.word	0x7ff00000
 8008228:	7fefffff 	.word	0x7fefffff
 800822c:	3ff00000 	.word	0x3ff00000
 8008230:	3fe00000 	.word	0x3fe00000
 8008234:	7fe00000 	.word	0x7fe00000
 8008238:	7c9fffff 	.word	0x7c9fffff
 800823c:	9b08      	ldr	r3, [sp, #32]
 800823e:	b323      	cbz	r3, 800828a <_strtod_l+0xb5a>
 8008240:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008244:	d821      	bhi.n	800828a <_strtod_l+0xb5a>
 8008246:	a328      	add	r3, pc, #160	@ (adr r3, 80082e8 <_strtod_l+0xbb8>)
 8008248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824c:	4630      	mov	r0, r6
 800824e:	4639      	mov	r1, r7
 8008250:	f7f8 fc56 	bl	8000b00 <__aeabi_dcmple>
 8008254:	b1a0      	cbz	r0, 8008280 <_strtod_l+0xb50>
 8008256:	4639      	mov	r1, r7
 8008258:	4630      	mov	r0, r6
 800825a:	f7f8 fcad 	bl	8000bb8 <__aeabi_d2uiz>
 800825e:	2801      	cmp	r0, #1
 8008260:	bf38      	it	cc
 8008262:	2001      	movcc	r0, #1
 8008264:	f7f8 f956 	bl	8000514 <__aeabi_ui2d>
 8008268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800826a:	4606      	mov	r6, r0
 800826c:	460f      	mov	r7, r1
 800826e:	b9fb      	cbnz	r3, 80082b0 <_strtod_l+0xb80>
 8008270:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008274:	9014      	str	r0, [sp, #80]	@ 0x50
 8008276:	9315      	str	r3, [sp, #84]	@ 0x54
 8008278:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800827c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008280:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008282:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008286:	1b5b      	subs	r3, r3, r5
 8008288:	9311      	str	r3, [sp, #68]	@ 0x44
 800828a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800828e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008292:	f7ff f8f1 	bl	8007478 <__ulp>
 8008296:	4650      	mov	r0, sl
 8008298:	ec53 2b10 	vmov	r2, r3, d0
 800829c:	4659      	mov	r1, fp
 800829e:	f7f8 f9b3 	bl	8000608 <__aeabi_dmul>
 80082a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80082a6:	f7f7 fff9 	bl	800029c <__adddf3>
 80082aa:	4682      	mov	sl, r0
 80082ac:	468b      	mov	fp, r1
 80082ae:	e770      	b.n	8008192 <_strtod_l+0xa62>
 80082b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80082b4:	e7e0      	b.n	8008278 <_strtod_l+0xb48>
 80082b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80082f0 <_strtod_l+0xbc0>)
 80082b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082bc:	f7f8 fc16 	bl	8000aec <__aeabi_dcmplt>
 80082c0:	e798      	b.n	80081f4 <_strtod_l+0xac4>
 80082c2:	2300      	movs	r3, #0
 80082c4:	930e      	str	r3, [sp, #56]	@ 0x38
 80082c6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80082c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082ca:	6013      	str	r3, [r2, #0]
 80082cc:	f7ff ba6d 	b.w	80077aa <_strtod_l+0x7a>
 80082d0:	2a65      	cmp	r2, #101	@ 0x65
 80082d2:	f43f ab68 	beq.w	80079a6 <_strtod_l+0x276>
 80082d6:	2a45      	cmp	r2, #69	@ 0x45
 80082d8:	f43f ab65 	beq.w	80079a6 <_strtod_l+0x276>
 80082dc:	2301      	movs	r3, #1
 80082de:	f7ff bba0 	b.w	8007a22 <_strtod_l+0x2f2>
 80082e2:	bf00      	nop
 80082e4:	f3af 8000 	nop.w
 80082e8:	ffc00000 	.word	0xffc00000
 80082ec:	41dfffff 	.word	0x41dfffff
 80082f0:	94a03595 	.word	0x94a03595
 80082f4:	3fcfffff 	.word	0x3fcfffff

080082f8 <_strtod_r>:
 80082f8:	4b01      	ldr	r3, [pc, #4]	@ (8008300 <_strtod_r+0x8>)
 80082fa:	f7ff ba19 	b.w	8007730 <_strtod_l>
 80082fe:	bf00      	nop
 8008300:	20000068 	.word	0x20000068

08008304 <_strtol_l.isra.0>:
 8008304:	2b24      	cmp	r3, #36	@ 0x24
 8008306:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800830a:	4686      	mov	lr, r0
 800830c:	4690      	mov	r8, r2
 800830e:	d801      	bhi.n	8008314 <_strtol_l.isra.0+0x10>
 8008310:	2b01      	cmp	r3, #1
 8008312:	d106      	bne.n	8008322 <_strtol_l.isra.0+0x1e>
 8008314:	f7fd fdb8 	bl	8005e88 <__errno>
 8008318:	2316      	movs	r3, #22
 800831a:	6003      	str	r3, [r0, #0]
 800831c:	2000      	movs	r0, #0
 800831e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008322:	4834      	ldr	r0, [pc, #208]	@ (80083f4 <_strtol_l.isra.0+0xf0>)
 8008324:	460d      	mov	r5, r1
 8008326:	462a      	mov	r2, r5
 8008328:	f815 4b01 	ldrb.w	r4, [r5], #1
 800832c:	5d06      	ldrb	r6, [r0, r4]
 800832e:	f016 0608 	ands.w	r6, r6, #8
 8008332:	d1f8      	bne.n	8008326 <_strtol_l.isra.0+0x22>
 8008334:	2c2d      	cmp	r4, #45	@ 0x2d
 8008336:	d110      	bne.n	800835a <_strtol_l.isra.0+0x56>
 8008338:	782c      	ldrb	r4, [r5, #0]
 800833a:	2601      	movs	r6, #1
 800833c:	1c95      	adds	r5, r2, #2
 800833e:	f033 0210 	bics.w	r2, r3, #16
 8008342:	d115      	bne.n	8008370 <_strtol_l.isra.0+0x6c>
 8008344:	2c30      	cmp	r4, #48	@ 0x30
 8008346:	d10d      	bne.n	8008364 <_strtol_l.isra.0+0x60>
 8008348:	782a      	ldrb	r2, [r5, #0]
 800834a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800834e:	2a58      	cmp	r2, #88	@ 0x58
 8008350:	d108      	bne.n	8008364 <_strtol_l.isra.0+0x60>
 8008352:	786c      	ldrb	r4, [r5, #1]
 8008354:	3502      	adds	r5, #2
 8008356:	2310      	movs	r3, #16
 8008358:	e00a      	b.n	8008370 <_strtol_l.isra.0+0x6c>
 800835a:	2c2b      	cmp	r4, #43	@ 0x2b
 800835c:	bf04      	itt	eq
 800835e:	782c      	ldrbeq	r4, [r5, #0]
 8008360:	1c95      	addeq	r5, r2, #2
 8008362:	e7ec      	b.n	800833e <_strtol_l.isra.0+0x3a>
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1f6      	bne.n	8008356 <_strtol_l.isra.0+0x52>
 8008368:	2c30      	cmp	r4, #48	@ 0x30
 800836a:	bf14      	ite	ne
 800836c:	230a      	movne	r3, #10
 800836e:	2308      	moveq	r3, #8
 8008370:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008374:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8008378:	2200      	movs	r2, #0
 800837a:	fbbc f9f3 	udiv	r9, ip, r3
 800837e:	4610      	mov	r0, r2
 8008380:	fb03 ca19 	mls	sl, r3, r9, ip
 8008384:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008388:	2f09      	cmp	r7, #9
 800838a:	d80f      	bhi.n	80083ac <_strtol_l.isra.0+0xa8>
 800838c:	463c      	mov	r4, r7
 800838e:	42a3      	cmp	r3, r4
 8008390:	dd1b      	ble.n	80083ca <_strtol_l.isra.0+0xc6>
 8008392:	1c57      	adds	r7, r2, #1
 8008394:	d007      	beq.n	80083a6 <_strtol_l.isra.0+0xa2>
 8008396:	4581      	cmp	r9, r0
 8008398:	d314      	bcc.n	80083c4 <_strtol_l.isra.0+0xc0>
 800839a:	d101      	bne.n	80083a0 <_strtol_l.isra.0+0x9c>
 800839c:	45a2      	cmp	sl, r4
 800839e:	db11      	blt.n	80083c4 <_strtol_l.isra.0+0xc0>
 80083a0:	fb00 4003 	mla	r0, r0, r3, r4
 80083a4:	2201      	movs	r2, #1
 80083a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083aa:	e7eb      	b.n	8008384 <_strtol_l.isra.0+0x80>
 80083ac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80083b0:	2f19      	cmp	r7, #25
 80083b2:	d801      	bhi.n	80083b8 <_strtol_l.isra.0+0xb4>
 80083b4:	3c37      	subs	r4, #55	@ 0x37
 80083b6:	e7ea      	b.n	800838e <_strtol_l.isra.0+0x8a>
 80083b8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80083bc:	2f19      	cmp	r7, #25
 80083be:	d804      	bhi.n	80083ca <_strtol_l.isra.0+0xc6>
 80083c0:	3c57      	subs	r4, #87	@ 0x57
 80083c2:	e7e4      	b.n	800838e <_strtol_l.isra.0+0x8a>
 80083c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80083c8:	e7ed      	b.n	80083a6 <_strtol_l.isra.0+0xa2>
 80083ca:	1c53      	adds	r3, r2, #1
 80083cc:	d108      	bne.n	80083e0 <_strtol_l.isra.0+0xdc>
 80083ce:	2322      	movs	r3, #34	@ 0x22
 80083d0:	f8ce 3000 	str.w	r3, [lr]
 80083d4:	4660      	mov	r0, ip
 80083d6:	f1b8 0f00 	cmp.w	r8, #0
 80083da:	d0a0      	beq.n	800831e <_strtol_l.isra.0+0x1a>
 80083dc:	1e69      	subs	r1, r5, #1
 80083de:	e006      	b.n	80083ee <_strtol_l.isra.0+0xea>
 80083e0:	b106      	cbz	r6, 80083e4 <_strtol_l.isra.0+0xe0>
 80083e2:	4240      	negs	r0, r0
 80083e4:	f1b8 0f00 	cmp.w	r8, #0
 80083e8:	d099      	beq.n	800831e <_strtol_l.isra.0+0x1a>
 80083ea:	2a00      	cmp	r2, #0
 80083ec:	d1f6      	bne.n	80083dc <_strtol_l.isra.0+0xd8>
 80083ee:	f8c8 1000 	str.w	r1, [r8]
 80083f2:	e794      	b.n	800831e <_strtol_l.isra.0+0x1a>
 80083f4:	0800a5a1 	.word	0x0800a5a1

080083f8 <_strtol_r>:
 80083f8:	f7ff bf84 	b.w	8008304 <_strtol_l.isra.0>

080083fc <__ssputs_r>:
 80083fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008400:	688e      	ldr	r6, [r1, #8]
 8008402:	461f      	mov	r7, r3
 8008404:	42be      	cmp	r6, r7
 8008406:	680b      	ldr	r3, [r1, #0]
 8008408:	4682      	mov	sl, r0
 800840a:	460c      	mov	r4, r1
 800840c:	4690      	mov	r8, r2
 800840e:	d82d      	bhi.n	800846c <__ssputs_r+0x70>
 8008410:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008414:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008418:	d026      	beq.n	8008468 <__ssputs_r+0x6c>
 800841a:	6965      	ldr	r5, [r4, #20]
 800841c:	6909      	ldr	r1, [r1, #16]
 800841e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008422:	eba3 0901 	sub.w	r9, r3, r1
 8008426:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800842a:	1c7b      	adds	r3, r7, #1
 800842c:	444b      	add	r3, r9
 800842e:	106d      	asrs	r5, r5, #1
 8008430:	429d      	cmp	r5, r3
 8008432:	bf38      	it	cc
 8008434:	461d      	movcc	r5, r3
 8008436:	0553      	lsls	r3, r2, #21
 8008438:	d527      	bpl.n	800848a <__ssputs_r+0x8e>
 800843a:	4629      	mov	r1, r5
 800843c:	f7fe fc24 	bl	8006c88 <_malloc_r>
 8008440:	4606      	mov	r6, r0
 8008442:	b360      	cbz	r0, 800849e <__ssputs_r+0xa2>
 8008444:	6921      	ldr	r1, [r4, #16]
 8008446:	464a      	mov	r2, r9
 8008448:	f000 fbde 	bl	8008c08 <memcpy>
 800844c:	89a3      	ldrh	r3, [r4, #12]
 800844e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008452:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008456:	81a3      	strh	r3, [r4, #12]
 8008458:	6126      	str	r6, [r4, #16]
 800845a:	6165      	str	r5, [r4, #20]
 800845c:	444e      	add	r6, r9
 800845e:	eba5 0509 	sub.w	r5, r5, r9
 8008462:	6026      	str	r6, [r4, #0]
 8008464:	60a5      	str	r5, [r4, #8]
 8008466:	463e      	mov	r6, r7
 8008468:	42be      	cmp	r6, r7
 800846a:	d900      	bls.n	800846e <__ssputs_r+0x72>
 800846c:	463e      	mov	r6, r7
 800846e:	6820      	ldr	r0, [r4, #0]
 8008470:	4632      	mov	r2, r6
 8008472:	4641      	mov	r1, r8
 8008474:	f000 fb6a 	bl	8008b4c <memmove>
 8008478:	68a3      	ldr	r3, [r4, #8]
 800847a:	1b9b      	subs	r3, r3, r6
 800847c:	60a3      	str	r3, [r4, #8]
 800847e:	6823      	ldr	r3, [r4, #0]
 8008480:	4433      	add	r3, r6
 8008482:	6023      	str	r3, [r4, #0]
 8008484:	2000      	movs	r0, #0
 8008486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800848a:	462a      	mov	r2, r5
 800848c:	f000 ff51 	bl	8009332 <_realloc_r>
 8008490:	4606      	mov	r6, r0
 8008492:	2800      	cmp	r0, #0
 8008494:	d1e0      	bne.n	8008458 <__ssputs_r+0x5c>
 8008496:	6921      	ldr	r1, [r4, #16]
 8008498:	4650      	mov	r0, sl
 800849a:	f7fe fb81 	bl	8006ba0 <_free_r>
 800849e:	230c      	movs	r3, #12
 80084a0:	f8ca 3000 	str.w	r3, [sl]
 80084a4:	89a3      	ldrh	r3, [r4, #12]
 80084a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084aa:	81a3      	strh	r3, [r4, #12]
 80084ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80084b0:	e7e9      	b.n	8008486 <__ssputs_r+0x8a>
	...

080084b4 <_svfiprintf_r>:
 80084b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b8:	4698      	mov	r8, r3
 80084ba:	898b      	ldrh	r3, [r1, #12]
 80084bc:	061b      	lsls	r3, r3, #24
 80084be:	b09d      	sub	sp, #116	@ 0x74
 80084c0:	4607      	mov	r7, r0
 80084c2:	460d      	mov	r5, r1
 80084c4:	4614      	mov	r4, r2
 80084c6:	d510      	bpl.n	80084ea <_svfiprintf_r+0x36>
 80084c8:	690b      	ldr	r3, [r1, #16]
 80084ca:	b973      	cbnz	r3, 80084ea <_svfiprintf_r+0x36>
 80084cc:	2140      	movs	r1, #64	@ 0x40
 80084ce:	f7fe fbdb 	bl	8006c88 <_malloc_r>
 80084d2:	6028      	str	r0, [r5, #0]
 80084d4:	6128      	str	r0, [r5, #16]
 80084d6:	b930      	cbnz	r0, 80084e6 <_svfiprintf_r+0x32>
 80084d8:	230c      	movs	r3, #12
 80084da:	603b      	str	r3, [r7, #0]
 80084dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80084e0:	b01d      	add	sp, #116	@ 0x74
 80084e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e6:	2340      	movs	r3, #64	@ 0x40
 80084e8:	616b      	str	r3, [r5, #20]
 80084ea:	2300      	movs	r3, #0
 80084ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ee:	2320      	movs	r3, #32
 80084f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80084f8:	2330      	movs	r3, #48	@ 0x30
 80084fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008698 <_svfiprintf_r+0x1e4>
 80084fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008502:	f04f 0901 	mov.w	r9, #1
 8008506:	4623      	mov	r3, r4
 8008508:	469a      	mov	sl, r3
 800850a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800850e:	b10a      	cbz	r2, 8008514 <_svfiprintf_r+0x60>
 8008510:	2a25      	cmp	r2, #37	@ 0x25
 8008512:	d1f9      	bne.n	8008508 <_svfiprintf_r+0x54>
 8008514:	ebba 0b04 	subs.w	fp, sl, r4
 8008518:	d00b      	beq.n	8008532 <_svfiprintf_r+0x7e>
 800851a:	465b      	mov	r3, fp
 800851c:	4622      	mov	r2, r4
 800851e:	4629      	mov	r1, r5
 8008520:	4638      	mov	r0, r7
 8008522:	f7ff ff6b 	bl	80083fc <__ssputs_r>
 8008526:	3001      	adds	r0, #1
 8008528:	f000 80a7 	beq.w	800867a <_svfiprintf_r+0x1c6>
 800852c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800852e:	445a      	add	r2, fp
 8008530:	9209      	str	r2, [sp, #36]	@ 0x24
 8008532:	f89a 3000 	ldrb.w	r3, [sl]
 8008536:	2b00      	cmp	r3, #0
 8008538:	f000 809f 	beq.w	800867a <_svfiprintf_r+0x1c6>
 800853c:	2300      	movs	r3, #0
 800853e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008542:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008546:	f10a 0a01 	add.w	sl, sl, #1
 800854a:	9304      	str	r3, [sp, #16]
 800854c:	9307      	str	r3, [sp, #28]
 800854e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008552:	931a      	str	r3, [sp, #104]	@ 0x68
 8008554:	4654      	mov	r4, sl
 8008556:	2205      	movs	r2, #5
 8008558:	f814 1b01 	ldrb.w	r1, [r4], #1
 800855c:	484e      	ldr	r0, [pc, #312]	@ (8008698 <_svfiprintf_r+0x1e4>)
 800855e:	f7f7 fe3f 	bl	80001e0 <memchr>
 8008562:	9a04      	ldr	r2, [sp, #16]
 8008564:	b9d8      	cbnz	r0, 800859e <_svfiprintf_r+0xea>
 8008566:	06d0      	lsls	r0, r2, #27
 8008568:	bf44      	itt	mi
 800856a:	2320      	movmi	r3, #32
 800856c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008570:	0711      	lsls	r1, r2, #28
 8008572:	bf44      	itt	mi
 8008574:	232b      	movmi	r3, #43	@ 0x2b
 8008576:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800857a:	f89a 3000 	ldrb.w	r3, [sl]
 800857e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008580:	d015      	beq.n	80085ae <_svfiprintf_r+0xfa>
 8008582:	9a07      	ldr	r2, [sp, #28]
 8008584:	4654      	mov	r4, sl
 8008586:	2000      	movs	r0, #0
 8008588:	f04f 0c0a 	mov.w	ip, #10
 800858c:	4621      	mov	r1, r4
 800858e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008592:	3b30      	subs	r3, #48	@ 0x30
 8008594:	2b09      	cmp	r3, #9
 8008596:	d94b      	bls.n	8008630 <_svfiprintf_r+0x17c>
 8008598:	b1b0      	cbz	r0, 80085c8 <_svfiprintf_r+0x114>
 800859a:	9207      	str	r2, [sp, #28]
 800859c:	e014      	b.n	80085c8 <_svfiprintf_r+0x114>
 800859e:	eba0 0308 	sub.w	r3, r0, r8
 80085a2:	fa09 f303 	lsl.w	r3, r9, r3
 80085a6:	4313      	orrs	r3, r2
 80085a8:	9304      	str	r3, [sp, #16]
 80085aa:	46a2      	mov	sl, r4
 80085ac:	e7d2      	b.n	8008554 <_svfiprintf_r+0xa0>
 80085ae:	9b03      	ldr	r3, [sp, #12]
 80085b0:	1d19      	adds	r1, r3, #4
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	9103      	str	r1, [sp, #12]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	bfbb      	ittet	lt
 80085ba:	425b      	neglt	r3, r3
 80085bc:	f042 0202 	orrlt.w	r2, r2, #2
 80085c0:	9307      	strge	r3, [sp, #28]
 80085c2:	9307      	strlt	r3, [sp, #28]
 80085c4:	bfb8      	it	lt
 80085c6:	9204      	strlt	r2, [sp, #16]
 80085c8:	7823      	ldrb	r3, [r4, #0]
 80085ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80085cc:	d10a      	bne.n	80085e4 <_svfiprintf_r+0x130>
 80085ce:	7863      	ldrb	r3, [r4, #1]
 80085d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80085d2:	d132      	bne.n	800863a <_svfiprintf_r+0x186>
 80085d4:	9b03      	ldr	r3, [sp, #12]
 80085d6:	1d1a      	adds	r2, r3, #4
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	9203      	str	r2, [sp, #12]
 80085dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085e0:	3402      	adds	r4, #2
 80085e2:	9305      	str	r3, [sp, #20]
 80085e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80086a8 <_svfiprintf_r+0x1f4>
 80085e8:	7821      	ldrb	r1, [r4, #0]
 80085ea:	2203      	movs	r2, #3
 80085ec:	4650      	mov	r0, sl
 80085ee:	f7f7 fdf7 	bl	80001e0 <memchr>
 80085f2:	b138      	cbz	r0, 8008604 <_svfiprintf_r+0x150>
 80085f4:	9b04      	ldr	r3, [sp, #16]
 80085f6:	eba0 000a 	sub.w	r0, r0, sl
 80085fa:	2240      	movs	r2, #64	@ 0x40
 80085fc:	4082      	lsls	r2, r0
 80085fe:	4313      	orrs	r3, r2
 8008600:	3401      	adds	r4, #1
 8008602:	9304      	str	r3, [sp, #16]
 8008604:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008608:	4824      	ldr	r0, [pc, #144]	@ (800869c <_svfiprintf_r+0x1e8>)
 800860a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800860e:	2206      	movs	r2, #6
 8008610:	f7f7 fde6 	bl	80001e0 <memchr>
 8008614:	2800      	cmp	r0, #0
 8008616:	d036      	beq.n	8008686 <_svfiprintf_r+0x1d2>
 8008618:	4b21      	ldr	r3, [pc, #132]	@ (80086a0 <_svfiprintf_r+0x1ec>)
 800861a:	bb1b      	cbnz	r3, 8008664 <_svfiprintf_r+0x1b0>
 800861c:	9b03      	ldr	r3, [sp, #12]
 800861e:	3307      	adds	r3, #7
 8008620:	f023 0307 	bic.w	r3, r3, #7
 8008624:	3308      	adds	r3, #8
 8008626:	9303      	str	r3, [sp, #12]
 8008628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800862a:	4433      	add	r3, r6
 800862c:	9309      	str	r3, [sp, #36]	@ 0x24
 800862e:	e76a      	b.n	8008506 <_svfiprintf_r+0x52>
 8008630:	fb0c 3202 	mla	r2, ip, r2, r3
 8008634:	460c      	mov	r4, r1
 8008636:	2001      	movs	r0, #1
 8008638:	e7a8      	b.n	800858c <_svfiprintf_r+0xd8>
 800863a:	2300      	movs	r3, #0
 800863c:	3401      	adds	r4, #1
 800863e:	9305      	str	r3, [sp, #20]
 8008640:	4619      	mov	r1, r3
 8008642:	f04f 0c0a 	mov.w	ip, #10
 8008646:	4620      	mov	r0, r4
 8008648:	f810 2b01 	ldrb.w	r2, [r0], #1
 800864c:	3a30      	subs	r2, #48	@ 0x30
 800864e:	2a09      	cmp	r2, #9
 8008650:	d903      	bls.n	800865a <_svfiprintf_r+0x1a6>
 8008652:	2b00      	cmp	r3, #0
 8008654:	d0c6      	beq.n	80085e4 <_svfiprintf_r+0x130>
 8008656:	9105      	str	r1, [sp, #20]
 8008658:	e7c4      	b.n	80085e4 <_svfiprintf_r+0x130>
 800865a:	fb0c 2101 	mla	r1, ip, r1, r2
 800865e:	4604      	mov	r4, r0
 8008660:	2301      	movs	r3, #1
 8008662:	e7f0      	b.n	8008646 <_svfiprintf_r+0x192>
 8008664:	ab03      	add	r3, sp, #12
 8008666:	9300      	str	r3, [sp, #0]
 8008668:	462a      	mov	r2, r5
 800866a:	4b0e      	ldr	r3, [pc, #56]	@ (80086a4 <_svfiprintf_r+0x1f0>)
 800866c:	a904      	add	r1, sp, #16
 800866e:	4638      	mov	r0, r7
 8008670:	f7fc fbc8 	bl	8004e04 <_printf_float>
 8008674:	1c42      	adds	r2, r0, #1
 8008676:	4606      	mov	r6, r0
 8008678:	d1d6      	bne.n	8008628 <_svfiprintf_r+0x174>
 800867a:	89ab      	ldrh	r3, [r5, #12]
 800867c:	065b      	lsls	r3, r3, #25
 800867e:	f53f af2d 	bmi.w	80084dc <_svfiprintf_r+0x28>
 8008682:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008684:	e72c      	b.n	80084e0 <_svfiprintf_r+0x2c>
 8008686:	ab03      	add	r3, sp, #12
 8008688:	9300      	str	r3, [sp, #0]
 800868a:	462a      	mov	r2, r5
 800868c:	4b05      	ldr	r3, [pc, #20]	@ (80086a4 <_svfiprintf_r+0x1f0>)
 800868e:	a904      	add	r1, sp, #16
 8008690:	4638      	mov	r0, r7
 8008692:	f7fc fe4f 	bl	8005334 <_printf_i>
 8008696:	e7ed      	b.n	8008674 <_svfiprintf_r+0x1c0>
 8008698:	0800a39d 	.word	0x0800a39d
 800869c:	0800a3a7 	.word	0x0800a3a7
 80086a0:	08004e05 	.word	0x08004e05
 80086a4:	080083fd 	.word	0x080083fd
 80086a8:	0800a3a3 	.word	0x0800a3a3

080086ac <__sfputc_r>:
 80086ac:	6893      	ldr	r3, [r2, #8]
 80086ae:	3b01      	subs	r3, #1
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	b410      	push	{r4}
 80086b4:	6093      	str	r3, [r2, #8]
 80086b6:	da08      	bge.n	80086ca <__sfputc_r+0x1e>
 80086b8:	6994      	ldr	r4, [r2, #24]
 80086ba:	42a3      	cmp	r3, r4
 80086bc:	db01      	blt.n	80086c2 <__sfputc_r+0x16>
 80086be:	290a      	cmp	r1, #10
 80086c0:	d103      	bne.n	80086ca <__sfputc_r+0x1e>
 80086c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086c6:	f7fd baf8 	b.w	8005cba <__swbuf_r>
 80086ca:	6813      	ldr	r3, [r2, #0]
 80086cc:	1c58      	adds	r0, r3, #1
 80086ce:	6010      	str	r0, [r2, #0]
 80086d0:	7019      	strb	r1, [r3, #0]
 80086d2:	4608      	mov	r0, r1
 80086d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086d8:	4770      	bx	lr

080086da <__sfputs_r>:
 80086da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086dc:	4606      	mov	r6, r0
 80086de:	460f      	mov	r7, r1
 80086e0:	4614      	mov	r4, r2
 80086e2:	18d5      	adds	r5, r2, r3
 80086e4:	42ac      	cmp	r4, r5
 80086e6:	d101      	bne.n	80086ec <__sfputs_r+0x12>
 80086e8:	2000      	movs	r0, #0
 80086ea:	e007      	b.n	80086fc <__sfputs_r+0x22>
 80086ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086f0:	463a      	mov	r2, r7
 80086f2:	4630      	mov	r0, r6
 80086f4:	f7ff ffda 	bl	80086ac <__sfputc_r>
 80086f8:	1c43      	adds	r3, r0, #1
 80086fa:	d1f3      	bne.n	80086e4 <__sfputs_r+0xa>
 80086fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008700 <_vfiprintf_r>:
 8008700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008704:	460d      	mov	r5, r1
 8008706:	b09d      	sub	sp, #116	@ 0x74
 8008708:	4614      	mov	r4, r2
 800870a:	4698      	mov	r8, r3
 800870c:	4606      	mov	r6, r0
 800870e:	b118      	cbz	r0, 8008718 <_vfiprintf_r+0x18>
 8008710:	6a03      	ldr	r3, [r0, #32]
 8008712:	b90b      	cbnz	r3, 8008718 <_vfiprintf_r+0x18>
 8008714:	f7fd f9c6 	bl	8005aa4 <__sinit>
 8008718:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800871a:	07d9      	lsls	r1, r3, #31
 800871c:	d405      	bmi.n	800872a <_vfiprintf_r+0x2a>
 800871e:	89ab      	ldrh	r3, [r5, #12]
 8008720:	059a      	lsls	r2, r3, #22
 8008722:	d402      	bmi.n	800872a <_vfiprintf_r+0x2a>
 8008724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008726:	f7fd fbda 	bl	8005ede <__retarget_lock_acquire_recursive>
 800872a:	89ab      	ldrh	r3, [r5, #12]
 800872c:	071b      	lsls	r3, r3, #28
 800872e:	d501      	bpl.n	8008734 <_vfiprintf_r+0x34>
 8008730:	692b      	ldr	r3, [r5, #16]
 8008732:	b99b      	cbnz	r3, 800875c <_vfiprintf_r+0x5c>
 8008734:	4629      	mov	r1, r5
 8008736:	4630      	mov	r0, r6
 8008738:	f7fd fafe 	bl	8005d38 <__swsetup_r>
 800873c:	b170      	cbz	r0, 800875c <_vfiprintf_r+0x5c>
 800873e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008740:	07dc      	lsls	r4, r3, #31
 8008742:	d504      	bpl.n	800874e <_vfiprintf_r+0x4e>
 8008744:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008748:	b01d      	add	sp, #116	@ 0x74
 800874a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800874e:	89ab      	ldrh	r3, [r5, #12]
 8008750:	0598      	lsls	r0, r3, #22
 8008752:	d4f7      	bmi.n	8008744 <_vfiprintf_r+0x44>
 8008754:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008756:	f7fd fbc3 	bl	8005ee0 <__retarget_lock_release_recursive>
 800875a:	e7f3      	b.n	8008744 <_vfiprintf_r+0x44>
 800875c:	2300      	movs	r3, #0
 800875e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008760:	2320      	movs	r3, #32
 8008762:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008766:	f8cd 800c 	str.w	r8, [sp, #12]
 800876a:	2330      	movs	r3, #48	@ 0x30
 800876c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800891c <_vfiprintf_r+0x21c>
 8008770:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008774:	f04f 0901 	mov.w	r9, #1
 8008778:	4623      	mov	r3, r4
 800877a:	469a      	mov	sl, r3
 800877c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008780:	b10a      	cbz	r2, 8008786 <_vfiprintf_r+0x86>
 8008782:	2a25      	cmp	r2, #37	@ 0x25
 8008784:	d1f9      	bne.n	800877a <_vfiprintf_r+0x7a>
 8008786:	ebba 0b04 	subs.w	fp, sl, r4
 800878a:	d00b      	beq.n	80087a4 <_vfiprintf_r+0xa4>
 800878c:	465b      	mov	r3, fp
 800878e:	4622      	mov	r2, r4
 8008790:	4629      	mov	r1, r5
 8008792:	4630      	mov	r0, r6
 8008794:	f7ff ffa1 	bl	80086da <__sfputs_r>
 8008798:	3001      	adds	r0, #1
 800879a:	f000 80a7 	beq.w	80088ec <_vfiprintf_r+0x1ec>
 800879e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087a0:	445a      	add	r2, fp
 80087a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80087a4:	f89a 3000 	ldrb.w	r3, [sl]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	f000 809f 	beq.w	80088ec <_vfiprintf_r+0x1ec>
 80087ae:	2300      	movs	r3, #0
 80087b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80087b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087b8:	f10a 0a01 	add.w	sl, sl, #1
 80087bc:	9304      	str	r3, [sp, #16]
 80087be:	9307      	str	r3, [sp, #28]
 80087c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80087c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80087c6:	4654      	mov	r4, sl
 80087c8:	2205      	movs	r2, #5
 80087ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ce:	4853      	ldr	r0, [pc, #332]	@ (800891c <_vfiprintf_r+0x21c>)
 80087d0:	f7f7 fd06 	bl	80001e0 <memchr>
 80087d4:	9a04      	ldr	r2, [sp, #16]
 80087d6:	b9d8      	cbnz	r0, 8008810 <_vfiprintf_r+0x110>
 80087d8:	06d1      	lsls	r1, r2, #27
 80087da:	bf44      	itt	mi
 80087dc:	2320      	movmi	r3, #32
 80087de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087e2:	0713      	lsls	r3, r2, #28
 80087e4:	bf44      	itt	mi
 80087e6:	232b      	movmi	r3, #43	@ 0x2b
 80087e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087ec:	f89a 3000 	ldrb.w	r3, [sl]
 80087f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80087f2:	d015      	beq.n	8008820 <_vfiprintf_r+0x120>
 80087f4:	9a07      	ldr	r2, [sp, #28]
 80087f6:	4654      	mov	r4, sl
 80087f8:	2000      	movs	r0, #0
 80087fa:	f04f 0c0a 	mov.w	ip, #10
 80087fe:	4621      	mov	r1, r4
 8008800:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008804:	3b30      	subs	r3, #48	@ 0x30
 8008806:	2b09      	cmp	r3, #9
 8008808:	d94b      	bls.n	80088a2 <_vfiprintf_r+0x1a2>
 800880a:	b1b0      	cbz	r0, 800883a <_vfiprintf_r+0x13a>
 800880c:	9207      	str	r2, [sp, #28]
 800880e:	e014      	b.n	800883a <_vfiprintf_r+0x13a>
 8008810:	eba0 0308 	sub.w	r3, r0, r8
 8008814:	fa09 f303 	lsl.w	r3, r9, r3
 8008818:	4313      	orrs	r3, r2
 800881a:	9304      	str	r3, [sp, #16]
 800881c:	46a2      	mov	sl, r4
 800881e:	e7d2      	b.n	80087c6 <_vfiprintf_r+0xc6>
 8008820:	9b03      	ldr	r3, [sp, #12]
 8008822:	1d19      	adds	r1, r3, #4
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	9103      	str	r1, [sp, #12]
 8008828:	2b00      	cmp	r3, #0
 800882a:	bfbb      	ittet	lt
 800882c:	425b      	neglt	r3, r3
 800882e:	f042 0202 	orrlt.w	r2, r2, #2
 8008832:	9307      	strge	r3, [sp, #28]
 8008834:	9307      	strlt	r3, [sp, #28]
 8008836:	bfb8      	it	lt
 8008838:	9204      	strlt	r2, [sp, #16]
 800883a:	7823      	ldrb	r3, [r4, #0]
 800883c:	2b2e      	cmp	r3, #46	@ 0x2e
 800883e:	d10a      	bne.n	8008856 <_vfiprintf_r+0x156>
 8008840:	7863      	ldrb	r3, [r4, #1]
 8008842:	2b2a      	cmp	r3, #42	@ 0x2a
 8008844:	d132      	bne.n	80088ac <_vfiprintf_r+0x1ac>
 8008846:	9b03      	ldr	r3, [sp, #12]
 8008848:	1d1a      	adds	r2, r3, #4
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	9203      	str	r2, [sp, #12]
 800884e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008852:	3402      	adds	r4, #2
 8008854:	9305      	str	r3, [sp, #20]
 8008856:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800892c <_vfiprintf_r+0x22c>
 800885a:	7821      	ldrb	r1, [r4, #0]
 800885c:	2203      	movs	r2, #3
 800885e:	4650      	mov	r0, sl
 8008860:	f7f7 fcbe 	bl	80001e0 <memchr>
 8008864:	b138      	cbz	r0, 8008876 <_vfiprintf_r+0x176>
 8008866:	9b04      	ldr	r3, [sp, #16]
 8008868:	eba0 000a 	sub.w	r0, r0, sl
 800886c:	2240      	movs	r2, #64	@ 0x40
 800886e:	4082      	lsls	r2, r0
 8008870:	4313      	orrs	r3, r2
 8008872:	3401      	adds	r4, #1
 8008874:	9304      	str	r3, [sp, #16]
 8008876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800887a:	4829      	ldr	r0, [pc, #164]	@ (8008920 <_vfiprintf_r+0x220>)
 800887c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008880:	2206      	movs	r2, #6
 8008882:	f7f7 fcad 	bl	80001e0 <memchr>
 8008886:	2800      	cmp	r0, #0
 8008888:	d03f      	beq.n	800890a <_vfiprintf_r+0x20a>
 800888a:	4b26      	ldr	r3, [pc, #152]	@ (8008924 <_vfiprintf_r+0x224>)
 800888c:	bb1b      	cbnz	r3, 80088d6 <_vfiprintf_r+0x1d6>
 800888e:	9b03      	ldr	r3, [sp, #12]
 8008890:	3307      	adds	r3, #7
 8008892:	f023 0307 	bic.w	r3, r3, #7
 8008896:	3308      	adds	r3, #8
 8008898:	9303      	str	r3, [sp, #12]
 800889a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800889c:	443b      	add	r3, r7
 800889e:	9309      	str	r3, [sp, #36]	@ 0x24
 80088a0:	e76a      	b.n	8008778 <_vfiprintf_r+0x78>
 80088a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80088a6:	460c      	mov	r4, r1
 80088a8:	2001      	movs	r0, #1
 80088aa:	e7a8      	b.n	80087fe <_vfiprintf_r+0xfe>
 80088ac:	2300      	movs	r3, #0
 80088ae:	3401      	adds	r4, #1
 80088b0:	9305      	str	r3, [sp, #20]
 80088b2:	4619      	mov	r1, r3
 80088b4:	f04f 0c0a 	mov.w	ip, #10
 80088b8:	4620      	mov	r0, r4
 80088ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088be:	3a30      	subs	r2, #48	@ 0x30
 80088c0:	2a09      	cmp	r2, #9
 80088c2:	d903      	bls.n	80088cc <_vfiprintf_r+0x1cc>
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d0c6      	beq.n	8008856 <_vfiprintf_r+0x156>
 80088c8:	9105      	str	r1, [sp, #20]
 80088ca:	e7c4      	b.n	8008856 <_vfiprintf_r+0x156>
 80088cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80088d0:	4604      	mov	r4, r0
 80088d2:	2301      	movs	r3, #1
 80088d4:	e7f0      	b.n	80088b8 <_vfiprintf_r+0x1b8>
 80088d6:	ab03      	add	r3, sp, #12
 80088d8:	9300      	str	r3, [sp, #0]
 80088da:	462a      	mov	r2, r5
 80088dc:	4b12      	ldr	r3, [pc, #72]	@ (8008928 <_vfiprintf_r+0x228>)
 80088de:	a904      	add	r1, sp, #16
 80088e0:	4630      	mov	r0, r6
 80088e2:	f7fc fa8f 	bl	8004e04 <_printf_float>
 80088e6:	4607      	mov	r7, r0
 80088e8:	1c78      	adds	r0, r7, #1
 80088ea:	d1d6      	bne.n	800889a <_vfiprintf_r+0x19a>
 80088ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088ee:	07d9      	lsls	r1, r3, #31
 80088f0:	d405      	bmi.n	80088fe <_vfiprintf_r+0x1fe>
 80088f2:	89ab      	ldrh	r3, [r5, #12]
 80088f4:	059a      	lsls	r2, r3, #22
 80088f6:	d402      	bmi.n	80088fe <_vfiprintf_r+0x1fe>
 80088f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088fa:	f7fd faf1 	bl	8005ee0 <__retarget_lock_release_recursive>
 80088fe:	89ab      	ldrh	r3, [r5, #12]
 8008900:	065b      	lsls	r3, r3, #25
 8008902:	f53f af1f 	bmi.w	8008744 <_vfiprintf_r+0x44>
 8008906:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008908:	e71e      	b.n	8008748 <_vfiprintf_r+0x48>
 800890a:	ab03      	add	r3, sp, #12
 800890c:	9300      	str	r3, [sp, #0]
 800890e:	462a      	mov	r2, r5
 8008910:	4b05      	ldr	r3, [pc, #20]	@ (8008928 <_vfiprintf_r+0x228>)
 8008912:	a904      	add	r1, sp, #16
 8008914:	4630      	mov	r0, r6
 8008916:	f7fc fd0d 	bl	8005334 <_printf_i>
 800891a:	e7e4      	b.n	80088e6 <_vfiprintf_r+0x1e6>
 800891c:	0800a39d 	.word	0x0800a39d
 8008920:	0800a3a7 	.word	0x0800a3a7
 8008924:	08004e05 	.word	0x08004e05
 8008928:	080086db 	.word	0x080086db
 800892c:	0800a3a3 	.word	0x0800a3a3

08008930 <__sflush_r>:
 8008930:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008938:	0716      	lsls	r6, r2, #28
 800893a:	4605      	mov	r5, r0
 800893c:	460c      	mov	r4, r1
 800893e:	d454      	bmi.n	80089ea <__sflush_r+0xba>
 8008940:	684b      	ldr	r3, [r1, #4]
 8008942:	2b00      	cmp	r3, #0
 8008944:	dc02      	bgt.n	800894c <__sflush_r+0x1c>
 8008946:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008948:	2b00      	cmp	r3, #0
 800894a:	dd48      	ble.n	80089de <__sflush_r+0xae>
 800894c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800894e:	2e00      	cmp	r6, #0
 8008950:	d045      	beq.n	80089de <__sflush_r+0xae>
 8008952:	2300      	movs	r3, #0
 8008954:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008958:	682f      	ldr	r7, [r5, #0]
 800895a:	6a21      	ldr	r1, [r4, #32]
 800895c:	602b      	str	r3, [r5, #0]
 800895e:	d030      	beq.n	80089c2 <__sflush_r+0x92>
 8008960:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008962:	89a3      	ldrh	r3, [r4, #12]
 8008964:	0759      	lsls	r1, r3, #29
 8008966:	d505      	bpl.n	8008974 <__sflush_r+0x44>
 8008968:	6863      	ldr	r3, [r4, #4]
 800896a:	1ad2      	subs	r2, r2, r3
 800896c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800896e:	b10b      	cbz	r3, 8008974 <__sflush_r+0x44>
 8008970:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008972:	1ad2      	subs	r2, r2, r3
 8008974:	2300      	movs	r3, #0
 8008976:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008978:	6a21      	ldr	r1, [r4, #32]
 800897a:	4628      	mov	r0, r5
 800897c:	47b0      	blx	r6
 800897e:	1c43      	adds	r3, r0, #1
 8008980:	89a3      	ldrh	r3, [r4, #12]
 8008982:	d106      	bne.n	8008992 <__sflush_r+0x62>
 8008984:	6829      	ldr	r1, [r5, #0]
 8008986:	291d      	cmp	r1, #29
 8008988:	d82b      	bhi.n	80089e2 <__sflush_r+0xb2>
 800898a:	4a2a      	ldr	r2, [pc, #168]	@ (8008a34 <__sflush_r+0x104>)
 800898c:	40ca      	lsrs	r2, r1
 800898e:	07d6      	lsls	r6, r2, #31
 8008990:	d527      	bpl.n	80089e2 <__sflush_r+0xb2>
 8008992:	2200      	movs	r2, #0
 8008994:	6062      	str	r2, [r4, #4]
 8008996:	04d9      	lsls	r1, r3, #19
 8008998:	6922      	ldr	r2, [r4, #16]
 800899a:	6022      	str	r2, [r4, #0]
 800899c:	d504      	bpl.n	80089a8 <__sflush_r+0x78>
 800899e:	1c42      	adds	r2, r0, #1
 80089a0:	d101      	bne.n	80089a6 <__sflush_r+0x76>
 80089a2:	682b      	ldr	r3, [r5, #0]
 80089a4:	b903      	cbnz	r3, 80089a8 <__sflush_r+0x78>
 80089a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80089a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80089aa:	602f      	str	r7, [r5, #0]
 80089ac:	b1b9      	cbz	r1, 80089de <__sflush_r+0xae>
 80089ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80089b2:	4299      	cmp	r1, r3
 80089b4:	d002      	beq.n	80089bc <__sflush_r+0x8c>
 80089b6:	4628      	mov	r0, r5
 80089b8:	f7fe f8f2 	bl	8006ba0 <_free_r>
 80089bc:	2300      	movs	r3, #0
 80089be:	6363      	str	r3, [r4, #52]	@ 0x34
 80089c0:	e00d      	b.n	80089de <__sflush_r+0xae>
 80089c2:	2301      	movs	r3, #1
 80089c4:	4628      	mov	r0, r5
 80089c6:	47b0      	blx	r6
 80089c8:	4602      	mov	r2, r0
 80089ca:	1c50      	adds	r0, r2, #1
 80089cc:	d1c9      	bne.n	8008962 <__sflush_r+0x32>
 80089ce:	682b      	ldr	r3, [r5, #0]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d0c6      	beq.n	8008962 <__sflush_r+0x32>
 80089d4:	2b1d      	cmp	r3, #29
 80089d6:	d001      	beq.n	80089dc <__sflush_r+0xac>
 80089d8:	2b16      	cmp	r3, #22
 80089da:	d11e      	bne.n	8008a1a <__sflush_r+0xea>
 80089dc:	602f      	str	r7, [r5, #0]
 80089de:	2000      	movs	r0, #0
 80089e0:	e022      	b.n	8008a28 <__sflush_r+0xf8>
 80089e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089e6:	b21b      	sxth	r3, r3
 80089e8:	e01b      	b.n	8008a22 <__sflush_r+0xf2>
 80089ea:	690f      	ldr	r7, [r1, #16]
 80089ec:	2f00      	cmp	r7, #0
 80089ee:	d0f6      	beq.n	80089de <__sflush_r+0xae>
 80089f0:	0793      	lsls	r3, r2, #30
 80089f2:	680e      	ldr	r6, [r1, #0]
 80089f4:	bf08      	it	eq
 80089f6:	694b      	ldreq	r3, [r1, #20]
 80089f8:	600f      	str	r7, [r1, #0]
 80089fa:	bf18      	it	ne
 80089fc:	2300      	movne	r3, #0
 80089fe:	eba6 0807 	sub.w	r8, r6, r7
 8008a02:	608b      	str	r3, [r1, #8]
 8008a04:	f1b8 0f00 	cmp.w	r8, #0
 8008a08:	dde9      	ble.n	80089de <__sflush_r+0xae>
 8008a0a:	6a21      	ldr	r1, [r4, #32]
 8008a0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008a0e:	4643      	mov	r3, r8
 8008a10:	463a      	mov	r2, r7
 8008a12:	4628      	mov	r0, r5
 8008a14:	47b0      	blx	r6
 8008a16:	2800      	cmp	r0, #0
 8008a18:	dc08      	bgt.n	8008a2c <__sflush_r+0xfc>
 8008a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a22:	81a3      	strh	r3, [r4, #12]
 8008a24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a2c:	4407      	add	r7, r0
 8008a2e:	eba8 0800 	sub.w	r8, r8, r0
 8008a32:	e7e7      	b.n	8008a04 <__sflush_r+0xd4>
 8008a34:	20400001 	.word	0x20400001

08008a38 <_fflush_r>:
 8008a38:	b538      	push	{r3, r4, r5, lr}
 8008a3a:	690b      	ldr	r3, [r1, #16]
 8008a3c:	4605      	mov	r5, r0
 8008a3e:	460c      	mov	r4, r1
 8008a40:	b913      	cbnz	r3, 8008a48 <_fflush_r+0x10>
 8008a42:	2500      	movs	r5, #0
 8008a44:	4628      	mov	r0, r5
 8008a46:	bd38      	pop	{r3, r4, r5, pc}
 8008a48:	b118      	cbz	r0, 8008a52 <_fflush_r+0x1a>
 8008a4a:	6a03      	ldr	r3, [r0, #32]
 8008a4c:	b90b      	cbnz	r3, 8008a52 <_fflush_r+0x1a>
 8008a4e:	f7fd f829 	bl	8005aa4 <__sinit>
 8008a52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d0f3      	beq.n	8008a42 <_fflush_r+0xa>
 8008a5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008a5c:	07d0      	lsls	r0, r2, #31
 8008a5e:	d404      	bmi.n	8008a6a <_fflush_r+0x32>
 8008a60:	0599      	lsls	r1, r3, #22
 8008a62:	d402      	bmi.n	8008a6a <_fflush_r+0x32>
 8008a64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a66:	f7fd fa3a 	bl	8005ede <__retarget_lock_acquire_recursive>
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	4621      	mov	r1, r4
 8008a6e:	f7ff ff5f 	bl	8008930 <__sflush_r>
 8008a72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a74:	07da      	lsls	r2, r3, #31
 8008a76:	4605      	mov	r5, r0
 8008a78:	d4e4      	bmi.n	8008a44 <_fflush_r+0xc>
 8008a7a:	89a3      	ldrh	r3, [r4, #12]
 8008a7c:	059b      	lsls	r3, r3, #22
 8008a7e:	d4e1      	bmi.n	8008a44 <_fflush_r+0xc>
 8008a80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a82:	f7fd fa2d 	bl	8005ee0 <__retarget_lock_release_recursive>
 8008a86:	e7dd      	b.n	8008a44 <_fflush_r+0xc>

08008a88 <__swhatbuf_r>:
 8008a88:	b570      	push	{r4, r5, r6, lr}
 8008a8a:	460c      	mov	r4, r1
 8008a8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a90:	2900      	cmp	r1, #0
 8008a92:	b096      	sub	sp, #88	@ 0x58
 8008a94:	4615      	mov	r5, r2
 8008a96:	461e      	mov	r6, r3
 8008a98:	da0d      	bge.n	8008ab6 <__swhatbuf_r+0x2e>
 8008a9a:	89a3      	ldrh	r3, [r4, #12]
 8008a9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008aa0:	f04f 0100 	mov.w	r1, #0
 8008aa4:	bf14      	ite	ne
 8008aa6:	2340      	movne	r3, #64	@ 0x40
 8008aa8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008aac:	2000      	movs	r0, #0
 8008aae:	6031      	str	r1, [r6, #0]
 8008ab0:	602b      	str	r3, [r5, #0]
 8008ab2:	b016      	add	sp, #88	@ 0x58
 8008ab4:	bd70      	pop	{r4, r5, r6, pc}
 8008ab6:	466a      	mov	r2, sp
 8008ab8:	f000 f874 	bl	8008ba4 <_fstat_r>
 8008abc:	2800      	cmp	r0, #0
 8008abe:	dbec      	blt.n	8008a9a <__swhatbuf_r+0x12>
 8008ac0:	9901      	ldr	r1, [sp, #4]
 8008ac2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008ac6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008aca:	4259      	negs	r1, r3
 8008acc:	4159      	adcs	r1, r3
 8008ace:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ad2:	e7eb      	b.n	8008aac <__swhatbuf_r+0x24>

08008ad4 <__smakebuf_r>:
 8008ad4:	898b      	ldrh	r3, [r1, #12]
 8008ad6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ad8:	079d      	lsls	r5, r3, #30
 8008ada:	4606      	mov	r6, r0
 8008adc:	460c      	mov	r4, r1
 8008ade:	d507      	bpl.n	8008af0 <__smakebuf_r+0x1c>
 8008ae0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008ae4:	6023      	str	r3, [r4, #0]
 8008ae6:	6123      	str	r3, [r4, #16]
 8008ae8:	2301      	movs	r3, #1
 8008aea:	6163      	str	r3, [r4, #20]
 8008aec:	b003      	add	sp, #12
 8008aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008af0:	ab01      	add	r3, sp, #4
 8008af2:	466a      	mov	r2, sp
 8008af4:	f7ff ffc8 	bl	8008a88 <__swhatbuf_r>
 8008af8:	9f00      	ldr	r7, [sp, #0]
 8008afa:	4605      	mov	r5, r0
 8008afc:	4639      	mov	r1, r7
 8008afe:	4630      	mov	r0, r6
 8008b00:	f7fe f8c2 	bl	8006c88 <_malloc_r>
 8008b04:	b948      	cbnz	r0, 8008b1a <__smakebuf_r+0x46>
 8008b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b0a:	059a      	lsls	r2, r3, #22
 8008b0c:	d4ee      	bmi.n	8008aec <__smakebuf_r+0x18>
 8008b0e:	f023 0303 	bic.w	r3, r3, #3
 8008b12:	f043 0302 	orr.w	r3, r3, #2
 8008b16:	81a3      	strh	r3, [r4, #12]
 8008b18:	e7e2      	b.n	8008ae0 <__smakebuf_r+0xc>
 8008b1a:	89a3      	ldrh	r3, [r4, #12]
 8008b1c:	6020      	str	r0, [r4, #0]
 8008b1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b22:	81a3      	strh	r3, [r4, #12]
 8008b24:	9b01      	ldr	r3, [sp, #4]
 8008b26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008b2a:	b15b      	cbz	r3, 8008b44 <__smakebuf_r+0x70>
 8008b2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b30:	4630      	mov	r0, r6
 8008b32:	f000 f849 	bl	8008bc8 <_isatty_r>
 8008b36:	b128      	cbz	r0, 8008b44 <__smakebuf_r+0x70>
 8008b38:	89a3      	ldrh	r3, [r4, #12]
 8008b3a:	f023 0303 	bic.w	r3, r3, #3
 8008b3e:	f043 0301 	orr.w	r3, r3, #1
 8008b42:	81a3      	strh	r3, [r4, #12]
 8008b44:	89a3      	ldrh	r3, [r4, #12]
 8008b46:	431d      	orrs	r5, r3
 8008b48:	81a5      	strh	r5, [r4, #12]
 8008b4a:	e7cf      	b.n	8008aec <__smakebuf_r+0x18>

08008b4c <memmove>:
 8008b4c:	4288      	cmp	r0, r1
 8008b4e:	b510      	push	{r4, lr}
 8008b50:	eb01 0402 	add.w	r4, r1, r2
 8008b54:	d902      	bls.n	8008b5c <memmove+0x10>
 8008b56:	4284      	cmp	r4, r0
 8008b58:	4623      	mov	r3, r4
 8008b5a:	d807      	bhi.n	8008b6c <memmove+0x20>
 8008b5c:	1e43      	subs	r3, r0, #1
 8008b5e:	42a1      	cmp	r1, r4
 8008b60:	d008      	beq.n	8008b74 <memmove+0x28>
 8008b62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b6a:	e7f8      	b.n	8008b5e <memmove+0x12>
 8008b6c:	4402      	add	r2, r0
 8008b6e:	4601      	mov	r1, r0
 8008b70:	428a      	cmp	r2, r1
 8008b72:	d100      	bne.n	8008b76 <memmove+0x2a>
 8008b74:	bd10      	pop	{r4, pc}
 8008b76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b7e:	e7f7      	b.n	8008b70 <memmove+0x24>

08008b80 <strncmp>:
 8008b80:	b510      	push	{r4, lr}
 8008b82:	b16a      	cbz	r2, 8008ba0 <strncmp+0x20>
 8008b84:	3901      	subs	r1, #1
 8008b86:	1884      	adds	r4, r0, r2
 8008b88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b8c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d103      	bne.n	8008b9c <strncmp+0x1c>
 8008b94:	42a0      	cmp	r0, r4
 8008b96:	d001      	beq.n	8008b9c <strncmp+0x1c>
 8008b98:	2a00      	cmp	r2, #0
 8008b9a:	d1f5      	bne.n	8008b88 <strncmp+0x8>
 8008b9c:	1ad0      	subs	r0, r2, r3
 8008b9e:	bd10      	pop	{r4, pc}
 8008ba0:	4610      	mov	r0, r2
 8008ba2:	e7fc      	b.n	8008b9e <strncmp+0x1e>

08008ba4 <_fstat_r>:
 8008ba4:	b538      	push	{r3, r4, r5, lr}
 8008ba6:	4d07      	ldr	r5, [pc, #28]	@ (8008bc4 <_fstat_r+0x20>)
 8008ba8:	2300      	movs	r3, #0
 8008baa:	4604      	mov	r4, r0
 8008bac:	4608      	mov	r0, r1
 8008bae:	4611      	mov	r1, r2
 8008bb0:	602b      	str	r3, [r5, #0]
 8008bb2:	f7f8 fe8b 	bl	80018cc <_fstat>
 8008bb6:	1c43      	adds	r3, r0, #1
 8008bb8:	d102      	bne.n	8008bc0 <_fstat_r+0x1c>
 8008bba:	682b      	ldr	r3, [r5, #0]
 8008bbc:	b103      	cbz	r3, 8008bc0 <_fstat_r+0x1c>
 8008bbe:	6023      	str	r3, [r4, #0]
 8008bc0:	bd38      	pop	{r3, r4, r5, pc}
 8008bc2:	bf00      	nop
 8008bc4:	2000067c 	.word	0x2000067c

08008bc8 <_isatty_r>:
 8008bc8:	b538      	push	{r3, r4, r5, lr}
 8008bca:	4d06      	ldr	r5, [pc, #24]	@ (8008be4 <_isatty_r+0x1c>)
 8008bcc:	2300      	movs	r3, #0
 8008bce:	4604      	mov	r4, r0
 8008bd0:	4608      	mov	r0, r1
 8008bd2:	602b      	str	r3, [r5, #0]
 8008bd4:	f7f8 fe8a 	bl	80018ec <_isatty>
 8008bd8:	1c43      	adds	r3, r0, #1
 8008bda:	d102      	bne.n	8008be2 <_isatty_r+0x1a>
 8008bdc:	682b      	ldr	r3, [r5, #0]
 8008bde:	b103      	cbz	r3, 8008be2 <_isatty_r+0x1a>
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	bd38      	pop	{r3, r4, r5, pc}
 8008be4:	2000067c 	.word	0x2000067c

08008be8 <_sbrk_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	4d06      	ldr	r5, [pc, #24]	@ (8008c04 <_sbrk_r+0x1c>)
 8008bec:	2300      	movs	r3, #0
 8008bee:	4604      	mov	r4, r0
 8008bf0:	4608      	mov	r0, r1
 8008bf2:	602b      	str	r3, [r5, #0]
 8008bf4:	f7f8 fea4 	bl	8001940 <_sbrk>
 8008bf8:	1c43      	adds	r3, r0, #1
 8008bfa:	d102      	bne.n	8008c02 <_sbrk_r+0x1a>
 8008bfc:	682b      	ldr	r3, [r5, #0]
 8008bfe:	b103      	cbz	r3, 8008c02 <_sbrk_r+0x1a>
 8008c00:	6023      	str	r3, [r4, #0]
 8008c02:	bd38      	pop	{r3, r4, r5, pc}
 8008c04:	2000067c 	.word	0x2000067c

08008c08 <memcpy>:
 8008c08:	440a      	add	r2, r1
 8008c0a:	4291      	cmp	r1, r2
 8008c0c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008c10:	d100      	bne.n	8008c14 <memcpy+0xc>
 8008c12:	4770      	bx	lr
 8008c14:	b510      	push	{r4, lr}
 8008c16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c1e:	4291      	cmp	r1, r2
 8008c20:	d1f9      	bne.n	8008c16 <memcpy+0xe>
 8008c22:	bd10      	pop	{r4, pc}
 8008c24:	0000      	movs	r0, r0
	...

08008c28 <nan>:
 8008c28:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008c30 <nan+0x8>
 8008c2c:	4770      	bx	lr
 8008c2e:	bf00      	nop
 8008c30:	00000000 	.word	0x00000000
 8008c34:	7ff80000 	.word	0x7ff80000

08008c38 <__assert_func>:
 8008c38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c3a:	4614      	mov	r4, r2
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	4b09      	ldr	r3, [pc, #36]	@ (8008c64 <__assert_func+0x2c>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4605      	mov	r5, r0
 8008c44:	68d8      	ldr	r0, [r3, #12]
 8008c46:	b14c      	cbz	r4, 8008c5c <__assert_func+0x24>
 8008c48:	4b07      	ldr	r3, [pc, #28]	@ (8008c68 <__assert_func+0x30>)
 8008c4a:	9100      	str	r1, [sp, #0]
 8008c4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c50:	4906      	ldr	r1, [pc, #24]	@ (8008c6c <__assert_func+0x34>)
 8008c52:	462b      	mov	r3, r5
 8008c54:	f000 fba8 	bl	80093a8 <fiprintf>
 8008c58:	f000 fbb8 	bl	80093cc <abort>
 8008c5c:	4b04      	ldr	r3, [pc, #16]	@ (8008c70 <__assert_func+0x38>)
 8008c5e:	461c      	mov	r4, r3
 8008c60:	e7f3      	b.n	8008c4a <__assert_func+0x12>
 8008c62:	bf00      	nop
 8008c64:	20000018 	.word	0x20000018
 8008c68:	0800a3b6 	.word	0x0800a3b6
 8008c6c:	0800a3c3 	.word	0x0800a3c3
 8008c70:	0800a3f1 	.word	0x0800a3f1

08008c74 <_calloc_r>:
 8008c74:	b570      	push	{r4, r5, r6, lr}
 8008c76:	fba1 5402 	umull	r5, r4, r1, r2
 8008c7a:	b934      	cbnz	r4, 8008c8a <_calloc_r+0x16>
 8008c7c:	4629      	mov	r1, r5
 8008c7e:	f7fe f803 	bl	8006c88 <_malloc_r>
 8008c82:	4606      	mov	r6, r0
 8008c84:	b928      	cbnz	r0, 8008c92 <_calloc_r+0x1e>
 8008c86:	4630      	mov	r0, r6
 8008c88:	bd70      	pop	{r4, r5, r6, pc}
 8008c8a:	220c      	movs	r2, #12
 8008c8c:	6002      	str	r2, [r0, #0]
 8008c8e:	2600      	movs	r6, #0
 8008c90:	e7f9      	b.n	8008c86 <_calloc_r+0x12>
 8008c92:	462a      	mov	r2, r5
 8008c94:	4621      	mov	r1, r4
 8008c96:	f7fd f8a5 	bl	8005de4 <memset>
 8008c9a:	e7f4      	b.n	8008c86 <_calloc_r+0x12>

08008c9c <rshift>:
 8008c9c:	6903      	ldr	r3, [r0, #16]
 8008c9e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008ca2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008ca6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008caa:	f100 0414 	add.w	r4, r0, #20
 8008cae:	dd45      	ble.n	8008d3c <rshift+0xa0>
 8008cb0:	f011 011f 	ands.w	r1, r1, #31
 8008cb4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008cb8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008cbc:	d10c      	bne.n	8008cd8 <rshift+0x3c>
 8008cbe:	f100 0710 	add.w	r7, r0, #16
 8008cc2:	4629      	mov	r1, r5
 8008cc4:	42b1      	cmp	r1, r6
 8008cc6:	d334      	bcc.n	8008d32 <rshift+0x96>
 8008cc8:	1a9b      	subs	r3, r3, r2
 8008cca:	009b      	lsls	r3, r3, #2
 8008ccc:	1eea      	subs	r2, r5, #3
 8008cce:	4296      	cmp	r6, r2
 8008cd0:	bf38      	it	cc
 8008cd2:	2300      	movcc	r3, #0
 8008cd4:	4423      	add	r3, r4
 8008cd6:	e015      	b.n	8008d04 <rshift+0x68>
 8008cd8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008cdc:	f1c1 0820 	rsb	r8, r1, #32
 8008ce0:	40cf      	lsrs	r7, r1
 8008ce2:	f105 0e04 	add.w	lr, r5, #4
 8008ce6:	46a1      	mov	r9, r4
 8008ce8:	4576      	cmp	r6, lr
 8008cea:	46f4      	mov	ip, lr
 8008cec:	d815      	bhi.n	8008d1a <rshift+0x7e>
 8008cee:	1a9a      	subs	r2, r3, r2
 8008cf0:	0092      	lsls	r2, r2, #2
 8008cf2:	3a04      	subs	r2, #4
 8008cf4:	3501      	adds	r5, #1
 8008cf6:	42ae      	cmp	r6, r5
 8008cf8:	bf38      	it	cc
 8008cfa:	2200      	movcc	r2, #0
 8008cfc:	18a3      	adds	r3, r4, r2
 8008cfe:	50a7      	str	r7, [r4, r2]
 8008d00:	b107      	cbz	r7, 8008d04 <rshift+0x68>
 8008d02:	3304      	adds	r3, #4
 8008d04:	1b1a      	subs	r2, r3, r4
 8008d06:	42a3      	cmp	r3, r4
 8008d08:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008d0c:	bf08      	it	eq
 8008d0e:	2300      	moveq	r3, #0
 8008d10:	6102      	str	r2, [r0, #16]
 8008d12:	bf08      	it	eq
 8008d14:	6143      	streq	r3, [r0, #20]
 8008d16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d1a:	f8dc c000 	ldr.w	ip, [ip]
 8008d1e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008d22:	ea4c 0707 	orr.w	r7, ip, r7
 8008d26:	f849 7b04 	str.w	r7, [r9], #4
 8008d2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008d2e:	40cf      	lsrs	r7, r1
 8008d30:	e7da      	b.n	8008ce8 <rshift+0x4c>
 8008d32:	f851 cb04 	ldr.w	ip, [r1], #4
 8008d36:	f847 cf04 	str.w	ip, [r7, #4]!
 8008d3a:	e7c3      	b.n	8008cc4 <rshift+0x28>
 8008d3c:	4623      	mov	r3, r4
 8008d3e:	e7e1      	b.n	8008d04 <rshift+0x68>

08008d40 <__hexdig_fun>:
 8008d40:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008d44:	2b09      	cmp	r3, #9
 8008d46:	d802      	bhi.n	8008d4e <__hexdig_fun+0xe>
 8008d48:	3820      	subs	r0, #32
 8008d4a:	b2c0      	uxtb	r0, r0
 8008d4c:	4770      	bx	lr
 8008d4e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008d52:	2b05      	cmp	r3, #5
 8008d54:	d801      	bhi.n	8008d5a <__hexdig_fun+0x1a>
 8008d56:	3847      	subs	r0, #71	@ 0x47
 8008d58:	e7f7      	b.n	8008d4a <__hexdig_fun+0xa>
 8008d5a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008d5e:	2b05      	cmp	r3, #5
 8008d60:	d801      	bhi.n	8008d66 <__hexdig_fun+0x26>
 8008d62:	3827      	subs	r0, #39	@ 0x27
 8008d64:	e7f1      	b.n	8008d4a <__hexdig_fun+0xa>
 8008d66:	2000      	movs	r0, #0
 8008d68:	4770      	bx	lr
	...

08008d6c <__gethex>:
 8008d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d70:	b085      	sub	sp, #20
 8008d72:	468a      	mov	sl, r1
 8008d74:	9302      	str	r3, [sp, #8]
 8008d76:	680b      	ldr	r3, [r1, #0]
 8008d78:	9001      	str	r0, [sp, #4]
 8008d7a:	4690      	mov	r8, r2
 8008d7c:	1c9c      	adds	r4, r3, #2
 8008d7e:	46a1      	mov	r9, r4
 8008d80:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008d84:	2830      	cmp	r0, #48	@ 0x30
 8008d86:	d0fa      	beq.n	8008d7e <__gethex+0x12>
 8008d88:	eba9 0303 	sub.w	r3, r9, r3
 8008d8c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008d90:	f7ff ffd6 	bl	8008d40 <__hexdig_fun>
 8008d94:	4605      	mov	r5, r0
 8008d96:	2800      	cmp	r0, #0
 8008d98:	d168      	bne.n	8008e6c <__gethex+0x100>
 8008d9a:	49a0      	ldr	r1, [pc, #640]	@ (800901c <__gethex+0x2b0>)
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	4648      	mov	r0, r9
 8008da0:	f7ff feee 	bl	8008b80 <strncmp>
 8008da4:	4607      	mov	r7, r0
 8008da6:	2800      	cmp	r0, #0
 8008da8:	d167      	bne.n	8008e7a <__gethex+0x10e>
 8008daa:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008dae:	4626      	mov	r6, r4
 8008db0:	f7ff ffc6 	bl	8008d40 <__hexdig_fun>
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d062      	beq.n	8008e7e <__gethex+0x112>
 8008db8:	4623      	mov	r3, r4
 8008dba:	7818      	ldrb	r0, [r3, #0]
 8008dbc:	2830      	cmp	r0, #48	@ 0x30
 8008dbe:	4699      	mov	r9, r3
 8008dc0:	f103 0301 	add.w	r3, r3, #1
 8008dc4:	d0f9      	beq.n	8008dba <__gethex+0x4e>
 8008dc6:	f7ff ffbb 	bl	8008d40 <__hexdig_fun>
 8008dca:	fab0 f580 	clz	r5, r0
 8008dce:	096d      	lsrs	r5, r5, #5
 8008dd0:	f04f 0b01 	mov.w	fp, #1
 8008dd4:	464a      	mov	r2, r9
 8008dd6:	4616      	mov	r6, r2
 8008dd8:	3201      	adds	r2, #1
 8008dda:	7830      	ldrb	r0, [r6, #0]
 8008ddc:	f7ff ffb0 	bl	8008d40 <__hexdig_fun>
 8008de0:	2800      	cmp	r0, #0
 8008de2:	d1f8      	bne.n	8008dd6 <__gethex+0x6a>
 8008de4:	498d      	ldr	r1, [pc, #564]	@ (800901c <__gethex+0x2b0>)
 8008de6:	2201      	movs	r2, #1
 8008de8:	4630      	mov	r0, r6
 8008dea:	f7ff fec9 	bl	8008b80 <strncmp>
 8008dee:	2800      	cmp	r0, #0
 8008df0:	d13f      	bne.n	8008e72 <__gethex+0x106>
 8008df2:	b944      	cbnz	r4, 8008e06 <__gethex+0x9a>
 8008df4:	1c74      	adds	r4, r6, #1
 8008df6:	4622      	mov	r2, r4
 8008df8:	4616      	mov	r6, r2
 8008dfa:	3201      	adds	r2, #1
 8008dfc:	7830      	ldrb	r0, [r6, #0]
 8008dfe:	f7ff ff9f 	bl	8008d40 <__hexdig_fun>
 8008e02:	2800      	cmp	r0, #0
 8008e04:	d1f8      	bne.n	8008df8 <__gethex+0x8c>
 8008e06:	1ba4      	subs	r4, r4, r6
 8008e08:	00a7      	lsls	r7, r4, #2
 8008e0a:	7833      	ldrb	r3, [r6, #0]
 8008e0c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008e10:	2b50      	cmp	r3, #80	@ 0x50
 8008e12:	d13e      	bne.n	8008e92 <__gethex+0x126>
 8008e14:	7873      	ldrb	r3, [r6, #1]
 8008e16:	2b2b      	cmp	r3, #43	@ 0x2b
 8008e18:	d033      	beq.n	8008e82 <__gethex+0x116>
 8008e1a:	2b2d      	cmp	r3, #45	@ 0x2d
 8008e1c:	d034      	beq.n	8008e88 <__gethex+0x11c>
 8008e1e:	1c71      	adds	r1, r6, #1
 8008e20:	2400      	movs	r4, #0
 8008e22:	7808      	ldrb	r0, [r1, #0]
 8008e24:	f7ff ff8c 	bl	8008d40 <__hexdig_fun>
 8008e28:	1e43      	subs	r3, r0, #1
 8008e2a:	b2db      	uxtb	r3, r3
 8008e2c:	2b18      	cmp	r3, #24
 8008e2e:	d830      	bhi.n	8008e92 <__gethex+0x126>
 8008e30:	f1a0 0210 	sub.w	r2, r0, #16
 8008e34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008e38:	f7ff ff82 	bl	8008d40 <__hexdig_fun>
 8008e3c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8008e40:	fa5f fc8c 	uxtb.w	ip, ip
 8008e44:	f1bc 0f18 	cmp.w	ip, #24
 8008e48:	f04f 030a 	mov.w	r3, #10
 8008e4c:	d91e      	bls.n	8008e8c <__gethex+0x120>
 8008e4e:	b104      	cbz	r4, 8008e52 <__gethex+0xe6>
 8008e50:	4252      	negs	r2, r2
 8008e52:	4417      	add	r7, r2
 8008e54:	f8ca 1000 	str.w	r1, [sl]
 8008e58:	b1ed      	cbz	r5, 8008e96 <__gethex+0x12a>
 8008e5a:	f1bb 0f00 	cmp.w	fp, #0
 8008e5e:	bf0c      	ite	eq
 8008e60:	2506      	moveq	r5, #6
 8008e62:	2500      	movne	r5, #0
 8008e64:	4628      	mov	r0, r5
 8008e66:	b005      	add	sp, #20
 8008e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e6c:	2500      	movs	r5, #0
 8008e6e:	462c      	mov	r4, r5
 8008e70:	e7b0      	b.n	8008dd4 <__gethex+0x68>
 8008e72:	2c00      	cmp	r4, #0
 8008e74:	d1c7      	bne.n	8008e06 <__gethex+0x9a>
 8008e76:	4627      	mov	r7, r4
 8008e78:	e7c7      	b.n	8008e0a <__gethex+0x9e>
 8008e7a:	464e      	mov	r6, r9
 8008e7c:	462f      	mov	r7, r5
 8008e7e:	2501      	movs	r5, #1
 8008e80:	e7c3      	b.n	8008e0a <__gethex+0x9e>
 8008e82:	2400      	movs	r4, #0
 8008e84:	1cb1      	adds	r1, r6, #2
 8008e86:	e7cc      	b.n	8008e22 <__gethex+0xb6>
 8008e88:	2401      	movs	r4, #1
 8008e8a:	e7fb      	b.n	8008e84 <__gethex+0x118>
 8008e8c:	fb03 0002 	mla	r0, r3, r2, r0
 8008e90:	e7ce      	b.n	8008e30 <__gethex+0xc4>
 8008e92:	4631      	mov	r1, r6
 8008e94:	e7de      	b.n	8008e54 <__gethex+0xe8>
 8008e96:	eba6 0309 	sub.w	r3, r6, r9
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	4629      	mov	r1, r5
 8008e9e:	2b07      	cmp	r3, #7
 8008ea0:	dc0a      	bgt.n	8008eb8 <__gethex+0x14c>
 8008ea2:	9801      	ldr	r0, [sp, #4]
 8008ea4:	f7fd ff7c 	bl	8006da0 <_Balloc>
 8008ea8:	4604      	mov	r4, r0
 8008eaa:	b940      	cbnz	r0, 8008ebe <__gethex+0x152>
 8008eac:	4b5c      	ldr	r3, [pc, #368]	@ (8009020 <__gethex+0x2b4>)
 8008eae:	4602      	mov	r2, r0
 8008eb0:	21e4      	movs	r1, #228	@ 0xe4
 8008eb2:	485c      	ldr	r0, [pc, #368]	@ (8009024 <__gethex+0x2b8>)
 8008eb4:	f7ff fec0 	bl	8008c38 <__assert_func>
 8008eb8:	3101      	adds	r1, #1
 8008eba:	105b      	asrs	r3, r3, #1
 8008ebc:	e7ef      	b.n	8008e9e <__gethex+0x132>
 8008ebe:	f100 0a14 	add.w	sl, r0, #20
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	4655      	mov	r5, sl
 8008ec6:	469b      	mov	fp, r3
 8008ec8:	45b1      	cmp	r9, r6
 8008eca:	d337      	bcc.n	8008f3c <__gethex+0x1d0>
 8008ecc:	f845 bb04 	str.w	fp, [r5], #4
 8008ed0:	eba5 050a 	sub.w	r5, r5, sl
 8008ed4:	10ad      	asrs	r5, r5, #2
 8008ed6:	6125      	str	r5, [r4, #16]
 8008ed8:	4658      	mov	r0, fp
 8008eda:	f7fe f853 	bl	8006f84 <__hi0bits>
 8008ede:	016d      	lsls	r5, r5, #5
 8008ee0:	f8d8 6000 	ldr.w	r6, [r8]
 8008ee4:	1a2d      	subs	r5, r5, r0
 8008ee6:	42b5      	cmp	r5, r6
 8008ee8:	dd54      	ble.n	8008f94 <__gethex+0x228>
 8008eea:	1bad      	subs	r5, r5, r6
 8008eec:	4629      	mov	r1, r5
 8008eee:	4620      	mov	r0, r4
 8008ef0:	f7fe fbdf 	bl	80076b2 <__any_on>
 8008ef4:	4681      	mov	r9, r0
 8008ef6:	b178      	cbz	r0, 8008f18 <__gethex+0x1ac>
 8008ef8:	1e6b      	subs	r3, r5, #1
 8008efa:	1159      	asrs	r1, r3, #5
 8008efc:	f003 021f 	and.w	r2, r3, #31
 8008f00:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008f04:	f04f 0901 	mov.w	r9, #1
 8008f08:	fa09 f202 	lsl.w	r2, r9, r2
 8008f0c:	420a      	tst	r2, r1
 8008f0e:	d003      	beq.n	8008f18 <__gethex+0x1ac>
 8008f10:	454b      	cmp	r3, r9
 8008f12:	dc36      	bgt.n	8008f82 <__gethex+0x216>
 8008f14:	f04f 0902 	mov.w	r9, #2
 8008f18:	4629      	mov	r1, r5
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f7ff febe 	bl	8008c9c <rshift>
 8008f20:	442f      	add	r7, r5
 8008f22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f26:	42bb      	cmp	r3, r7
 8008f28:	da42      	bge.n	8008fb0 <__gethex+0x244>
 8008f2a:	9801      	ldr	r0, [sp, #4]
 8008f2c:	4621      	mov	r1, r4
 8008f2e:	f7fd ff77 	bl	8006e20 <_Bfree>
 8008f32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f34:	2300      	movs	r3, #0
 8008f36:	6013      	str	r3, [r2, #0]
 8008f38:	25a3      	movs	r5, #163	@ 0xa3
 8008f3a:	e793      	b.n	8008e64 <__gethex+0xf8>
 8008f3c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008f40:	2a2e      	cmp	r2, #46	@ 0x2e
 8008f42:	d012      	beq.n	8008f6a <__gethex+0x1fe>
 8008f44:	2b20      	cmp	r3, #32
 8008f46:	d104      	bne.n	8008f52 <__gethex+0x1e6>
 8008f48:	f845 bb04 	str.w	fp, [r5], #4
 8008f4c:	f04f 0b00 	mov.w	fp, #0
 8008f50:	465b      	mov	r3, fp
 8008f52:	7830      	ldrb	r0, [r6, #0]
 8008f54:	9303      	str	r3, [sp, #12]
 8008f56:	f7ff fef3 	bl	8008d40 <__hexdig_fun>
 8008f5a:	9b03      	ldr	r3, [sp, #12]
 8008f5c:	f000 000f 	and.w	r0, r0, #15
 8008f60:	4098      	lsls	r0, r3
 8008f62:	ea4b 0b00 	orr.w	fp, fp, r0
 8008f66:	3304      	adds	r3, #4
 8008f68:	e7ae      	b.n	8008ec8 <__gethex+0x15c>
 8008f6a:	45b1      	cmp	r9, r6
 8008f6c:	d8ea      	bhi.n	8008f44 <__gethex+0x1d8>
 8008f6e:	492b      	ldr	r1, [pc, #172]	@ (800901c <__gethex+0x2b0>)
 8008f70:	9303      	str	r3, [sp, #12]
 8008f72:	2201      	movs	r2, #1
 8008f74:	4630      	mov	r0, r6
 8008f76:	f7ff fe03 	bl	8008b80 <strncmp>
 8008f7a:	9b03      	ldr	r3, [sp, #12]
 8008f7c:	2800      	cmp	r0, #0
 8008f7e:	d1e1      	bne.n	8008f44 <__gethex+0x1d8>
 8008f80:	e7a2      	b.n	8008ec8 <__gethex+0x15c>
 8008f82:	1ea9      	subs	r1, r5, #2
 8008f84:	4620      	mov	r0, r4
 8008f86:	f7fe fb94 	bl	80076b2 <__any_on>
 8008f8a:	2800      	cmp	r0, #0
 8008f8c:	d0c2      	beq.n	8008f14 <__gethex+0x1a8>
 8008f8e:	f04f 0903 	mov.w	r9, #3
 8008f92:	e7c1      	b.n	8008f18 <__gethex+0x1ac>
 8008f94:	da09      	bge.n	8008faa <__gethex+0x23e>
 8008f96:	1b75      	subs	r5, r6, r5
 8008f98:	4621      	mov	r1, r4
 8008f9a:	9801      	ldr	r0, [sp, #4]
 8008f9c:	462a      	mov	r2, r5
 8008f9e:	f7fe f94f 	bl	8007240 <__lshift>
 8008fa2:	1b7f      	subs	r7, r7, r5
 8008fa4:	4604      	mov	r4, r0
 8008fa6:	f100 0a14 	add.w	sl, r0, #20
 8008faa:	f04f 0900 	mov.w	r9, #0
 8008fae:	e7b8      	b.n	8008f22 <__gethex+0x1b6>
 8008fb0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008fb4:	42bd      	cmp	r5, r7
 8008fb6:	dd6f      	ble.n	8009098 <__gethex+0x32c>
 8008fb8:	1bed      	subs	r5, r5, r7
 8008fba:	42ae      	cmp	r6, r5
 8008fbc:	dc34      	bgt.n	8009028 <__gethex+0x2bc>
 8008fbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008fc2:	2b02      	cmp	r3, #2
 8008fc4:	d022      	beq.n	800900c <__gethex+0x2a0>
 8008fc6:	2b03      	cmp	r3, #3
 8008fc8:	d024      	beq.n	8009014 <__gethex+0x2a8>
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	d115      	bne.n	8008ffa <__gethex+0x28e>
 8008fce:	42ae      	cmp	r6, r5
 8008fd0:	d113      	bne.n	8008ffa <__gethex+0x28e>
 8008fd2:	2e01      	cmp	r6, #1
 8008fd4:	d10b      	bne.n	8008fee <__gethex+0x282>
 8008fd6:	9a02      	ldr	r2, [sp, #8]
 8008fd8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008fdc:	6013      	str	r3, [r2, #0]
 8008fde:	2301      	movs	r3, #1
 8008fe0:	6123      	str	r3, [r4, #16]
 8008fe2:	f8ca 3000 	str.w	r3, [sl]
 8008fe6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fe8:	2562      	movs	r5, #98	@ 0x62
 8008fea:	601c      	str	r4, [r3, #0]
 8008fec:	e73a      	b.n	8008e64 <__gethex+0xf8>
 8008fee:	1e71      	subs	r1, r6, #1
 8008ff0:	4620      	mov	r0, r4
 8008ff2:	f7fe fb5e 	bl	80076b2 <__any_on>
 8008ff6:	2800      	cmp	r0, #0
 8008ff8:	d1ed      	bne.n	8008fd6 <__gethex+0x26a>
 8008ffa:	9801      	ldr	r0, [sp, #4]
 8008ffc:	4621      	mov	r1, r4
 8008ffe:	f7fd ff0f 	bl	8006e20 <_Bfree>
 8009002:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009004:	2300      	movs	r3, #0
 8009006:	6013      	str	r3, [r2, #0]
 8009008:	2550      	movs	r5, #80	@ 0x50
 800900a:	e72b      	b.n	8008e64 <__gethex+0xf8>
 800900c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800900e:	2b00      	cmp	r3, #0
 8009010:	d1f3      	bne.n	8008ffa <__gethex+0x28e>
 8009012:	e7e0      	b.n	8008fd6 <__gethex+0x26a>
 8009014:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009016:	2b00      	cmp	r3, #0
 8009018:	d1dd      	bne.n	8008fd6 <__gethex+0x26a>
 800901a:	e7ee      	b.n	8008ffa <__gethex+0x28e>
 800901c:	0800a39b 	.word	0x0800a39b
 8009020:	0800a331 	.word	0x0800a331
 8009024:	0800a3f2 	.word	0x0800a3f2
 8009028:	1e6f      	subs	r7, r5, #1
 800902a:	f1b9 0f00 	cmp.w	r9, #0
 800902e:	d130      	bne.n	8009092 <__gethex+0x326>
 8009030:	b127      	cbz	r7, 800903c <__gethex+0x2d0>
 8009032:	4639      	mov	r1, r7
 8009034:	4620      	mov	r0, r4
 8009036:	f7fe fb3c 	bl	80076b2 <__any_on>
 800903a:	4681      	mov	r9, r0
 800903c:	117a      	asrs	r2, r7, #5
 800903e:	2301      	movs	r3, #1
 8009040:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009044:	f007 071f 	and.w	r7, r7, #31
 8009048:	40bb      	lsls	r3, r7
 800904a:	4213      	tst	r3, r2
 800904c:	4629      	mov	r1, r5
 800904e:	4620      	mov	r0, r4
 8009050:	bf18      	it	ne
 8009052:	f049 0902 	orrne.w	r9, r9, #2
 8009056:	f7ff fe21 	bl	8008c9c <rshift>
 800905a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800905e:	1b76      	subs	r6, r6, r5
 8009060:	2502      	movs	r5, #2
 8009062:	f1b9 0f00 	cmp.w	r9, #0
 8009066:	d047      	beq.n	80090f8 <__gethex+0x38c>
 8009068:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800906c:	2b02      	cmp	r3, #2
 800906e:	d015      	beq.n	800909c <__gethex+0x330>
 8009070:	2b03      	cmp	r3, #3
 8009072:	d017      	beq.n	80090a4 <__gethex+0x338>
 8009074:	2b01      	cmp	r3, #1
 8009076:	d109      	bne.n	800908c <__gethex+0x320>
 8009078:	f019 0f02 	tst.w	r9, #2
 800907c:	d006      	beq.n	800908c <__gethex+0x320>
 800907e:	f8da 3000 	ldr.w	r3, [sl]
 8009082:	ea49 0903 	orr.w	r9, r9, r3
 8009086:	f019 0f01 	tst.w	r9, #1
 800908a:	d10e      	bne.n	80090aa <__gethex+0x33e>
 800908c:	f045 0510 	orr.w	r5, r5, #16
 8009090:	e032      	b.n	80090f8 <__gethex+0x38c>
 8009092:	f04f 0901 	mov.w	r9, #1
 8009096:	e7d1      	b.n	800903c <__gethex+0x2d0>
 8009098:	2501      	movs	r5, #1
 800909a:	e7e2      	b.n	8009062 <__gethex+0x2f6>
 800909c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800909e:	f1c3 0301 	rsb	r3, r3, #1
 80090a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80090a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d0f0      	beq.n	800908c <__gethex+0x320>
 80090aa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80090ae:	f104 0314 	add.w	r3, r4, #20
 80090b2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80090b6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80090ba:	f04f 0c00 	mov.w	ip, #0
 80090be:	4618      	mov	r0, r3
 80090c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80090c4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 80090c8:	d01b      	beq.n	8009102 <__gethex+0x396>
 80090ca:	3201      	adds	r2, #1
 80090cc:	6002      	str	r2, [r0, #0]
 80090ce:	2d02      	cmp	r5, #2
 80090d0:	f104 0314 	add.w	r3, r4, #20
 80090d4:	d13c      	bne.n	8009150 <__gethex+0x3e4>
 80090d6:	f8d8 2000 	ldr.w	r2, [r8]
 80090da:	3a01      	subs	r2, #1
 80090dc:	42b2      	cmp	r2, r6
 80090de:	d109      	bne.n	80090f4 <__gethex+0x388>
 80090e0:	1171      	asrs	r1, r6, #5
 80090e2:	2201      	movs	r2, #1
 80090e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80090e8:	f006 061f 	and.w	r6, r6, #31
 80090ec:	fa02 f606 	lsl.w	r6, r2, r6
 80090f0:	421e      	tst	r6, r3
 80090f2:	d13a      	bne.n	800916a <__gethex+0x3fe>
 80090f4:	f045 0520 	orr.w	r5, r5, #32
 80090f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090fa:	601c      	str	r4, [r3, #0]
 80090fc:	9b02      	ldr	r3, [sp, #8]
 80090fe:	601f      	str	r7, [r3, #0]
 8009100:	e6b0      	b.n	8008e64 <__gethex+0xf8>
 8009102:	4299      	cmp	r1, r3
 8009104:	f843 cc04 	str.w	ip, [r3, #-4]
 8009108:	d8d9      	bhi.n	80090be <__gethex+0x352>
 800910a:	68a3      	ldr	r3, [r4, #8]
 800910c:	459b      	cmp	fp, r3
 800910e:	db17      	blt.n	8009140 <__gethex+0x3d4>
 8009110:	6861      	ldr	r1, [r4, #4]
 8009112:	9801      	ldr	r0, [sp, #4]
 8009114:	3101      	adds	r1, #1
 8009116:	f7fd fe43 	bl	8006da0 <_Balloc>
 800911a:	4681      	mov	r9, r0
 800911c:	b918      	cbnz	r0, 8009126 <__gethex+0x3ba>
 800911e:	4b1a      	ldr	r3, [pc, #104]	@ (8009188 <__gethex+0x41c>)
 8009120:	4602      	mov	r2, r0
 8009122:	2184      	movs	r1, #132	@ 0x84
 8009124:	e6c5      	b.n	8008eb2 <__gethex+0x146>
 8009126:	6922      	ldr	r2, [r4, #16]
 8009128:	3202      	adds	r2, #2
 800912a:	f104 010c 	add.w	r1, r4, #12
 800912e:	0092      	lsls	r2, r2, #2
 8009130:	300c      	adds	r0, #12
 8009132:	f7ff fd69 	bl	8008c08 <memcpy>
 8009136:	4621      	mov	r1, r4
 8009138:	9801      	ldr	r0, [sp, #4]
 800913a:	f7fd fe71 	bl	8006e20 <_Bfree>
 800913e:	464c      	mov	r4, r9
 8009140:	6923      	ldr	r3, [r4, #16]
 8009142:	1c5a      	adds	r2, r3, #1
 8009144:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009148:	6122      	str	r2, [r4, #16]
 800914a:	2201      	movs	r2, #1
 800914c:	615a      	str	r2, [r3, #20]
 800914e:	e7be      	b.n	80090ce <__gethex+0x362>
 8009150:	6922      	ldr	r2, [r4, #16]
 8009152:	455a      	cmp	r2, fp
 8009154:	dd0b      	ble.n	800916e <__gethex+0x402>
 8009156:	2101      	movs	r1, #1
 8009158:	4620      	mov	r0, r4
 800915a:	f7ff fd9f 	bl	8008c9c <rshift>
 800915e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009162:	3701      	adds	r7, #1
 8009164:	42bb      	cmp	r3, r7
 8009166:	f6ff aee0 	blt.w	8008f2a <__gethex+0x1be>
 800916a:	2501      	movs	r5, #1
 800916c:	e7c2      	b.n	80090f4 <__gethex+0x388>
 800916e:	f016 061f 	ands.w	r6, r6, #31
 8009172:	d0fa      	beq.n	800916a <__gethex+0x3fe>
 8009174:	4453      	add	r3, sl
 8009176:	f1c6 0620 	rsb	r6, r6, #32
 800917a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800917e:	f7fd ff01 	bl	8006f84 <__hi0bits>
 8009182:	42b0      	cmp	r0, r6
 8009184:	dbe7      	blt.n	8009156 <__gethex+0x3ea>
 8009186:	e7f0      	b.n	800916a <__gethex+0x3fe>
 8009188:	0800a331 	.word	0x0800a331

0800918c <L_shift>:
 800918c:	f1c2 0208 	rsb	r2, r2, #8
 8009190:	0092      	lsls	r2, r2, #2
 8009192:	b570      	push	{r4, r5, r6, lr}
 8009194:	f1c2 0620 	rsb	r6, r2, #32
 8009198:	6843      	ldr	r3, [r0, #4]
 800919a:	6804      	ldr	r4, [r0, #0]
 800919c:	fa03 f506 	lsl.w	r5, r3, r6
 80091a0:	432c      	orrs	r4, r5
 80091a2:	40d3      	lsrs	r3, r2
 80091a4:	6004      	str	r4, [r0, #0]
 80091a6:	f840 3f04 	str.w	r3, [r0, #4]!
 80091aa:	4288      	cmp	r0, r1
 80091ac:	d3f4      	bcc.n	8009198 <L_shift+0xc>
 80091ae:	bd70      	pop	{r4, r5, r6, pc}

080091b0 <__match>:
 80091b0:	b530      	push	{r4, r5, lr}
 80091b2:	6803      	ldr	r3, [r0, #0]
 80091b4:	3301      	adds	r3, #1
 80091b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091ba:	b914      	cbnz	r4, 80091c2 <__match+0x12>
 80091bc:	6003      	str	r3, [r0, #0]
 80091be:	2001      	movs	r0, #1
 80091c0:	bd30      	pop	{r4, r5, pc}
 80091c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091c6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80091ca:	2d19      	cmp	r5, #25
 80091cc:	bf98      	it	ls
 80091ce:	3220      	addls	r2, #32
 80091d0:	42a2      	cmp	r2, r4
 80091d2:	d0f0      	beq.n	80091b6 <__match+0x6>
 80091d4:	2000      	movs	r0, #0
 80091d6:	e7f3      	b.n	80091c0 <__match+0x10>

080091d8 <__hexnan>:
 80091d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091dc:	680b      	ldr	r3, [r1, #0]
 80091de:	6801      	ldr	r1, [r0, #0]
 80091e0:	115e      	asrs	r6, r3, #5
 80091e2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80091e6:	f013 031f 	ands.w	r3, r3, #31
 80091ea:	b087      	sub	sp, #28
 80091ec:	bf18      	it	ne
 80091ee:	3604      	addne	r6, #4
 80091f0:	2500      	movs	r5, #0
 80091f2:	1f37      	subs	r7, r6, #4
 80091f4:	4682      	mov	sl, r0
 80091f6:	4690      	mov	r8, r2
 80091f8:	9301      	str	r3, [sp, #4]
 80091fa:	f846 5c04 	str.w	r5, [r6, #-4]
 80091fe:	46b9      	mov	r9, r7
 8009200:	463c      	mov	r4, r7
 8009202:	9502      	str	r5, [sp, #8]
 8009204:	46ab      	mov	fp, r5
 8009206:	784a      	ldrb	r2, [r1, #1]
 8009208:	1c4b      	adds	r3, r1, #1
 800920a:	9303      	str	r3, [sp, #12]
 800920c:	b342      	cbz	r2, 8009260 <__hexnan+0x88>
 800920e:	4610      	mov	r0, r2
 8009210:	9105      	str	r1, [sp, #20]
 8009212:	9204      	str	r2, [sp, #16]
 8009214:	f7ff fd94 	bl	8008d40 <__hexdig_fun>
 8009218:	2800      	cmp	r0, #0
 800921a:	d151      	bne.n	80092c0 <__hexnan+0xe8>
 800921c:	9a04      	ldr	r2, [sp, #16]
 800921e:	9905      	ldr	r1, [sp, #20]
 8009220:	2a20      	cmp	r2, #32
 8009222:	d818      	bhi.n	8009256 <__hexnan+0x7e>
 8009224:	9b02      	ldr	r3, [sp, #8]
 8009226:	459b      	cmp	fp, r3
 8009228:	dd13      	ble.n	8009252 <__hexnan+0x7a>
 800922a:	454c      	cmp	r4, r9
 800922c:	d206      	bcs.n	800923c <__hexnan+0x64>
 800922e:	2d07      	cmp	r5, #7
 8009230:	dc04      	bgt.n	800923c <__hexnan+0x64>
 8009232:	462a      	mov	r2, r5
 8009234:	4649      	mov	r1, r9
 8009236:	4620      	mov	r0, r4
 8009238:	f7ff ffa8 	bl	800918c <L_shift>
 800923c:	4544      	cmp	r4, r8
 800923e:	d952      	bls.n	80092e6 <__hexnan+0x10e>
 8009240:	2300      	movs	r3, #0
 8009242:	f1a4 0904 	sub.w	r9, r4, #4
 8009246:	f844 3c04 	str.w	r3, [r4, #-4]
 800924a:	f8cd b008 	str.w	fp, [sp, #8]
 800924e:	464c      	mov	r4, r9
 8009250:	461d      	mov	r5, r3
 8009252:	9903      	ldr	r1, [sp, #12]
 8009254:	e7d7      	b.n	8009206 <__hexnan+0x2e>
 8009256:	2a29      	cmp	r2, #41	@ 0x29
 8009258:	d157      	bne.n	800930a <__hexnan+0x132>
 800925a:	3102      	adds	r1, #2
 800925c:	f8ca 1000 	str.w	r1, [sl]
 8009260:	f1bb 0f00 	cmp.w	fp, #0
 8009264:	d051      	beq.n	800930a <__hexnan+0x132>
 8009266:	454c      	cmp	r4, r9
 8009268:	d206      	bcs.n	8009278 <__hexnan+0xa0>
 800926a:	2d07      	cmp	r5, #7
 800926c:	dc04      	bgt.n	8009278 <__hexnan+0xa0>
 800926e:	462a      	mov	r2, r5
 8009270:	4649      	mov	r1, r9
 8009272:	4620      	mov	r0, r4
 8009274:	f7ff ff8a 	bl	800918c <L_shift>
 8009278:	4544      	cmp	r4, r8
 800927a:	d936      	bls.n	80092ea <__hexnan+0x112>
 800927c:	f1a8 0204 	sub.w	r2, r8, #4
 8009280:	4623      	mov	r3, r4
 8009282:	f853 1b04 	ldr.w	r1, [r3], #4
 8009286:	f842 1f04 	str.w	r1, [r2, #4]!
 800928a:	429f      	cmp	r7, r3
 800928c:	d2f9      	bcs.n	8009282 <__hexnan+0xaa>
 800928e:	1b3b      	subs	r3, r7, r4
 8009290:	f023 0303 	bic.w	r3, r3, #3
 8009294:	3304      	adds	r3, #4
 8009296:	3401      	adds	r4, #1
 8009298:	3e03      	subs	r6, #3
 800929a:	42b4      	cmp	r4, r6
 800929c:	bf88      	it	hi
 800929e:	2304      	movhi	r3, #4
 80092a0:	4443      	add	r3, r8
 80092a2:	2200      	movs	r2, #0
 80092a4:	f843 2b04 	str.w	r2, [r3], #4
 80092a8:	429f      	cmp	r7, r3
 80092aa:	d2fb      	bcs.n	80092a4 <__hexnan+0xcc>
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	b91b      	cbnz	r3, 80092b8 <__hexnan+0xe0>
 80092b0:	4547      	cmp	r7, r8
 80092b2:	d128      	bne.n	8009306 <__hexnan+0x12e>
 80092b4:	2301      	movs	r3, #1
 80092b6:	603b      	str	r3, [r7, #0]
 80092b8:	2005      	movs	r0, #5
 80092ba:	b007      	add	sp, #28
 80092bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c0:	3501      	adds	r5, #1
 80092c2:	2d08      	cmp	r5, #8
 80092c4:	f10b 0b01 	add.w	fp, fp, #1
 80092c8:	dd06      	ble.n	80092d8 <__hexnan+0x100>
 80092ca:	4544      	cmp	r4, r8
 80092cc:	d9c1      	bls.n	8009252 <__hexnan+0x7a>
 80092ce:	2300      	movs	r3, #0
 80092d0:	f844 3c04 	str.w	r3, [r4, #-4]
 80092d4:	2501      	movs	r5, #1
 80092d6:	3c04      	subs	r4, #4
 80092d8:	6822      	ldr	r2, [r4, #0]
 80092da:	f000 000f 	and.w	r0, r0, #15
 80092de:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80092e2:	6020      	str	r0, [r4, #0]
 80092e4:	e7b5      	b.n	8009252 <__hexnan+0x7a>
 80092e6:	2508      	movs	r5, #8
 80092e8:	e7b3      	b.n	8009252 <__hexnan+0x7a>
 80092ea:	9b01      	ldr	r3, [sp, #4]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d0dd      	beq.n	80092ac <__hexnan+0xd4>
 80092f0:	f1c3 0320 	rsb	r3, r3, #32
 80092f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80092f8:	40da      	lsrs	r2, r3
 80092fa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80092fe:	4013      	ands	r3, r2
 8009300:	f846 3c04 	str.w	r3, [r6, #-4]
 8009304:	e7d2      	b.n	80092ac <__hexnan+0xd4>
 8009306:	3f04      	subs	r7, #4
 8009308:	e7d0      	b.n	80092ac <__hexnan+0xd4>
 800930a:	2004      	movs	r0, #4
 800930c:	e7d5      	b.n	80092ba <__hexnan+0xe2>

0800930e <__ascii_mbtowc>:
 800930e:	b082      	sub	sp, #8
 8009310:	b901      	cbnz	r1, 8009314 <__ascii_mbtowc+0x6>
 8009312:	a901      	add	r1, sp, #4
 8009314:	b142      	cbz	r2, 8009328 <__ascii_mbtowc+0x1a>
 8009316:	b14b      	cbz	r3, 800932c <__ascii_mbtowc+0x1e>
 8009318:	7813      	ldrb	r3, [r2, #0]
 800931a:	600b      	str	r3, [r1, #0]
 800931c:	7812      	ldrb	r2, [r2, #0]
 800931e:	1e10      	subs	r0, r2, #0
 8009320:	bf18      	it	ne
 8009322:	2001      	movne	r0, #1
 8009324:	b002      	add	sp, #8
 8009326:	4770      	bx	lr
 8009328:	4610      	mov	r0, r2
 800932a:	e7fb      	b.n	8009324 <__ascii_mbtowc+0x16>
 800932c:	f06f 0001 	mvn.w	r0, #1
 8009330:	e7f8      	b.n	8009324 <__ascii_mbtowc+0x16>

08009332 <_realloc_r>:
 8009332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009336:	4607      	mov	r7, r0
 8009338:	4614      	mov	r4, r2
 800933a:	460d      	mov	r5, r1
 800933c:	b921      	cbnz	r1, 8009348 <_realloc_r+0x16>
 800933e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009342:	4611      	mov	r1, r2
 8009344:	f7fd bca0 	b.w	8006c88 <_malloc_r>
 8009348:	b92a      	cbnz	r2, 8009356 <_realloc_r+0x24>
 800934a:	f7fd fc29 	bl	8006ba0 <_free_r>
 800934e:	4625      	mov	r5, r4
 8009350:	4628      	mov	r0, r5
 8009352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009356:	f000 f840 	bl	80093da <_malloc_usable_size_r>
 800935a:	4284      	cmp	r4, r0
 800935c:	4606      	mov	r6, r0
 800935e:	d802      	bhi.n	8009366 <_realloc_r+0x34>
 8009360:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009364:	d8f4      	bhi.n	8009350 <_realloc_r+0x1e>
 8009366:	4621      	mov	r1, r4
 8009368:	4638      	mov	r0, r7
 800936a:	f7fd fc8d 	bl	8006c88 <_malloc_r>
 800936e:	4680      	mov	r8, r0
 8009370:	b908      	cbnz	r0, 8009376 <_realloc_r+0x44>
 8009372:	4645      	mov	r5, r8
 8009374:	e7ec      	b.n	8009350 <_realloc_r+0x1e>
 8009376:	42b4      	cmp	r4, r6
 8009378:	4622      	mov	r2, r4
 800937a:	4629      	mov	r1, r5
 800937c:	bf28      	it	cs
 800937e:	4632      	movcs	r2, r6
 8009380:	f7ff fc42 	bl	8008c08 <memcpy>
 8009384:	4629      	mov	r1, r5
 8009386:	4638      	mov	r0, r7
 8009388:	f7fd fc0a 	bl	8006ba0 <_free_r>
 800938c:	e7f1      	b.n	8009372 <_realloc_r+0x40>

0800938e <__ascii_wctomb>:
 800938e:	4603      	mov	r3, r0
 8009390:	4608      	mov	r0, r1
 8009392:	b141      	cbz	r1, 80093a6 <__ascii_wctomb+0x18>
 8009394:	2aff      	cmp	r2, #255	@ 0xff
 8009396:	d904      	bls.n	80093a2 <__ascii_wctomb+0x14>
 8009398:	228a      	movs	r2, #138	@ 0x8a
 800939a:	601a      	str	r2, [r3, #0]
 800939c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093a0:	4770      	bx	lr
 80093a2:	700a      	strb	r2, [r1, #0]
 80093a4:	2001      	movs	r0, #1
 80093a6:	4770      	bx	lr

080093a8 <fiprintf>:
 80093a8:	b40e      	push	{r1, r2, r3}
 80093aa:	b503      	push	{r0, r1, lr}
 80093ac:	4601      	mov	r1, r0
 80093ae:	ab03      	add	r3, sp, #12
 80093b0:	4805      	ldr	r0, [pc, #20]	@ (80093c8 <fiprintf+0x20>)
 80093b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80093b6:	6800      	ldr	r0, [r0, #0]
 80093b8:	9301      	str	r3, [sp, #4]
 80093ba:	f7ff f9a1 	bl	8008700 <_vfiprintf_r>
 80093be:	b002      	add	sp, #8
 80093c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80093c4:	b003      	add	sp, #12
 80093c6:	4770      	bx	lr
 80093c8:	20000018 	.word	0x20000018

080093cc <abort>:
 80093cc:	b508      	push	{r3, lr}
 80093ce:	2006      	movs	r0, #6
 80093d0:	f000 f834 	bl	800943c <raise>
 80093d4:	2001      	movs	r0, #1
 80093d6:	f7f8 fa29 	bl	800182c <_exit>

080093da <_malloc_usable_size_r>:
 80093da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093de:	1f18      	subs	r0, r3, #4
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	bfbc      	itt	lt
 80093e4:	580b      	ldrlt	r3, [r1, r0]
 80093e6:	18c0      	addlt	r0, r0, r3
 80093e8:	4770      	bx	lr

080093ea <_raise_r>:
 80093ea:	291f      	cmp	r1, #31
 80093ec:	b538      	push	{r3, r4, r5, lr}
 80093ee:	4605      	mov	r5, r0
 80093f0:	460c      	mov	r4, r1
 80093f2:	d904      	bls.n	80093fe <_raise_r+0x14>
 80093f4:	2316      	movs	r3, #22
 80093f6:	6003      	str	r3, [r0, #0]
 80093f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093fc:	bd38      	pop	{r3, r4, r5, pc}
 80093fe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009400:	b112      	cbz	r2, 8009408 <_raise_r+0x1e>
 8009402:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009406:	b94b      	cbnz	r3, 800941c <_raise_r+0x32>
 8009408:	4628      	mov	r0, r5
 800940a:	f000 f831 	bl	8009470 <_getpid_r>
 800940e:	4622      	mov	r2, r4
 8009410:	4601      	mov	r1, r0
 8009412:	4628      	mov	r0, r5
 8009414:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009418:	f000 b818 	b.w	800944c <_kill_r>
 800941c:	2b01      	cmp	r3, #1
 800941e:	d00a      	beq.n	8009436 <_raise_r+0x4c>
 8009420:	1c59      	adds	r1, r3, #1
 8009422:	d103      	bne.n	800942c <_raise_r+0x42>
 8009424:	2316      	movs	r3, #22
 8009426:	6003      	str	r3, [r0, #0]
 8009428:	2001      	movs	r0, #1
 800942a:	e7e7      	b.n	80093fc <_raise_r+0x12>
 800942c:	2100      	movs	r1, #0
 800942e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009432:	4620      	mov	r0, r4
 8009434:	4798      	blx	r3
 8009436:	2000      	movs	r0, #0
 8009438:	e7e0      	b.n	80093fc <_raise_r+0x12>
	...

0800943c <raise>:
 800943c:	4b02      	ldr	r3, [pc, #8]	@ (8009448 <raise+0xc>)
 800943e:	4601      	mov	r1, r0
 8009440:	6818      	ldr	r0, [r3, #0]
 8009442:	f7ff bfd2 	b.w	80093ea <_raise_r>
 8009446:	bf00      	nop
 8009448:	20000018 	.word	0x20000018

0800944c <_kill_r>:
 800944c:	b538      	push	{r3, r4, r5, lr}
 800944e:	4d07      	ldr	r5, [pc, #28]	@ (800946c <_kill_r+0x20>)
 8009450:	2300      	movs	r3, #0
 8009452:	4604      	mov	r4, r0
 8009454:	4608      	mov	r0, r1
 8009456:	4611      	mov	r1, r2
 8009458:	602b      	str	r3, [r5, #0]
 800945a:	f7f8 f9d7 	bl	800180c <_kill>
 800945e:	1c43      	adds	r3, r0, #1
 8009460:	d102      	bne.n	8009468 <_kill_r+0x1c>
 8009462:	682b      	ldr	r3, [r5, #0]
 8009464:	b103      	cbz	r3, 8009468 <_kill_r+0x1c>
 8009466:	6023      	str	r3, [r4, #0]
 8009468:	bd38      	pop	{r3, r4, r5, pc}
 800946a:	bf00      	nop
 800946c:	2000067c 	.word	0x2000067c

08009470 <_getpid_r>:
 8009470:	f7f8 b9c4 	b.w	80017fc <_getpid>

08009474 <asinf>:
 8009474:	b508      	push	{r3, lr}
 8009476:	ed2d 8b02 	vpush	{d8}
 800947a:	eeb0 8a40 	vmov.f32	s16, s0
 800947e:	f000 f88f 	bl	80095a0 <__ieee754_asinf>
 8009482:	eeb4 8a48 	vcmp.f32	s16, s16
 8009486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800948a:	eef0 8a40 	vmov.f32	s17, s0
 800948e:	d615      	bvs.n	80094bc <asinf+0x48>
 8009490:	eeb0 0a48 	vmov.f32	s0, s16
 8009494:	f000 f873 	bl	800957e <fabsf>
 8009498:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800949c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80094a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094a4:	dd0a      	ble.n	80094bc <asinf+0x48>
 80094a6:	f7fc fcef 	bl	8005e88 <__errno>
 80094aa:	ecbd 8b02 	vpop	{d8}
 80094ae:	2321      	movs	r3, #33	@ 0x21
 80094b0:	6003      	str	r3, [r0, #0]
 80094b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80094b6:	4804      	ldr	r0, [pc, #16]	@ (80094c8 <asinf+0x54>)
 80094b8:	f7fc bd14 	b.w	8005ee4 <nanf>
 80094bc:	eeb0 0a68 	vmov.f32	s0, s17
 80094c0:	ecbd 8b02 	vpop	{d8}
 80094c4:	bd08      	pop	{r3, pc}
 80094c6:	bf00      	nop
 80094c8:	0800a3f1 	.word	0x0800a3f1

080094cc <atan2f>:
 80094cc:	f000 b94c 	b.w	8009768 <__ieee754_atan2f>

080094d0 <powf>:
 80094d0:	b508      	push	{r3, lr}
 80094d2:	ed2d 8b04 	vpush	{d8-d9}
 80094d6:	eeb0 8a60 	vmov.f32	s16, s1
 80094da:	eeb0 9a40 	vmov.f32	s18, s0
 80094de:	f000 f9e3 	bl	80098a8 <__ieee754_powf>
 80094e2:	eeb4 8a48 	vcmp.f32	s16, s16
 80094e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094ea:	eef0 8a40 	vmov.f32	s17, s0
 80094ee:	d63e      	bvs.n	800956e <powf+0x9e>
 80094f0:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80094f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094f8:	d112      	bne.n	8009520 <powf+0x50>
 80094fa:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80094fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009502:	d039      	beq.n	8009578 <powf+0xa8>
 8009504:	eeb0 0a48 	vmov.f32	s0, s16
 8009508:	f000 f840 	bl	800958c <finitef>
 800950c:	b378      	cbz	r0, 800956e <powf+0x9e>
 800950e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009516:	d52a      	bpl.n	800956e <powf+0x9e>
 8009518:	f7fc fcb6 	bl	8005e88 <__errno>
 800951c:	2322      	movs	r3, #34	@ 0x22
 800951e:	e014      	b.n	800954a <powf+0x7a>
 8009520:	f000 f834 	bl	800958c <finitef>
 8009524:	b998      	cbnz	r0, 800954e <powf+0x7e>
 8009526:	eeb0 0a49 	vmov.f32	s0, s18
 800952a:	f000 f82f 	bl	800958c <finitef>
 800952e:	b170      	cbz	r0, 800954e <powf+0x7e>
 8009530:	eeb0 0a48 	vmov.f32	s0, s16
 8009534:	f000 f82a 	bl	800958c <finitef>
 8009538:	b148      	cbz	r0, 800954e <powf+0x7e>
 800953a:	eef4 8a68 	vcmp.f32	s17, s17
 800953e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009542:	d7e9      	bvc.n	8009518 <powf+0x48>
 8009544:	f7fc fca0 	bl	8005e88 <__errno>
 8009548:	2321      	movs	r3, #33	@ 0x21
 800954a:	6003      	str	r3, [r0, #0]
 800954c:	e00f      	b.n	800956e <powf+0x9e>
 800954e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8009552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009556:	d10a      	bne.n	800956e <powf+0x9e>
 8009558:	eeb0 0a49 	vmov.f32	s0, s18
 800955c:	f000 f816 	bl	800958c <finitef>
 8009560:	b128      	cbz	r0, 800956e <powf+0x9e>
 8009562:	eeb0 0a48 	vmov.f32	s0, s16
 8009566:	f000 f811 	bl	800958c <finitef>
 800956a:	2800      	cmp	r0, #0
 800956c:	d1d4      	bne.n	8009518 <powf+0x48>
 800956e:	eeb0 0a68 	vmov.f32	s0, s17
 8009572:	ecbd 8b04 	vpop	{d8-d9}
 8009576:	bd08      	pop	{r3, pc}
 8009578:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800957c:	e7f7      	b.n	800956e <powf+0x9e>

0800957e <fabsf>:
 800957e:	ee10 3a10 	vmov	r3, s0
 8009582:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009586:	ee00 3a10 	vmov	s0, r3
 800958a:	4770      	bx	lr

0800958c <finitef>:
 800958c:	ee10 3a10 	vmov	r3, s0
 8009590:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8009594:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8009598:	bfac      	ite	ge
 800959a:	2000      	movge	r0, #0
 800959c:	2001      	movlt	r0, #1
 800959e:	4770      	bx	lr

080095a0 <__ieee754_asinf>:
 80095a0:	b538      	push	{r3, r4, r5, lr}
 80095a2:	ee10 5a10 	vmov	r5, s0
 80095a6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80095aa:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80095ae:	ed2d 8b04 	vpush	{d8-d9}
 80095b2:	d10c      	bne.n	80095ce <__ieee754_asinf+0x2e>
 80095b4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009728 <__ieee754_asinf+0x188>
 80095b8:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800972c <__ieee754_asinf+0x18c>
 80095bc:	ee60 7a27 	vmul.f32	s15, s0, s15
 80095c0:	eee0 7a07 	vfma.f32	s15, s0, s14
 80095c4:	eeb0 0a67 	vmov.f32	s0, s15
 80095c8:	ecbd 8b04 	vpop	{d8-d9}
 80095cc:	bd38      	pop	{r3, r4, r5, pc}
 80095ce:	d904      	bls.n	80095da <__ieee754_asinf+0x3a>
 80095d0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80095d4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80095d8:	e7f6      	b.n	80095c8 <__ieee754_asinf+0x28>
 80095da:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80095de:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80095e2:	d20b      	bcs.n	80095fc <__ieee754_asinf+0x5c>
 80095e4:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80095e8:	d252      	bcs.n	8009690 <__ieee754_asinf+0xf0>
 80095ea:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8009730 <__ieee754_asinf+0x190>
 80095ee:	ee70 7a27 	vadd.f32	s15, s0, s15
 80095f2:	eef4 7ae8 	vcmpe.f32	s15, s17
 80095f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095fa:	dce5      	bgt.n	80095c8 <__ieee754_asinf+0x28>
 80095fc:	f7ff ffbf 	bl	800957e <fabsf>
 8009600:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8009604:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009608:	ee28 8a27 	vmul.f32	s16, s16, s15
 800960c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8009734 <__ieee754_asinf+0x194>
 8009610:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8009738 <__ieee754_asinf+0x198>
 8009614:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 800973c <__ieee754_asinf+0x19c>
 8009618:	eea8 7a27 	vfma.f32	s14, s16, s15
 800961c:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8009740 <__ieee754_asinf+0x1a0>
 8009620:	eee7 7a08 	vfma.f32	s15, s14, s16
 8009624:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8009744 <__ieee754_asinf+0x1a4>
 8009628:	eea7 7a88 	vfma.f32	s14, s15, s16
 800962c:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8009748 <__ieee754_asinf+0x1a8>
 8009630:	eee7 7a08 	vfma.f32	s15, s14, s16
 8009634:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800974c <__ieee754_asinf+0x1ac>
 8009638:	eea7 9a88 	vfma.f32	s18, s15, s16
 800963c:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8009750 <__ieee754_asinf+0x1b0>
 8009640:	eee8 7a07 	vfma.f32	s15, s16, s14
 8009644:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8009754 <__ieee754_asinf+0x1b4>
 8009648:	eea7 7a88 	vfma.f32	s14, s15, s16
 800964c:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8009758 <__ieee754_asinf+0x1b8>
 8009650:	eee7 7a08 	vfma.f32	s15, s14, s16
 8009654:	eeb0 0a48 	vmov.f32	s0, s16
 8009658:	eee7 8a88 	vfma.f32	s17, s15, s16
 800965c:	f000 fd52 	bl	800a104 <__ieee754_sqrtf>
 8009660:	4b3e      	ldr	r3, [pc, #248]	@ (800975c <__ieee754_asinf+0x1bc>)
 8009662:	ee29 9a08 	vmul.f32	s18, s18, s16
 8009666:	429c      	cmp	r4, r3
 8009668:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800966c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8009670:	d93d      	bls.n	80096ee <__ieee754_asinf+0x14e>
 8009672:	eea0 0a06 	vfma.f32	s0, s0, s12
 8009676:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8009760 <__ieee754_asinf+0x1c0>
 800967a:	eee0 7a26 	vfma.f32	s15, s0, s13
 800967e:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800972c <__ieee754_asinf+0x18c>
 8009682:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009686:	2d00      	cmp	r5, #0
 8009688:	bfd8      	it	le
 800968a:	eeb1 0a40 	vnegle.f32	s0, s0
 800968e:	e79b      	b.n	80095c8 <__ieee754_asinf+0x28>
 8009690:	ee60 7a00 	vmul.f32	s15, s0, s0
 8009694:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8009738 <__ieee754_asinf+0x198>
 8009698:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8009734 <__ieee754_asinf+0x194>
 800969c:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800974c <__ieee754_asinf+0x1ac>
 80096a0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80096a4:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009740 <__ieee754_asinf+0x1a0>
 80096a8:	eee7 6a27 	vfma.f32	s13, s14, s15
 80096ac:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8009744 <__ieee754_asinf+0x1a4>
 80096b0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096b4:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8009748 <__ieee754_asinf+0x1a8>
 80096b8:	eee7 6a27 	vfma.f32	s13, s14, s15
 80096bc:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800973c <__ieee754_asinf+0x19c>
 80096c0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096c4:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8009750 <__ieee754_asinf+0x1b0>
 80096c8:	eee7 6a86 	vfma.f32	s13, s15, s12
 80096cc:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8009754 <__ieee754_asinf+0x1b4>
 80096d0:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80096d4:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8009758 <__ieee754_asinf+0x1b8>
 80096d8:	eee6 6a27 	vfma.f32	s13, s12, s15
 80096dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80096e0:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80096e4:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80096e8:	eea0 0a27 	vfma.f32	s0, s0, s15
 80096ec:	e76c      	b.n	80095c8 <__ieee754_asinf+0x28>
 80096ee:	ee10 3a10 	vmov	r3, s0
 80096f2:	f36f 030b 	bfc	r3, #0, #12
 80096f6:	ee07 3a10 	vmov	s14, r3
 80096fa:	eea7 8a47 	vfms.f32	s16, s14, s14
 80096fe:	ee70 5a00 	vadd.f32	s11, s0, s0
 8009702:	ee30 0a07 	vadd.f32	s0, s0, s14
 8009706:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8009728 <__ieee754_asinf+0x188>
 800970a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800970e:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8009764 <__ieee754_asinf+0x1c4>
 8009712:	eee5 7a66 	vfms.f32	s15, s10, s13
 8009716:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800971a:	eeb0 6a40 	vmov.f32	s12, s0
 800971e:	eea7 6a66 	vfms.f32	s12, s14, s13
 8009722:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8009726:	e7ac      	b.n	8009682 <__ieee754_asinf+0xe2>
 8009728:	b33bbd2e 	.word	0xb33bbd2e
 800972c:	3fc90fdb 	.word	0x3fc90fdb
 8009730:	7149f2ca 	.word	0x7149f2ca
 8009734:	3a4f7f04 	.word	0x3a4f7f04
 8009738:	3811ef08 	.word	0x3811ef08
 800973c:	3e2aaaab 	.word	0x3e2aaaab
 8009740:	bd241146 	.word	0xbd241146
 8009744:	3e4e0aa8 	.word	0x3e4e0aa8
 8009748:	bea6b090 	.word	0xbea6b090
 800974c:	3d9dc62e 	.word	0x3d9dc62e
 8009750:	bf303361 	.word	0xbf303361
 8009754:	4001572d 	.word	0x4001572d
 8009758:	c019d139 	.word	0xc019d139
 800975c:	3f799999 	.word	0x3f799999
 8009760:	333bbd2e 	.word	0x333bbd2e
 8009764:	3f490fdb 	.word	0x3f490fdb

08009768 <__ieee754_atan2f>:
 8009768:	ee10 2a90 	vmov	r2, s1
 800976c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8009770:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009774:	b510      	push	{r4, lr}
 8009776:	eef0 7a40 	vmov.f32	s15, s0
 800977a:	d806      	bhi.n	800978a <__ieee754_atan2f+0x22>
 800977c:	ee10 0a10 	vmov	r0, s0
 8009780:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009784:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009788:	d904      	bls.n	8009794 <__ieee754_atan2f+0x2c>
 800978a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800978e:	eeb0 0a67 	vmov.f32	s0, s15
 8009792:	bd10      	pop	{r4, pc}
 8009794:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8009798:	d103      	bne.n	80097a2 <__ieee754_atan2f+0x3a>
 800979a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800979e:	f000 bb51 	b.w	8009e44 <atanf>
 80097a2:	1794      	asrs	r4, r2, #30
 80097a4:	f004 0402 	and.w	r4, r4, #2
 80097a8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80097ac:	b943      	cbnz	r3, 80097c0 <__ieee754_atan2f+0x58>
 80097ae:	2c02      	cmp	r4, #2
 80097b0:	d05e      	beq.n	8009870 <__ieee754_atan2f+0x108>
 80097b2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009884 <__ieee754_atan2f+0x11c>
 80097b6:	2c03      	cmp	r4, #3
 80097b8:	bf08      	it	eq
 80097ba:	eef0 7a47 	vmoveq.f32	s15, s14
 80097be:	e7e6      	b.n	800978e <__ieee754_atan2f+0x26>
 80097c0:	b941      	cbnz	r1, 80097d4 <__ieee754_atan2f+0x6c>
 80097c2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8009888 <__ieee754_atan2f+0x120>
 80097c6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800988c <__ieee754_atan2f+0x124>
 80097ca:	2800      	cmp	r0, #0
 80097cc:	bfa8      	it	ge
 80097ce:	eef0 7a47 	vmovge.f32	s15, s14
 80097d2:	e7dc      	b.n	800978e <__ieee754_atan2f+0x26>
 80097d4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80097d8:	d110      	bne.n	80097fc <__ieee754_atan2f+0x94>
 80097da:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80097de:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 80097e2:	d107      	bne.n	80097f4 <__ieee754_atan2f+0x8c>
 80097e4:	2c02      	cmp	r4, #2
 80097e6:	d846      	bhi.n	8009876 <__ieee754_atan2f+0x10e>
 80097e8:	4b29      	ldr	r3, [pc, #164]	@ (8009890 <__ieee754_atan2f+0x128>)
 80097ea:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80097ee:	edd3 7a00 	vldr	s15, [r3]
 80097f2:	e7cc      	b.n	800978e <__ieee754_atan2f+0x26>
 80097f4:	2c02      	cmp	r4, #2
 80097f6:	d841      	bhi.n	800987c <__ieee754_atan2f+0x114>
 80097f8:	4b26      	ldr	r3, [pc, #152]	@ (8009894 <__ieee754_atan2f+0x12c>)
 80097fa:	e7f6      	b.n	80097ea <__ieee754_atan2f+0x82>
 80097fc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009800:	d0df      	beq.n	80097c2 <__ieee754_atan2f+0x5a>
 8009802:	1a5b      	subs	r3, r3, r1
 8009804:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8009808:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800980c:	da1a      	bge.n	8009844 <__ieee754_atan2f+0xdc>
 800980e:	2a00      	cmp	r2, #0
 8009810:	da01      	bge.n	8009816 <__ieee754_atan2f+0xae>
 8009812:	313c      	adds	r1, #60	@ 0x3c
 8009814:	db19      	blt.n	800984a <__ieee754_atan2f+0xe2>
 8009816:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800981a:	f7ff feb0 	bl	800957e <fabsf>
 800981e:	f000 fb11 	bl	8009e44 <atanf>
 8009822:	eef0 7a40 	vmov.f32	s15, s0
 8009826:	2c01      	cmp	r4, #1
 8009828:	d012      	beq.n	8009850 <__ieee754_atan2f+0xe8>
 800982a:	2c02      	cmp	r4, #2
 800982c:	d017      	beq.n	800985e <__ieee754_atan2f+0xf6>
 800982e:	2c00      	cmp	r4, #0
 8009830:	d0ad      	beq.n	800978e <__ieee754_atan2f+0x26>
 8009832:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8009898 <__ieee754_atan2f+0x130>
 8009836:	ee77 7a87 	vadd.f32	s15, s15, s14
 800983a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800989c <__ieee754_atan2f+0x134>
 800983e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009842:	e7a4      	b.n	800978e <__ieee754_atan2f+0x26>
 8009844:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800988c <__ieee754_atan2f+0x124>
 8009848:	e7ed      	b.n	8009826 <__ieee754_atan2f+0xbe>
 800984a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80098a0 <__ieee754_atan2f+0x138>
 800984e:	e7ea      	b.n	8009826 <__ieee754_atan2f+0xbe>
 8009850:	ee17 3a90 	vmov	r3, s15
 8009854:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009858:	ee07 3a90 	vmov	s15, r3
 800985c:	e797      	b.n	800978e <__ieee754_atan2f+0x26>
 800985e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8009898 <__ieee754_atan2f+0x130>
 8009862:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009866:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800989c <__ieee754_atan2f+0x134>
 800986a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800986e:	e78e      	b.n	800978e <__ieee754_atan2f+0x26>
 8009870:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800989c <__ieee754_atan2f+0x134>
 8009874:	e78b      	b.n	800978e <__ieee754_atan2f+0x26>
 8009876:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80098a4 <__ieee754_atan2f+0x13c>
 800987a:	e788      	b.n	800978e <__ieee754_atan2f+0x26>
 800987c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80098a0 <__ieee754_atan2f+0x138>
 8009880:	e785      	b.n	800978e <__ieee754_atan2f+0x26>
 8009882:	bf00      	nop
 8009884:	c0490fdb 	.word	0xc0490fdb
 8009888:	bfc90fdb 	.word	0xbfc90fdb
 800988c:	3fc90fdb 	.word	0x3fc90fdb
 8009890:	0800a6b0 	.word	0x0800a6b0
 8009894:	0800a6a4 	.word	0x0800a6a4
 8009898:	33bbbd2e 	.word	0x33bbbd2e
 800989c:	40490fdb 	.word	0x40490fdb
 80098a0:	00000000 	.word	0x00000000
 80098a4:	3f490fdb 	.word	0x3f490fdb

080098a8 <__ieee754_powf>:
 80098a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098ac:	ee10 4a90 	vmov	r4, s1
 80098b0:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 80098b4:	ed2d 8b02 	vpush	{d8}
 80098b8:	ee10 6a10 	vmov	r6, s0
 80098bc:	eeb0 8a40 	vmov.f32	s16, s0
 80098c0:	eef0 8a60 	vmov.f32	s17, s1
 80098c4:	d10c      	bne.n	80098e0 <__ieee754_powf+0x38>
 80098c6:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 80098ca:	0076      	lsls	r6, r6, #1
 80098cc:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80098d0:	f240 8274 	bls.w	8009dbc <__ieee754_powf+0x514>
 80098d4:	ee38 0a28 	vadd.f32	s0, s16, s17
 80098d8:	ecbd 8b02 	vpop	{d8}
 80098dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098e0:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 80098e4:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80098e8:	d802      	bhi.n	80098f0 <__ieee754_powf+0x48>
 80098ea:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80098ee:	d908      	bls.n	8009902 <__ieee754_powf+0x5a>
 80098f0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 80098f4:	d1ee      	bne.n	80098d4 <__ieee754_powf+0x2c>
 80098f6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80098fa:	0064      	lsls	r4, r4, #1
 80098fc:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8009900:	e7e6      	b.n	80098d0 <__ieee754_powf+0x28>
 8009902:	2e00      	cmp	r6, #0
 8009904:	da1f      	bge.n	8009946 <__ieee754_powf+0x9e>
 8009906:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800990a:	f080 8260 	bcs.w	8009dce <__ieee754_powf+0x526>
 800990e:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8009912:	d32f      	bcc.n	8009974 <__ieee754_powf+0xcc>
 8009914:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8009918:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800991c:	fa49 f503 	asr.w	r5, r9, r3
 8009920:	fa05 f303 	lsl.w	r3, r5, r3
 8009924:	454b      	cmp	r3, r9
 8009926:	d123      	bne.n	8009970 <__ieee754_powf+0xc8>
 8009928:	f005 0501 	and.w	r5, r5, #1
 800992c:	f1c5 0502 	rsb	r5, r5, #2
 8009930:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8009934:	d11f      	bne.n	8009976 <__ieee754_powf+0xce>
 8009936:	2c00      	cmp	r4, #0
 8009938:	f280 8246 	bge.w	8009dc8 <__ieee754_powf+0x520>
 800993c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009940:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8009944:	e7c8      	b.n	80098d8 <__ieee754_powf+0x30>
 8009946:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800994a:	d111      	bne.n	8009970 <__ieee754_powf+0xc8>
 800994c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8009950:	f000 8234 	beq.w	8009dbc <__ieee754_powf+0x514>
 8009954:	d906      	bls.n	8009964 <__ieee754_powf+0xbc>
 8009956:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8009c6c <__ieee754_powf+0x3c4>
 800995a:	2c00      	cmp	r4, #0
 800995c:	bfa8      	it	ge
 800995e:	eeb0 0a68 	vmovge.f32	s0, s17
 8009962:	e7b9      	b.n	80098d8 <__ieee754_powf+0x30>
 8009964:	2c00      	cmp	r4, #0
 8009966:	f280 822c 	bge.w	8009dc2 <__ieee754_powf+0x51a>
 800996a:	eeb1 0a68 	vneg.f32	s0, s17
 800996e:	e7b3      	b.n	80098d8 <__ieee754_powf+0x30>
 8009970:	2500      	movs	r5, #0
 8009972:	e7dd      	b.n	8009930 <__ieee754_powf+0x88>
 8009974:	2500      	movs	r5, #0
 8009976:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800997a:	d102      	bne.n	8009982 <__ieee754_powf+0xda>
 800997c:	ee28 0a08 	vmul.f32	s0, s16, s16
 8009980:	e7aa      	b.n	80098d8 <__ieee754_powf+0x30>
 8009982:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8009986:	f040 8227 	bne.w	8009dd8 <__ieee754_powf+0x530>
 800998a:	2e00      	cmp	r6, #0
 800998c:	f2c0 8224 	blt.w	8009dd8 <__ieee754_powf+0x530>
 8009990:	eeb0 0a48 	vmov.f32	s0, s16
 8009994:	ecbd 8b02 	vpop	{d8}
 8009998:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800999c:	f000 bbb2 	b.w	800a104 <__ieee754_sqrtf>
 80099a0:	2d01      	cmp	r5, #1
 80099a2:	d199      	bne.n	80098d8 <__ieee754_powf+0x30>
 80099a4:	eeb1 0a40 	vneg.f32	s0, s0
 80099a8:	e796      	b.n	80098d8 <__ieee754_powf+0x30>
 80099aa:	0ff0      	lsrs	r0, r6, #31
 80099ac:	3801      	subs	r0, #1
 80099ae:	ea55 0300 	orrs.w	r3, r5, r0
 80099b2:	d104      	bne.n	80099be <__ieee754_powf+0x116>
 80099b4:	ee38 8a48 	vsub.f32	s16, s16, s16
 80099b8:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80099bc:	e78c      	b.n	80098d8 <__ieee754_powf+0x30>
 80099be:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 80099c2:	d96d      	bls.n	8009aa0 <__ieee754_powf+0x1f8>
 80099c4:	4baa      	ldr	r3, [pc, #680]	@ (8009c70 <__ieee754_powf+0x3c8>)
 80099c6:	4598      	cmp	r8, r3
 80099c8:	d808      	bhi.n	80099dc <__ieee754_powf+0x134>
 80099ca:	2c00      	cmp	r4, #0
 80099cc:	da0b      	bge.n	80099e6 <__ieee754_powf+0x13e>
 80099ce:	2000      	movs	r0, #0
 80099d0:	ecbd 8b02 	vpop	{d8}
 80099d4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099d8:	f000 bb8e 	b.w	800a0f8 <__math_oflowf>
 80099dc:	4ba5      	ldr	r3, [pc, #660]	@ (8009c74 <__ieee754_powf+0x3cc>)
 80099de:	4598      	cmp	r8, r3
 80099e0:	d908      	bls.n	80099f4 <__ieee754_powf+0x14c>
 80099e2:	2c00      	cmp	r4, #0
 80099e4:	dcf3      	bgt.n	80099ce <__ieee754_powf+0x126>
 80099e6:	2000      	movs	r0, #0
 80099e8:	ecbd 8b02 	vpop	{d8}
 80099ec:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099f0:	f000 bb7c 	b.w	800a0ec <__math_uflowf>
 80099f4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80099f8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80099fc:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8009c78 <__ieee754_powf+0x3d0>
 8009a00:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8009a04:	eee0 6a67 	vfms.f32	s13, s0, s15
 8009a08:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009a0c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8009a10:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009a14:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8009c7c <__ieee754_powf+0x3d4>
 8009a18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009a1c:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8009c80 <__ieee754_powf+0x3d8>
 8009a20:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8009a24:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8009c84 <__ieee754_powf+0x3dc>
 8009a28:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009a2c:	eeb0 7a67 	vmov.f32	s14, s15
 8009a30:	eea0 7a26 	vfma.f32	s14, s0, s13
 8009a34:	ee17 3a10 	vmov	r3, s14
 8009a38:	f36f 030b 	bfc	r3, #0, #12
 8009a3c:	ee07 3a10 	vmov	s14, r3
 8009a40:	eeb0 6a47 	vmov.f32	s12, s14
 8009a44:	eea0 6a66 	vfms.f32	s12, s0, s13
 8009a48:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8009a4c:	3d01      	subs	r5, #1
 8009a4e:	4305      	orrs	r5, r0
 8009a50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a54:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8009a58:	f36f 040b 	bfc	r4, #0, #12
 8009a5c:	bf18      	it	ne
 8009a5e:	eeb0 8a66 	vmovne.f32	s16, s13
 8009a62:	ee06 4a90 	vmov	s13, r4
 8009a66:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8009a6a:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8009a6e:	ee67 7a26 	vmul.f32	s15, s14, s13
 8009a72:	eee6 0a07 	vfma.f32	s1, s12, s14
 8009a76:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8009a7a:	ee17 1a10 	vmov	r1, s14
 8009a7e:	2900      	cmp	r1, #0
 8009a80:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009a84:	f340 80dd 	ble.w	8009c42 <__ieee754_powf+0x39a>
 8009a88:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8009a8c:	f240 80ca 	bls.w	8009c24 <__ieee754_powf+0x37c>
 8009a90:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a98:	bf4c      	ite	mi
 8009a9a:	2001      	movmi	r0, #1
 8009a9c:	2000      	movpl	r0, #0
 8009a9e:	e797      	b.n	80099d0 <__ieee754_powf+0x128>
 8009aa0:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8009aa4:	bf01      	itttt	eq
 8009aa6:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8009c88 <__ieee754_powf+0x3e0>
 8009aaa:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8009aae:	f06f 0317 	mvneq.w	r3, #23
 8009ab2:	ee17 7a90 	vmoveq	r7, s15
 8009ab6:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8009aba:	bf18      	it	ne
 8009abc:	2300      	movne	r3, #0
 8009abe:	3a7f      	subs	r2, #127	@ 0x7f
 8009ac0:	441a      	add	r2, r3
 8009ac2:	4b72      	ldr	r3, [pc, #456]	@ (8009c8c <__ieee754_powf+0x3e4>)
 8009ac4:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8009ac8:	429f      	cmp	r7, r3
 8009aca:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8009ace:	dd06      	ble.n	8009ade <__ieee754_powf+0x236>
 8009ad0:	4b6f      	ldr	r3, [pc, #444]	@ (8009c90 <__ieee754_powf+0x3e8>)
 8009ad2:	429f      	cmp	r7, r3
 8009ad4:	f340 80a4 	ble.w	8009c20 <__ieee754_powf+0x378>
 8009ad8:	3201      	adds	r2, #1
 8009ada:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8009ade:	2600      	movs	r6, #0
 8009ae0:	4b6c      	ldr	r3, [pc, #432]	@ (8009c94 <__ieee754_powf+0x3ec>)
 8009ae2:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009ae6:	ee07 1a10 	vmov	s14, r1
 8009aea:	edd3 5a00 	vldr	s11, [r3]
 8009aee:	4b6a      	ldr	r3, [pc, #424]	@ (8009c98 <__ieee754_powf+0x3f0>)
 8009af0:	ee75 7a87 	vadd.f32	s15, s11, s14
 8009af4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009af8:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8009afc:	1049      	asrs	r1, r1, #1
 8009afe:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8009b02:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8009b06:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8009b0a:	ee37 6a65 	vsub.f32	s12, s14, s11
 8009b0e:	ee07 1a90 	vmov	s15, r1
 8009b12:	ee26 5a24 	vmul.f32	s10, s12, s9
 8009b16:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8009b1a:	ee15 7a10 	vmov	r7, s10
 8009b1e:	401f      	ands	r7, r3
 8009b20:	ee06 7a90 	vmov	s13, r7
 8009b24:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8009b28:	ee37 7a65 	vsub.f32	s14, s14, s11
 8009b2c:	ee65 7a05 	vmul.f32	s15, s10, s10
 8009b30:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8009b34:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8009c9c <__ieee754_powf+0x3f4>
 8009b38:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8009ca0 <__ieee754_powf+0x3f8>
 8009b3c:	eee7 5a87 	vfma.f32	s11, s15, s14
 8009b40:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8009ca4 <__ieee754_powf+0x3fc>
 8009b44:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009b48:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8009c78 <__ieee754_powf+0x3d0>
 8009b4c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009b50:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8009ca8 <__ieee754_powf+0x400>
 8009b54:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009b58:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8009cac <__ieee754_powf+0x404>
 8009b5c:	ee26 6a24 	vmul.f32	s12, s12, s9
 8009b60:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009b64:	ee35 7a26 	vadd.f32	s14, s10, s13
 8009b68:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8009b6c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8009b70:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8009b74:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8009b78:	eef0 5a67 	vmov.f32	s11, s15
 8009b7c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8009b80:	ee75 5a87 	vadd.f32	s11, s11, s14
 8009b84:	ee15 1a90 	vmov	r1, s11
 8009b88:	4019      	ands	r1, r3
 8009b8a:	ee05 1a90 	vmov	s11, r1
 8009b8e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8009b92:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8009b96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009b9a:	ee67 7a85 	vmul.f32	s15, s15, s10
 8009b9e:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009ba2:	eeb0 6a67 	vmov.f32	s12, s15
 8009ba6:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8009baa:	ee16 1a10 	vmov	r1, s12
 8009bae:	4019      	ands	r1, r3
 8009bb0:	ee06 1a10 	vmov	s12, r1
 8009bb4:	eeb0 7a46 	vmov.f32	s14, s12
 8009bb8:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8009bbc:	493c      	ldr	r1, [pc, #240]	@ (8009cb0 <__ieee754_powf+0x408>)
 8009bbe:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8009bc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009bc6:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8009cb4 <__ieee754_powf+0x40c>
 8009bca:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8009cb8 <__ieee754_powf+0x410>
 8009bce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009bd2:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8009cbc <__ieee754_powf+0x414>
 8009bd6:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009bda:	ed91 7a00 	vldr	s14, [r1]
 8009bde:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009be2:	ee07 2a10 	vmov	s14, r2
 8009be6:	4a36      	ldr	r2, [pc, #216]	@ (8009cc0 <__ieee754_powf+0x418>)
 8009be8:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8009bec:	eeb0 7a67 	vmov.f32	s14, s15
 8009bf0:	eea6 7a25 	vfma.f32	s14, s12, s11
 8009bf4:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8009bf8:	ed92 5a00 	vldr	s10, [r2]
 8009bfc:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009c00:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009c04:	ee17 2a10 	vmov	r2, s14
 8009c08:	401a      	ands	r2, r3
 8009c0a:	ee07 2a10 	vmov	s14, r2
 8009c0e:	ee77 6a66 	vsub.f32	s13, s14, s13
 8009c12:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8009c16:	eee6 6a65 	vfms.f32	s13, s12, s11
 8009c1a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009c1e:	e715      	b.n	8009a4c <__ieee754_powf+0x1a4>
 8009c20:	2601      	movs	r6, #1
 8009c22:	e75d      	b.n	8009ae0 <__ieee754_powf+0x238>
 8009c24:	d152      	bne.n	8009ccc <__ieee754_powf+0x424>
 8009c26:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8009cc4 <__ieee754_powf+0x41c>
 8009c2a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009c2e:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8009c32:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c3a:	f73f af29 	bgt.w	8009a90 <__ieee754_powf+0x1e8>
 8009c3e:	2386      	movs	r3, #134	@ 0x86
 8009c40:	e048      	b.n	8009cd4 <__ieee754_powf+0x42c>
 8009c42:	4a21      	ldr	r2, [pc, #132]	@ (8009cc8 <__ieee754_powf+0x420>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d907      	bls.n	8009c58 <__ieee754_powf+0x3b0>
 8009c48:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c50:	bf4c      	ite	mi
 8009c52:	2001      	movmi	r0, #1
 8009c54:	2000      	movpl	r0, #0
 8009c56:	e6c7      	b.n	80099e8 <__ieee754_powf+0x140>
 8009c58:	d138      	bne.n	8009ccc <__ieee754_powf+0x424>
 8009c5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009c5e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8009c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c66:	dbea      	blt.n	8009c3e <__ieee754_powf+0x396>
 8009c68:	e7ee      	b.n	8009c48 <__ieee754_powf+0x3a0>
 8009c6a:	bf00      	nop
 8009c6c:	00000000 	.word	0x00000000
 8009c70:	3f7ffff3 	.word	0x3f7ffff3
 8009c74:	3f800007 	.word	0x3f800007
 8009c78:	3eaaaaab 	.word	0x3eaaaaab
 8009c7c:	3fb8aa00 	.word	0x3fb8aa00
 8009c80:	3fb8aa3b 	.word	0x3fb8aa3b
 8009c84:	36eca570 	.word	0x36eca570
 8009c88:	4b800000 	.word	0x4b800000
 8009c8c:	001cc471 	.word	0x001cc471
 8009c90:	005db3d6 	.word	0x005db3d6
 8009c94:	0800a6cc 	.word	0x0800a6cc
 8009c98:	fffff000 	.word	0xfffff000
 8009c9c:	3e6c3255 	.word	0x3e6c3255
 8009ca0:	3e53f142 	.word	0x3e53f142
 8009ca4:	3e8ba305 	.word	0x3e8ba305
 8009ca8:	3edb6db7 	.word	0x3edb6db7
 8009cac:	3f19999a 	.word	0x3f19999a
 8009cb0:	0800a6bc 	.word	0x0800a6bc
 8009cb4:	3f76384f 	.word	0x3f76384f
 8009cb8:	3f763800 	.word	0x3f763800
 8009cbc:	369dc3a0 	.word	0x369dc3a0
 8009cc0:	0800a6c4 	.word	0x0800a6c4
 8009cc4:	3338aa3c 	.word	0x3338aa3c
 8009cc8:	43160000 	.word	0x43160000
 8009ccc:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8009cd0:	d96f      	bls.n	8009db2 <__ieee754_powf+0x50a>
 8009cd2:	15db      	asrs	r3, r3, #23
 8009cd4:	3b7e      	subs	r3, #126	@ 0x7e
 8009cd6:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8009cda:	4118      	asrs	r0, r3
 8009cdc:	4408      	add	r0, r1
 8009cde:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009ce2:	4a4e      	ldr	r2, [pc, #312]	@ (8009e1c <__ieee754_powf+0x574>)
 8009ce4:	3b7f      	subs	r3, #127	@ 0x7f
 8009ce6:	411a      	asrs	r2, r3
 8009ce8:	4002      	ands	r2, r0
 8009cea:	ee07 2a10 	vmov	s14, r2
 8009cee:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8009cf2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8009cf6:	f1c3 0317 	rsb	r3, r3, #23
 8009cfa:	4118      	asrs	r0, r3
 8009cfc:	2900      	cmp	r1, #0
 8009cfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d02:	bfb8      	it	lt
 8009d04:	4240      	neglt	r0, r0
 8009d06:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8009d0a:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8009e20 <__ieee754_powf+0x578>
 8009d0e:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8009e24 <__ieee754_powf+0x57c>
 8009d12:	ee16 3a90 	vmov	r3, s13
 8009d16:	f36f 030b 	bfc	r3, #0, #12
 8009d1a:	ee06 3a90 	vmov	s13, r3
 8009d1e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009d22:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009d26:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009d2a:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8009e28 <__ieee754_powf+0x580>
 8009d2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009d32:	eee0 7a87 	vfma.f32	s15, s1, s14
 8009d36:	eeb0 7a67 	vmov.f32	s14, s15
 8009d3a:	eea6 7a86 	vfma.f32	s14, s13, s12
 8009d3e:	eef0 5a47 	vmov.f32	s11, s14
 8009d42:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8009d46:	ee67 6a07 	vmul.f32	s13, s14, s14
 8009d4a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009d4e:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8009e2c <__ieee754_powf+0x584>
 8009d52:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8009e30 <__ieee754_powf+0x588>
 8009d56:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8009d5a:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8009e34 <__ieee754_powf+0x58c>
 8009d5e:	eee6 5a26 	vfma.f32	s11, s12, s13
 8009d62:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8009e38 <__ieee754_powf+0x590>
 8009d66:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8009d6a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009e3c <__ieee754_powf+0x594>
 8009d6e:	eee6 5a26 	vfma.f32	s11, s12, s13
 8009d72:	eeb0 6a47 	vmov.f32	s12, s14
 8009d76:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8009d7a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8009d7e:	ee67 5a06 	vmul.f32	s11, s14, s12
 8009d82:	ee36 6a66 	vsub.f32	s12, s12, s13
 8009d86:	eee7 7a27 	vfma.f32	s15, s14, s15
 8009d8a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8009d8e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009d92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d96:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009d9a:	ee10 3a10 	vmov	r3, s0
 8009d9e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8009da2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009da6:	da06      	bge.n	8009db6 <__ieee754_powf+0x50e>
 8009da8:	f000 f920 	bl	8009fec <scalbnf>
 8009dac:	ee20 0a08 	vmul.f32	s0, s0, s16
 8009db0:	e592      	b.n	80098d8 <__ieee754_powf+0x30>
 8009db2:	2000      	movs	r0, #0
 8009db4:	e7a7      	b.n	8009d06 <__ieee754_powf+0x45e>
 8009db6:	ee00 3a10 	vmov	s0, r3
 8009dba:	e7f7      	b.n	8009dac <__ieee754_powf+0x504>
 8009dbc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009dc0:	e58a      	b.n	80098d8 <__ieee754_powf+0x30>
 8009dc2:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8009e40 <__ieee754_powf+0x598>
 8009dc6:	e587      	b.n	80098d8 <__ieee754_powf+0x30>
 8009dc8:	eeb0 0a48 	vmov.f32	s0, s16
 8009dcc:	e584      	b.n	80098d8 <__ieee754_powf+0x30>
 8009dce:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8009dd2:	f43f adbb 	beq.w	800994c <__ieee754_powf+0xa4>
 8009dd6:	2502      	movs	r5, #2
 8009dd8:	eeb0 0a48 	vmov.f32	s0, s16
 8009ddc:	f7ff fbcf 	bl	800957e <fabsf>
 8009de0:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8009de4:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8009de8:	4647      	mov	r7, r8
 8009dea:	d003      	beq.n	8009df4 <__ieee754_powf+0x54c>
 8009dec:	f1b8 0f00 	cmp.w	r8, #0
 8009df0:	f47f addb 	bne.w	80099aa <__ieee754_powf+0x102>
 8009df4:	2c00      	cmp	r4, #0
 8009df6:	bfbc      	itt	lt
 8009df8:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8009dfc:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8009e00:	2e00      	cmp	r6, #0
 8009e02:	f6bf ad69 	bge.w	80098d8 <__ieee754_powf+0x30>
 8009e06:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8009e0a:	ea58 0805 	orrs.w	r8, r8, r5
 8009e0e:	f47f adc7 	bne.w	80099a0 <__ieee754_powf+0xf8>
 8009e12:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009e16:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8009e1a:	e55d      	b.n	80098d8 <__ieee754_powf+0x30>
 8009e1c:	ff800000 	.word	0xff800000
 8009e20:	3f317218 	.word	0x3f317218
 8009e24:	3f317200 	.word	0x3f317200
 8009e28:	35bfbe8c 	.word	0x35bfbe8c
 8009e2c:	b5ddea0e 	.word	0xb5ddea0e
 8009e30:	3331bb4c 	.word	0x3331bb4c
 8009e34:	388ab355 	.word	0x388ab355
 8009e38:	bb360b61 	.word	0xbb360b61
 8009e3c:	3e2aaaab 	.word	0x3e2aaaab
 8009e40:	00000000 	.word	0x00000000

08009e44 <atanf>:
 8009e44:	b538      	push	{r3, r4, r5, lr}
 8009e46:	ee10 5a10 	vmov	r5, s0
 8009e4a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8009e4e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8009e52:	eef0 7a40 	vmov.f32	s15, s0
 8009e56:	d310      	bcc.n	8009e7a <atanf+0x36>
 8009e58:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8009e5c:	d904      	bls.n	8009e68 <atanf+0x24>
 8009e5e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8009e62:	eeb0 0a67 	vmov.f32	s0, s15
 8009e66:	bd38      	pop	{r3, r4, r5, pc}
 8009e68:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8009fa0 <atanf+0x15c>
 8009e6c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8009fa4 <atanf+0x160>
 8009e70:	2d00      	cmp	r5, #0
 8009e72:	bfc8      	it	gt
 8009e74:	eef0 7a47 	vmovgt.f32	s15, s14
 8009e78:	e7f3      	b.n	8009e62 <atanf+0x1e>
 8009e7a:	4b4b      	ldr	r3, [pc, #300]	@ (8009fa8 <atanf+0x164>)
 8009e7c:	429c      	cmp	r4, r3
 8009e7e:	d810      	bhi.n	8009ea2 <atanf+0x5e>
 8009e80:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8009e84:	d20a      	bcs.n	8009e9c <atanf+0x58>
 8009e86:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8009fac <atanf+0x168>
 8009e8a:	ee30 7a07 	vadd.f32	s14, s0, s14
 8009e8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e92:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8009e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e9a:	dce2      	bgt.n	8009e62 <atanf+0x1e>
 8009e9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009ea0:	e013      	b.n	8009eca <atanf+0x86>
 8009ea2:	f7ff fb6c 	bl	800957e <fabsf>
 8009ea6:	4b42      	ldr	r3, [pc, #264]	@ (8009fb0 <atanf+0x16c>)
 8009ea8:	429c      	cmp	r4, r3
 8009eaa:	d84f      	bhi.n	8009f4c <atanf+0x108>
 8009eac:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8009eb0:	429c      	cmp	r4, r3
 8009eb2:	d841      	bhi.n	8009f38 <atanf+0xf4>
 8009eb4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8009eb8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009ebc:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009ec6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009eca:	1c5a      	adds	r2, r3, #1
 8009ecc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8009ed0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009fb4 <atanf+0x170>
 8009ed4:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8009fb8 <atanf+0x174>
 8009ed8:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8009fbc <atanf+0x178>
 8009edc:	ee66 6a06 	vmul.f32	s13, s12, s12
 8009ee0:	eee6 5a87 	vfma.f32	s11, s13, s14
 8009ee4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8009fc0 <atanf+0x17c>
 8009ee8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009eec:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8009fc4 <atanf+0x180>
 8009ef0:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009ef4:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009fc8 <atanf+0x184>
 8009ef8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009efc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009fcc <atanf+0x188>
 8009f00:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009f04:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8009fd0 <atanf+0x18c>
 8009f08:	eea6 5a87 	vfma.f32	s10, s13, s14
 8009f0c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009fd4 <atanf+0x190>
 8009f10:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009f14:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8009fd8 <atanf+0x194>
 8009f18:	eea7 5a26 	vfma.f32	s10, s14, s13
 8009f1c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8009fdc <atanf+0x198>
 8009f20:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009f24:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009f28:	eea5 7a86 	vfma.f32	s14, s11, s12
 8009f2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009f30:	d121      	bne.n	8009f76 <atanf+0x132>
 8009f32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009f36:	e794      	b.n	8009e62 <atanf+0x1e>
 8009f38:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009f3c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009f40:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009f44:	2301      	movs	r3, #1
 8009f46:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009f4a:	e7be      	b.n	8009eca <atanf+0x86>
 8009f4c:	4b24      	ldr	r3, [pc, #144]	@ (8009fe0 <atanf+0x19c>)
 8009f4e:	429c      	cmp	r4, r3
 8009f50:	d80b      	bhi.n	8009f6a <atanf+0x126>
 8009f52:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8009f56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f5a:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009f5e:	2302      	movs	r3, #2
 8009f60:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009f64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f68:	e7af      	b.n	8009eca <atanf+0x86>
 8009f6a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009f6e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009f72:	2303      	movs	r3, #3
 8009f74:	e7a9      	b.n	8009eca <atanf+0x86>
 8009f76:	4a1b      	ldr	r2, [pc, #108]	@ (8009fe4 <atanf+0x1a0>)
 8009f78:	491b      	ldr	r1, [pc, #108]	@ (8009fe8 <atanf+0x1a4>)
 8009f7a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009f7e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009f82:	edd3 6a00 	vldr	s13, [r3]
 8009f86:	ee37 7a66 	vsub.f32	s14, s14, s13
 8009f8a:	2d00      	cmp	r5, #0
 8009f8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009f90:	edd2 7a00 	vldr	s15, [r2]
 8009f94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009f98:	bfb8      	it	lt
 8009f9a:	eef1 7a67 	vneglt.f32	s15, s15
 8009f9e:	e760      	b.n	8009e62 <atanf+0x1e>
 8009fa0:	bfc90fdb 	.word	0xbfc90fdb
 8009fa4:	3fc90fdb 	.word	0x3fc90fdb
 8009fa8:	3edfffff 	.word	0x3edfffff
 8009fac:	7149f2ca 	.word	0x7149f2ca
 8009fb0:	3f97ffff 	.word	0x3f97ffff
 8009fb4:	3c8569d7 	.word	0x3c8569d7
 8009fb8:	3d4bda59 	.word	0x3d4bda59
 8009fbc:	bd6ef16b 	.word	0xbd6ef16b
 8009fc0:	3d886b35 	.word	0x3d886b35
 8009fc4:	3dba2e6e 	.word	0x3dba2e6e
 8009fc8:	3e124925 	.word	0x3e124925
 8009fcc:	3eaaaaab 	.word	0x3eaaaaab
 8009fd0:	bd15a221 	.word	0xbd15a221
 8009fd4:	bd9d8795 	.word	0xbd9d8795
 8009fd8:	bde38e38 	.word	0xbde38e38
 8009fdc:	be4ccccd 	.word	0xbe4ccccd
 8009fe0:	401bffff 	.word	0x401bffff
 8009fe4:	0800a6e4 	.word	0x0800a6e4
 8009fe8:	0800a6d4 	.word	0x0800a6d4

08009fec <scalbnf>:
 8009fec:	ee10 3a10 	vmov	r3, s0
 8009ff0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8009ff4:	d02b      	beq.n	800a04e <scalbnf+0x62>
 8009ff6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009ffa:	d302      	bcc.n	800a002 <scalbnf+0x16>
 8009ffc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a000:	4770      	bx	lr
 800a002:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800a006:	d123      	bne.n	800a050 <scalbnf+0x64>
 800a008:	4b24      	ldr	r3, [pc, #144]	@ (800a09c <scalbnf+0xb0>)
 800a00a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800a0a0 <scalbnf+0xb4>
 800a00e:	4298      	cmp	r0, r3
 800a010:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a014:	db17      	blt.n	800a046 <scalbnf+0x5a>
 800a016:	ee10 3a10 	vmov	r3, s0
 800a01a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a01e:	3a19      	subs	r2, #25
 800a020:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800a024:	4288      	cmp	r0, r1
 800a026:	dd15      	ble.n	800a054 <scalbnf+0x68>
 800a028:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800a0a4 <scalbnf+0xb8>
 800a02c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800a0a8 <scalbnf+0xbc>
 800a030:	ee10 3a10 	vmov	r3, s0
 800a034:	eeb0 7a67 	vmov.f32	s14, s15
 800a038:	2b00      	cmp	r3, #0
 800a03a:	bfb8      	it	lt
 800a03c:	eef0 7a66 	vmovlt.f32	s15, s13
 800a040:	ee27 0a87 	vmul.f32	s0, s15, s14
 800a044:	4770      	bx	lr
 800a046:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a0ac <scalbnf+0xc0>
 800a04a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a04e:	4770      	bx	lr
 800a050:	0dd2      	lsrs	r2, r2, #23
 800a052:	e7e5      	b.n	800a020 <scalbnf+0x34>
 800a054:	4410      	add	r0, r2
 800a056:	28fe      	cmp	r0, #254	@ 0xfe
 800a058:	dce6      	bgt.n	800a028 <scalbnf+0x3c>
 800a05a:	2800      	cmp	r0, #0
 800a05c:	dd06      	ble.n	800a06c <scalbnf+0x80>
 800a05e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a062:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a066:	ee00 3a10 	vmov	s0, r3
 800a06a:	4770      	bx	lr
 800a06c:	f110 0f16 	cmn.w	r0, #22
 800a070:	da09      	bge.n	800a086 <scalbnf+0x9a>
 800a072:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800a0ac <scalbnf+0xc0>
 800a076:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800a0b0 <scalbnf+0xc4>
 800a07a:	ee10 3a10 	vmov	r3, s0
 800a07e:	eeb0 7a67 	vmov.f32	s14, s15
 800a082:	2b00      	cmp	r3, #0
 800a084:	e7d9      	b.n	800a03a <scalbnf+0x4e>
 800a086:	3019      	adds	r0, #25
 800a088:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a08c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a090:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800a0b4 <scalbnf+0xc8>
 800a094:	ee07 3a90 	vmov	s15, r3
 800a098:	e7d7      	b.n	800a04a <scalbnf+0x5e>
 800a09a:	bf00      	nop
 800a09c:	ffff3cb0 	.word	0xffff3cb0
 800a0a0:	4c000000 	.word	0x4c000000
 800a0a4:	7149f2ca 	.word	0x7149f2ca
 800a0a8:	f149f2ca 	.word	0xf149f2ca
 800a0ac:	0da24260 	.word	0x0da24260
 800a0b0:	8da24260 	.word	0x8da24260
 800a0b4:	33000000 	.word	0x33000000

0800a0b8 <with_errnof>:
 800a0b8:	b510      	push	{r4, lr}
 800a0ba:	ed2d 8b02 	vpush	{d8}
 800a0be:	eeb0 8a40 	vmov.f32	s16, s0
 800a0c2:	4604      	mov	r4, r0
 800a0c4:	f7fb fee0 	bl	8005e88 <__errno>
 800a0c8:	eeb0 0a48 	vmov.f32	s0, s16
 800a0cc:	ecbd 8b02 	vpop	{d8}
 800a0d0:	6004      	str	r4, [r0, #0]
 800a0d2:	bd10      	pop	{r4, pc}

0800a0d4 <xflowf>:
 800a0d4:	b130      	cbz	r0, 800a0e4 <xflowf+0x10>
 800a0d6:	eef1 7a40 	vneg.f32	s15, s0
 800a0da:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a0de:	2022      	movs	r0, #34	@ 0x22
 800a0e0:	f7ff bfea 	b.w	800a0b8 <with_errnof>
 800a0e4:	eef0 7a40 	vmov.f32	s15, s0
 800a0e8:	e7f7      	b.n	800a0da <xflowf+0x6>
	...

0800a0ec <__math_uflowf>:
 800a0ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a0f4 <__math_uflowf+0x8>
 800a0f0:	f7ff bff0 	b.w	800a0d4 <xflowf>
 800a0f4:	10000000 	.word	0x10000000

0800a0f8 <__math_oflowf>:
 800a0f8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a100 <__math_oflowf+0x8>
 800a0fc:	f7ff bfea 	b.w	800a0d4 <xflowf>
 800a100:	70000000 	.word	0x70000000

0800a104 <__ieee754_sqrtf>:
 800a104:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a108:	4770      	bx	lr
	...

0800a10c <_init>:
 800a10c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a10e:	bf00      	nop
 800a110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a112:	bc08      	pop	{r3}
 800a114:	469e      	mov	lr, r3
 800a116:	4770      	bx	lr

0800a118 <_fini>:
 800a118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a11a:	bf00      	nop
 800a11c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a11e:	bc08      	pop	{r3}
 800a120:	469e      	mov	lr, r3
 800a122:	4770      	bx	lr
