#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020929072d40 .scope module, "top_level_cpu_tb" "top_level_cpu_tb" 2 4;
 .timescale 0 0;
v00000209290f5c40_0 .var "CLK", 0 0;
v00000209290f60a0_0 .var "INSTRUCTION", 31 0;
v00000209290f6640_0 .net "PC", 31 0, v00000209290f1b70_0;  1 drivers
v00000209290f4ca0_0 .var "RESET", 0 0;
S_0000020929074d30 .scope module, "uut" "top_level_cpu" 2 15, 3 7 0, S_0000020929072d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
v00000209290f0e50_0 .net "ALUOP", 2 0, L_00000209290f63c0;  1 drivers
v00000209290f1030_0 .net "ALURESULT", 7 0, v000002092909bcf0_0;  1 drivers
v00000209290f1670_0 .net "CLK", 0 0, v00000209290f5c40_0;  1 drivers
v00000209290f1170_0 .net "IMM", 0 0, L_00000209290f4c00;  1 drivers
v00000209290f22f0_0 .net "IMMEDIATE", 7 0, L_00000209290f5920;  1 drivers
v00000209290f2430_0 .net "INSTRUCTION", 31 0, v00000209290f60a0_0;  1 drivers
v00000209290f1210_0 .net "MUXOUT1", 7 0, v00000209290f2390_0;  1 drivers
v00000209290f1ad0_0 .net "MUXOUT2", 7 0, v00000209290f1fd0_0;  1 drivers
v00000209290f2570_0 .net "OPCODE", 7 0, L_00000209290f66e0;  1 drivers
v00000209290f1b70_0 .var "PC", 31 0;
v00000209290f1c10_0 .var "PCreg", 31 0;
v00000209290f1e90_0 .net "READREG1", 2 0, L_00000209290f5560;  1 drivers
v00000209290f65a0_0 .net "READREG2", 2 0, L_00000209290f4f20;  1 drivers
v00000209290f6320_0 .net "REGOUT1", 7 0, L_0000020929093ad0;  1 drivers
v00000209290f57e0_0 .net "REGOUT2", 7 0, L_0000020929094320;  1 drivers
v00000209290f6500_0 .net "RESET", 0 0, v00000209290f4ca0_0;  1 drivers
v00000209290f5060_0 .net "SIGN", 0 0, L_00000209290f52e0;  1 drivers
v00000209290f56a0_0 .net "TWOSOUT", 7 0, L_00000209290f6820;  1 drivers
v00000209290f6280_0 .net "WRITEENABLE", 0 0, L_00000209290f6960;  1 drivers
v00000209290f6a00_0 .net "WRITEREG", 2 0, L_00000209290f5ce0;  1 drivers
v00000209290f68c0_0 .net *"_ivl_11", 7 0, L_00000209290f4b60;  1 drivers
v00000209290f4e80_0 .net *"_ivl_3", 7 0, L_00000209290f6460;  1 drivers
v00000209290f4de0_0 .net *"_ivl_7", 7 0, L_00000209290f5880;  1 drivers
E_000002092909a690 .event anyedge, v00000209290f1b70_0;
L_00000209290f66e0 .part v00000209290f60a0_0, 24, 8;
L_00000209290f6460 .part v00000209290f60a0_0, 16, 8;
L_00000209290f5560 .part L_00000209290f6460, 0, 3;
L_00000209290f5880 .part v00000209290f60a0_0, 8, 8;
L_00000209290f5ce0 .part L_00000209290f5880, 0, 3;
L_00000209290f4b60 .part v00000209290f60a0_0, 0, 8;
L_00000209290f4f20 .part L_00000209290f4b60, 0, 3;
L_00000209290f5920 .part v00000209290f60a0_0, 0, 8;
S_0000020929087d90 .scope module, "alu_inst" "alu" 3 58, 4 43 0, S_0000020929074d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v000002092909ba70_0 .net "DATA1", 7 0, L_0000020929093ad0;  alias, 1 drivers
v000002092909bbb0_0 .net "DATA2", 7 0, v00000209290f1fd0_0;  alias, 1 drivers
v000002092909bcf0_0 .var "RESULT", 7 0;
v000002092909bd90_0 .net "SELECT", 2 0, L_00000209290f63c0;  alias, 1 drivers
v00000209290f12b0_0 .net "add_out", 7 0, L_00000209290f61e0;  1 drivers
v00000209290f1710_0 .net "and_out", 7 0, L_0000020929093d70;  1 drivers
v00000209290f24d0_0 .net "forward_out", 7 0, L_0000020929093d00;  1 drivers
v00000209290f1850_0 .net "or_out", 7 0, L_0000020929093de0;  1 drivers
E_000002092909a050/0 .event anyedge, v000002092909bd90_0, v000002092909b9d0_0, v000002092909bb10_0, v000002092909b390_0;
E_000002092909a050/1 .event anyedge, v000002092909b930_0;
E_000002092909a050 .event/or E_000002092909a050/0, E_000002092909a050/1;
S_0000020929087f20 .scope module, "add" "addunit" 4 50, 4 11 0, S_0000020929087d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000002092909b2f0_0 .net "DATA1", 7 0, L_0000020929093ad0;  alias, 1 drivers
v000002092909b610_0 .net "DATA2", 7 0, v00000209290f1fd0_0;  alias, 1 drivers
v000002092909bb10_0 .net "RESULT", 7 0, L_00000209290f61e0;  alias, 1 drivers
L_00000209290f61e0 .delay 8 (2,2,2) L_00000209290f61e0/d;
L_00000209290f61e0/d .arith/sum 8, L_0000020929093ad0, v00000209290f1fd0_0;
S_00000209290882c0 .scope module, "andg" "andunit" 4 51, 4 27 0, S_0000020929087d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000020929093d70/d .functor AND 8, L_0000020929093ad0, v00000209290f1fd0_0, C4<11111111>, C4<11111111>;
L_0000020929093d70 .delay 8 (1,1,1) L_0000020929093d70/d;
v000002092909b070_0 .net "DATA1", 7 0, L_0000020929093ad0;  alias, 1 drivers
v000002092909b750_0 .net "DATA2", 7 0, v00000209290f1fd0_0;  alias, 1 drivers
v000002092909b390_0 .net "RESULT", 7 0, L_0000020929093d70;  alias, 1 drivers
S_0000020929088450 .scope module, "fwd" "forward" 4 49, 4 19 0, S_0000020929087d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000020929093d00/d .functor BUFZ 8, v00000209290f1fd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020929093d00 .delay 8 (1,1,1) L_0000020929093d00/d;
v000002092909b890_0 .net "DATA2", 7 0, v00000209290f1fd0_0;  alias, 1 drivers
v000002092909b9d0_0 .net "RESULT", 7 0, L_0000020929093d00;  alias, 1 drivers
S_000002092907ffb0 .scope module, "org" "orunit" 4 52, 4 35 0, S_0000020929087d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000020929093de0/d .functor OR 8, L_0000020929093ad0, v00000209290f1fd0_0, C4<00000000>, C4<00000000>;
L_0000020929093de0 .delay 8 (1,1,1) L_0000020929093de0/d;
v000002092909b430_0 .net "DATA1", 7 0, L_0000020929093ad0;  alias, 1 drivers
v000002092909b4d0_0 .net "DATA2", 7 0, v00000209290f1fd0_0;  alias, 1 drivers
v000002092909b930_0 .net "RESULT", 7 0, L_0000020929093de0;  alias, 1 drivers
S_0000020929080140 .scope module, "control_inst" "control_unit" 3 65, 5 1 0, S_0000020929074d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "IMM";
    .port_info 2 /OUTPUT 1 "SIGN";
    .port_info 3 /OUTPUT 1 "WRITEENABLE";
    .port_info 4 /OUTPUT 3 "ALUOP";
v00000209290f2750_0 .net "ALUOP", 2 0, L_00000209290f63c0;  alias, 1 drivers
v00000209290f2610_0 .net "IMM", 0 0, L_00000209290f4c00;  alias, 1 drivers
v00000209290f17b0_0 .net "OPCODE", 7 0, L_00000209290f66e0;  alias, 1 drivers
v00000209290f0ef0_0 .net "SIGN", 0 0, L_00000209290f52e0;  alias, 1 drivers
v00000209290f26b0_0 .net "WRITEENABLE", 0 0, L_00000209290f6960;  alias, 1 drivers
L_00000209290f6960 .part L_00000209290f66e0, 0, 1;
L_00000209290f4c00 .part L_00000209290f66e0, 3, 1;
L_00000209290f52e0 .part L_00000209290f66e0, 1, 1;
L_00000209290f63c0 .part L_00000209290f66e0, 5, 3;
S_000002092907a800 .scope module, "mux1" "mux" 3 39, 6 1 0, S_0000020929074d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000209290f1f30_0 .net "DATA1", 7 0, L_0000020929094320;  alias, 1 drivers
v00000209290f0bd0_0 .net "DATA2", 7 0, L_00000209290f5920;  alias, 1 drivers
v00000209290f2390_0 .var "OUTPUT", 7 0;
v00000209290f21b0_0 .net "SELECT", 0 0, L_00000209290f4c00;  alias, 1 drivers
E_000002092909aad0 .event anyedge, v00000209290f2610_0, v00000209290f1f30_0, v00000209290f0bd0_0;
S_000002092907a990 .scope module, "mux2" "mux" 3 51, 6 1 0, S_0000020929074d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000209290f0f90_0 .net "DATA1", 7 0, v00000209290f2390_0;  alias, 1 drivers
v00000209290f13f0_0 .net "DATA2", 7 0, L_00000209290f6820;  alias, 1 drivers
v00000209290f1fd0_0 .var "OUTPUT", 7 0;
v00000209290f29d0_0 .net "SELECT", 0 0, L_00000209290f52e0;  alias, 1 drivers
E_000002092909add0 .event anyedge, v00000209290f0ef0_0, v00000209290f2390_0, v00000209290f13f0_0;
S_000002092907e540 .scope module, "reg_file_inst" "reg_file" 3 27, 7 8 0, S_0000020929074d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000020929093ad0/d .functor BUFZ 8, L_00000209290f6140, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020929093ad0 .delay 8 (2,2,2) L_0000020929093ad0/d;
L_0000020929094320/d .functor BUFZ 8, L_00000209290f5d80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020929094320 .delay 8 (2,2,2) L_0000020929094320/d;
v00000209290f1490_0 .net "CLK", 0 0, v00000209290f5c40_0;  alias, 1 drivers
v00000209290f2250_0 .net "IN", 7 0, v000002092909bcf0_0;  alias, 1 drivers
v00000209290f0c70_0 .net "INADDRESS", 2 0, L_00000209290f5ce0;  alias, 1 drivers
v00000209290f2110_0 .net "OUT1", 7 0, L_0000020929093ad0;  alias, 1 drivers
v00000209290f18f0_0 .net "OUT1ADDRESS", 2 0, L_00000209290f5560;  alias, 1 drivers
v00000209290f27f0_0 .net "OUT2", 7 0, L_0000020929094320;  alias, 1 drivers
v00000209290f1990_0 .net "OUT2ADDRESS", 2 0, L_00000209290f4f20;  alias, 1 drivers
v00000209290f1530 .array "REGISTER", 0 7, 7 0;
v00000209290f2890_0 .net "RESET", 0 0, v00000209290f4ca0_0;  alias, 1 drivers
v00000209290f1d50_0 .net "WRITE", 0 0, L_00000209290f6960;  alias, 1 drivers
v00000209290f2930_0 .net *"_ivl_0", 7 0, L_00000209290f6140;  1 drivers
v00000209290f1cb0_0 .net *"_ivl_10", 4 0, L_00000209290f5600;  1 drivers
L_00000209291c00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000209290f0b30_0 .net *"_ivl_13", 1 0, L_00000209291c00d0;  1 drivers
v00000209290f0d10_0 .net *"_ivl_2", 4 0, L_00000209290f6780;  1 drivers
L_00000209291c0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000209290f1df0_0 .net *"_ivl_5", 1 0, L_00000209291c0088;  1 drivers
v00000209290f0db0_0 .net *"_ivl_8", 7 0, L_00000209290f5d80;  1 drivers
E_000002092909aed0 .event posedge, v00000209290f1490_0;
L_00000209290f6140 .array/port v00000209290f1530, L_00000209290f6780;
L_00000209290f6780 .concat [ 3 2 0 0], L_00000209290f5560, L_00000209291c0088;
L_00000209290f5d80 .array/port v00000209290f1530, L_00000209290f5600;
L_00000209290f5600 .concat [ 3 2 0 0], L_00000209290f4f20, L_00000209291c00d0;
S_000002092907e6d0 .scope module, "twos_inst" "two_s_comple" 3 46, 8 1 0, S_0000020929074d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "OUTPUT";
L_0000020929093c90 .functor NOT 8, v00000209290f2390_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000209290f1a30_0 .net "DATA2", 7 0, v00000209290f2390_0;  alias, 1 drivers
v00000209290f10d0_0 .net "OUTPUT", 7 0, L_00000209290f6820;  alias, 1 drivers
v00000209290f15d0_0 .net *"_ivl_0", 7 0, L_0000020929093c90;  1 drivers
L_00000209291c0118 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000209290f2070_0 .net/2u *"_ivl_2", 7 0, L_00000209291c0118;  1 drivers
L_00000209290f6820 .delay 8 (1,1,1) L_00000209290f6820/d;
L_00000209290f6820/d .arith/sum 8, L_0000020929093c90, L_00000209291c0118;
    .scope S_000002092907e540;
T_0 ;
    %wait E_000002092909aed0;
    %load/vec4 v00000209290f2890_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000209290f1530, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000209290f1530, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000209290f1530, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000209290f1530, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000209290f1530, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000209290f1530, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000209290f1530, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000209290f1530, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000209290f1d50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v00000209290f2250_0;
    %load/vec4 v00000209290f0c70_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000209290f1530, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002092907e540;
T_1 ;
    %vpi_call 7 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v00000209290f1530, 0>, &A<v00000209290f1530, 1>, &A<v00000209290f1530, 2>, &A<v00000209290f1530, 3>, &A<v00000209290f1530, 4>, &A<v00000209290f1530, 5>, &A<v00000209290f1530, 6>, &A<v00000209290f1530, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002092907a800;
T_2 ;
    %wait E_000002092909aad0;
    %load/vec4 v00000209290f21b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000209290f1f30_0;
    %store/vec4 v00000209290f2390_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000209290f0bd0_0;
    %store/vec4 v00000209290f2390_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002092907a990;
T_3 ;
    %wait E_000002092909add0;
    %load/vec4 v00000209290f29d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000209290f0f90_0;
    %store/vec4 v00000209290f1fd0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000209290f13f0_0;
    %store/vec4 v00000209290f1fd0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020929087d90;
T_4 ;
    %wait E_000002092909a050;
    %load/vec4 v000002092909bd90_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000209290f24d0_0;
    %store/vec4 v000002092909bcf0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002092909bd90_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000209290f12b0_0;
    %store/vec4 v000002092909bcf0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002092909bd90_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v00000209290f1710_0;
    %store/vec4 v000002092909bcf0_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000002092909bd90_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v00000209290f1850_0;
    %store/vec4 v000002092909bcf0_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000020929074d30;
T_5 ;
    %wait E_000002092909aed0;
    %load/vec4 v00000209290f6500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000209290f1b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000209290f1c10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %delay 1, 0;
    %load/vec4 v00000209290f1c10_0;
    %store/vec4 v00000209290f1b70_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020929074d30;
T_6 ;
    %wait E_000002092909a690;
    %delay 1, 0;
    %load/vec4 v00000209290f1c10_0;
    %addi 4, 0, 32;
    %store/vec4 v00000209290f1c10_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020929072d40;
T_7 ;
    %delay 5, 0;
    %load/vec4 v00000209290f5c40_0;
    %inv;
    %store/vec4 v00000209290f5c40_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020929072d40;
T_8 ;
    %vpi_call 2 29 "$monitor", "Time=%0t PC=%0d INSTR=%h RESET=%b fi=%8b", $time, v00000209290f6640_0, v00000209290f60a0_0, v00000209290f4ca0_0, v000002092909bcf0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000020929072d40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000209290f5c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000209290f4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000209290f60a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000209290f4ca0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 184615082, 0, 32;
    %store/vec4 v00000209290f60a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 184680533, 0, 32;
    %store/vec4 v00000209290f60a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 553844994, 0, 32;
    %store/vec4 v00000209290f60a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 587464962, 0, 32;
    %store/vec4 v00000209290f60a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1090846978, 0, 32;
    %store/vec4 v00000209290f60a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1627783426, 0, 32;
    %store/vec4 v00000209290f60a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 17236224, 0, 32;
    %store/vec4 v00000209290f60a0_0, 0, 32;
    %delay 50, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000020929072d40;
T_10 ;
    %vpi_call 2 79 "$dumpfile", "cpu_waveform.vcd" {0 0 0};
    %vpi_call 2 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020929072d40 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "test.v";
    "./top_level_2.v";
    "./alu.v";
    "./control_unit.v";
    "./mux.v";
    "./reg_file.v";
    "./two_s_comple.v";
