POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2022.1.1.289.4
Command Line: postsyn -a LIFCL -p LIFCL-40 -t QFN72 -sp 7_High-Performance_1.0V -oc Commercial -top -w -o OpenHT_impl_1_syn.udb -ldc C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc -gui -msgset C:/Users/SP5WWP/Documents/Radiant/OpenHT/promote.xml OpenHT_impl_1.vm 
   Architecture:     LIFCL
   Device:           LIFCL-40
   Package:          QFN72
   Performance:      7_High-Performance_1.0V
Reading input file 'OpenHT_impl_1.vm' ...
Reading constraint file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc' ...
Removing unused logic ...
INFO - Signal dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_0 undriven or does not drive anything - clipped
INFO - Signal dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_1 undriven or does not drive anything - clipped
INFO - Signal dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_2 undriven or does not drive anything - clipped
INFO - Signal dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_3 undriven or does not drive anything - clipped
INFO - Signal dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_4 undriven or does not drive anything - clipped
INFO - Signal dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_5 undriven or does not drive anything - clipped
INFO - Signal dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_6 undriven or does not drive anything - clipped
INFO - Signal dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_7 undriven or does not drive anything - clipped
INFO - Signal dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_8 undriven or does not drive anything - clipped
INFO - Signal dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brsosigned undriven or does not drive anything - clipped
INFO - ... More signals are undriven or does not drive anything - clipped
Starting design annotation....
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
 
Constraint Summary:
   Total number of constraints: 9
   Total number of constraints dropped: 0
   Total number of constraints duplicated: 1
 
Writing output file 'OpenHT_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 268 MB
