--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
switches<0> |    1.172(R)|      SLOW  |   -0.070(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<1> |    0.912(R)|      SLOW  |    0.127(R)|      FAST  |clk_BUFGP         |   0.000|
switches<2> |    0.789(R)|      SLOW  |    0.309(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<3> |    0.709(R)|      SLOW  |    0.304(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<4> |    0.920(R)|      SLOW  |    0.180(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<5> |    0.821(R)|      SLOW  |    0.202(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<6> |    0.827(R)|      SLOW  |    0.272(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<7> |    1.270(R)|      SLOW  |   -0.095(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LEDs<0>     |        11.004(R)|      SLOW  |         5.292(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<1>     |        11.015(R)|      SLOW  |         5.297(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<2>     |        11.130(R)|      SLOW  |         5.340(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<3>     |        10.889(R)|      SLOW  |         5.257(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<4>     |        10.440(R)|      SLOW  |         4.877(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<5>     |        10.379(R)|      SLOW  |         4.858(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<6>     |        10.442(R)|      SLOW  |         4.902(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<7>     |        10.189(R)|      SLOW  |         4.775(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.473|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 03 09:39:44 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



