
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036342                       # Number of seconds simulated
sim_ticks                                 36342451137                       # Number of ticks simulated
final_tick                               565906831074                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 272543                       # Simulator instruction rate (inst/s)
host_op_rate                                   343886                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2989327                       # Simulator tick rate (ticks/s)
host_mem_usage                               16909308                       # Number of bytes of host memory used
host_seconds                                 12157.40                       # Real time elapsed on the host
sim_insts                                  3313417946                       # Number of instructions simulated
sim_ops                                    4180762199                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2163584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2357760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       467840                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4994304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1292928                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1292928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16903                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18420                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3655                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39018                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10101                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10101                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59533244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64876196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        59875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12873100                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               137423422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35221                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45787                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        59875                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             140882                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35576246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35576246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35576246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59533244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64876196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        59875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12873100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              172999669                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87152162                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31003764                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25435594                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012494                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12972843                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088847                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3161170                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87369                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31993486                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170047037                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31003764                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15250017                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36561979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10786403                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7521877                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15651719                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       803173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84819482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.464315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48257503     56.89%     56.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648974      4.30%     61.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199851      3.77%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3433581      4.05%     69.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3024967      3.57%     72.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573313      1.85%     74.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025611      1.21%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2693033      3.18%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962649     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84819482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355743                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951151                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33667777                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7095387                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34770222                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       550404                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8735683                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5074829                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         7041                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201715485                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51083                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8735683                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35326765                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3425126                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       950020                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33627436                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2754444                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194905864                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9256                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1736275                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       745306                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           53                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270641209                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908800096                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908800096                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102381945                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33854                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17823                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7268262                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19248798                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10027707                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239171                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2880861                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183837557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33824                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147721188                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286233                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60978403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186278608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1780                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84819482                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.741595                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30651275     36.14%     36.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17938097     21.15%     57.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11807229     13.92%     71.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7604010      8.96%     80.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7601716      8.96%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4423523      5.22%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382371      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       752190      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       659071      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84819482                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084515     69.88%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204353     13.17%     83.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       263145     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121512764     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011280      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15716739     10.64%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8464383      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147721188                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694980                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1552053                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010507                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382100140                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244850834                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143569624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149273241                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260955                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7036669                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          458                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1073                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286034                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          565                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8735683                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2669088                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161794                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183871381                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       301074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19248798                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10027707                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17802                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6691                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1073                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1228591                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358859                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145132396                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14780866                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588788                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22994869                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20579192                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8214003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665276                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143713847                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143569624                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93657838                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261604596                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647344                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358013                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61453239                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037061                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76083799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609041                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30773231     40.45%     40.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20459714     26.89%     67.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8385844     11.02%     78.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295210      5.65%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3669644      4.82%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1800794      2.37%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1983537      2.61%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005480      1.32%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3710345      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76083799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3710345                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256248613                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376494217                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2332680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871522                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871522                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147418                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147418                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655236331                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196890907                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189176267                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87152162                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30561534                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24836127                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2084180                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12970609                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11948600                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3228539                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88312                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30681456                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169458262                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30561534                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15177139                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37286266                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11197721                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7047421                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15028993                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       898842                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84081895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.490312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46795629     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3267192      3.89%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2656711      3.16%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6437897      7.66%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1756690      2.09%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2246400      2.67%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1614175      1.92%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          905580      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18401621     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84081895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350669                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.944395                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32098780                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6861016                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35854727                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       242471                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9024892                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5221690                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42167                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202630967                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82524                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9024892                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34450886                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1444591                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1947819                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33688921                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3524778                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195461134                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32457                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1461024                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1095262                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1928                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273597076                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    912528711                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    912528711                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167828257                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105768799                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40390                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22924                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9665344                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18230257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9279096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       144970                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3066350                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184868615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38992                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146880262                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285984                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63825213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194967780                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6480                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84081895                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746871                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884651                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29613759     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17968745     21.37%     56.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11798211     14.03%     70.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8698363     10.35%     80.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7474788      8.89%     89.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3888617      4.62%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3306988      3.93%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       623551      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       708873      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84081895                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         859830     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174350     14.43%     85.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173669     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122380876     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2090526      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16256      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14583828      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7808776      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146880262                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.685331                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1207855                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008223                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379336258                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248733455                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143151672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148088117                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       550621                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7184973                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2797                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          637                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2371350                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9024892                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         594451                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81181                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184907609                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       404880                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18230257                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9279096                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22736                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72842                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          637                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1246036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1170652                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2416688                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144554889                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13683434                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2325373                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21288896                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20390520                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7605462                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.658649                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143246571                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143151672                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93296889                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263402207                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.642549                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354199                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98319818                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120746313                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64162186                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32512                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2088744                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75057003                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.608728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.134846                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29597185     39.43%     39.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20610276     27.46%     66.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8386158     11.17%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4715174      6.28%     84.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3853654      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1565614      2.09%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1861529      2.48%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       932965      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3534448      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75057003                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98319818                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120746313                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17953021                       # Number of memory references committed
system.switch_cpus1.commit.loads             11045275                       # Number of loads committed
system.switch_cpus1.commit.membars              16256                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17348995                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108796767                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2458213                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3534448                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256431054                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          378847500                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3070267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98319818                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120746313                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98319818                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886415                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886415                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.128140                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.128140                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       650333771                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197832019                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186956230                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32512                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87152162                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32696825                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26677714                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2183146                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13878195                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12885048                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3383545                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95942                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33894814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177649927                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32696825                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16268593                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38508694                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11387357                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5273173                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16502915                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       843285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86862867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48354173     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3160486      3.64%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4718867      5.43%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3282255      3.78%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2293470      2.64%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2242366      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1365731      1.57%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2902726      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18542793     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86862867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375169                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038388                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34852808                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5512850                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36775456                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       535854                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9185893                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5505937                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     212790624                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9185893                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36803906                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         507327                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2185350                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35320529                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2859857                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     206472147                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1194143                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       971838                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289637874                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    961152096                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    961152096                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178323616                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111314199                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37156                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17776                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8481327                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18933095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9688730                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       115672                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3026191                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192419549                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35490                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153730635                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       305160                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64126091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196263818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86862867                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769808                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916029                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31196620     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17287867     19.90%     55.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12606462     14.51%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8319510      9.58%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8360569      9.63%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4025467      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3579090      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       671093      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       816189      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86862867                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         838324     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166023     14.09%     85.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173755     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128590669     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1940944      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17714      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15112084      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8069224      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153730635                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763934                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1178102                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    395807395                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    256581533                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149477166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154908737                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       481805                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7345879                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6421                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2320413                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9185893                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         262180                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50217                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192455041                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       666179                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18933095                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9688730                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17776                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          404                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1332176                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1185829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2518005                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150903134                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14119627                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2827497                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21992703                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21443966                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7873076                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731490                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149541661                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149477166                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96854122                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        275194510                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715129                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351948                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103682074                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127802723                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64652546                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2200639                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77676974                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645310                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173455                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29839864     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22186067     28.56%     66.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8385749     10.80%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4692203      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3978445      5.12%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1779129      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1701816      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1161380      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3952321      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77676974                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103682074                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127802723                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18955533                       # Number of memory references committed
system.switch_cpus2.commit.loads             11587216                       # Number of loads committed
system.switch_cpus2.commit.membars              17714                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18542842                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115055288                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2643298                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3952321                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           266179922                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          394102334                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 289295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103682074                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127802723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103682074                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840571                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840571                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189667                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189667                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       677743877                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207949765                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      195566492                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35428                       # number of misc regfile writes
system.l20.replacements                         16913                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          677111                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27153                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.936876                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.794751                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.758551                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5824.323596                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4398.123102                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001347                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000367                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.568782                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.429504                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79208                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79208                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17750                       # number of Writeback hits
system.l20.Writeback_hits::total                17750                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79208                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79208                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79208                       # number of overall hits
system.l20.overall_hits::total                  79208                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16903                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16913                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16903                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16913                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16903                       # number of overall misses
system.l20.overall_misses::total                16913                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2211778366                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2212983561                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2211778366                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2212983561                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2211778366                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2212983561                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96111                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96121                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17750                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17750                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96111                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96121                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96111                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96121                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.175870                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.175955                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.175870                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.175955                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.175870                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.175955                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130851.231497                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130845.122746                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130851.231497                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130845.122746                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130851.231497                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130845.122746                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4209                       # number of writebacks
system.l20.writebacks::total                     4209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16903                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16913                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16903                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16913                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16903                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16913                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2052638060                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2053749351                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2052638060                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2053749351                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2052638060                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2053749351                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175870                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.175955                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.175870                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.175955                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.175870                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.175955                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121436.316630                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121430.222373                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121436.316630                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121430.222373                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121436.316630                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121430.222373                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18434                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          728336                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28674                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.400572                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          244.512619                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.027860                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3613.138057                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6374.321464                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023878                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000784                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.352846                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.622492                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        53010                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53010                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19571                       # number of Writeback hits
system.l21.Writeback_hits::total                19571                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        53010                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53010                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        53010                       # number of overall hits
system.l21.overall_hits::total                  53010                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18420                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18433                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18420                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18433                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18420                       # number of overall misses
system.l21.overall_misses::total                18433                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1424385                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2437309599                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2438733984                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1424385                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2437309599                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2438733984                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1424385                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2437309599                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2438733984                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71430                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71443                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19571                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19571                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71430                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71443                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71430                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71443                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.257875                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.258010                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.257875                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.258010                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.257875                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.258010                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 132318.653583                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 132302.608582                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 132318.653583                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 132302.608582                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 132318.653583                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 132302.608582                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3461                       # number of writebacks
system.l21.writebacks::total                     3461                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18420                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18433                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18420                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18433                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18420                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18433                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2263642860                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2264945439                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2263642860                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2264945439                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2263642860                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2264945439                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.257875                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.258010                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.257875                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.258010                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.257875                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.258010                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122890.491857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 122874.488092                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 122890.491857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 122874.488092                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 122890.491857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 122874.488092                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3672                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          336498                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15960                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.083835                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          691.727318                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.030849                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1749.190467                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.465046                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9826.586320                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056293                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001305                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.142349                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000363                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799690                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30537                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30537                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10035                       # number of Writeback hits
system.l22.Writeback_hits::total                10035                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30537                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30537                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30537                       # number of overall hits
system.l22.overall_hits::total                  30537                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3655                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3672                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3655                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3672                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3655                       # number of overall misses
system.l22.overall_misses::total                 3672                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2604719                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    467406118                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      470010837                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2604719                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    467406118                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       470010837                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2604719                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    467406118                       # number of overall miss cycles
system.l22.overall_miss_latency::total      470010837                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34192                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34209                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10035                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10035                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34192                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34209                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34192                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34209                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.106896                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.107340                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.106896                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.107340                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.106896                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.107340                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 153218.764706                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 127881.290834                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 127998.593954                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 153218.764706                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 127881.290834                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 127998.593954                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 153218.764706                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 127881.290834                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 127998.593954                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2431                       # number of writebacks
system.l22.writebacks::total                     2431                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3655                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3672                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3655                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3672                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3655                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3672                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2443867                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    432948667                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    435392534                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2443867                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    432948667                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    435392534                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2443867                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    432948667                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    435392534                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.106896                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.107340                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.106896                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.107340                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.106896                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.107340                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 143756.882353                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118453.807661                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118570.951525                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 143756.882353                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118453.807661                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118570.951525                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 143756.882353                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118453.807661                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118570.951525                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997701                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015659369                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846653.398182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997701                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15651708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15651708                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15651708                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15651708                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15651708                       # number of overall hits
system.cpu0.icache.overall_hits::total       15651708                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15651719                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15651719                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15651719                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15651719                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15651719                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15651719                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96111                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191879934                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96367                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1991.137360                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495794                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504206                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11615677                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11615677                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16983                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16983                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19325107                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19325107                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19325107                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19325107                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       360004                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       360004                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       360099                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        360099                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       360099                       # number of overall misses
system.cpu0.dcache.overall_misses::total       360099                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14895641091                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14895641091                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7339100                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7339100                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14902980191                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14902980191                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14902980191                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14902980191                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11975681                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11975681                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19685206                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19685206                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19685206                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19685206                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030061                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030061                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018293                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41376.321071                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41376.321071                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 77253.684211                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77253.684211                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41385.786106                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41385.786106                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41385.786106                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41385.786106                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17750                       # number of writebacks
system.cpu0.dcache.writebacks::total            17750                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263893                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263988                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263988                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96111                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96111                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96111                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96111                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96111                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96111                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2900955104                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2900955104                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2900955104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2900955104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2900955104                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2900955104                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008026                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008026                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30183.382797                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30183.382797                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30183.382797                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30183.382797                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30183.382797                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30183.382797                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996711                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020109731                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056672.844758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996711                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15028976                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15028976                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15028976                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15028976                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15028976                       # number of overall hits
system.cpu1.icache.overall_hits::total       15028976                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1838884                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1838884                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1838884                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1838884                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1838884                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1838884                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15028993                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15028993                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15028993                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15028993                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15028993                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15028993                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 108169.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 108169.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 108169.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1437385                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1437385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1437385                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 110568.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71430                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181039004                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71686                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2525.444355                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.703417                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.296583                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901185                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098815                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10391611                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10391611                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6875234                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6875234                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22343                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22343                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16256                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16256                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17266845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17266845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17266845                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17266845                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155465                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155465                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       155465                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        155465                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       155465                       # number of overall misses
system.cpu1.dcache.overall_misses::total       155465                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8689229519                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8689229519                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8689229519                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8689229519                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8689229519                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8689229519                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10547076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10547076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6875234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6875234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16256                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16256                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17422310                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17422310                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17422310                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17422310                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014740                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014740                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008923                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008923                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008923                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008923                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55891.869675                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55891.869675                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 55891.869675                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55891.869675                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 55891.869675                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55891.869675                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19571                       # number of writebacks
system.cpu1.dcache.writebacks::total            19571                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84035                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84035                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84035                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84035                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84035                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84035                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71430                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71430                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71430                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71430                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71430                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71430                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2856990474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2856990474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2856990474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2856990474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2856990474                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2856990474                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39997.066695                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39997.066695                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39997.066695                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39997.066695                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39997.066695                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39997.066695                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.030845                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022853461                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209186.740821                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.030845                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025690                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740434                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16502896                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16502896                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16502896                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16502896                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16502896                       # number of overall hits
system.cpu2.icache.overall_hits::total       16502896                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2951553                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2951553                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2951553                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2951553                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2951553                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2951553                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16502915                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16502915                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16502915                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16502915                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16502915                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16502915                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 155344.894737                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 155344.894737                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 155344.894737                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 155344.894737                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 155344.894737                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 155344.894737                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2622040                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2622040                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2622040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2622040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2622040                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2622040                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154237.647059                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154237.647059                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154237.647059                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154237.647059                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154237.647059                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154237.647059                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34192                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165257061                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34448                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4797.290438                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.046893                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.953107                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902527                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097473                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10748014                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10748014                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7332887                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7332887                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17744                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17744                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17714                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17714                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18080901                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18080901                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18080901                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18080901                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68817                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68817                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68817                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68817                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68817                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68817                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2229984081                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2229984081                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2229984081                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2229984081                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2229984081                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2229984081                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10816831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10816831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7332887                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7332887                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17714                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17714                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18149718                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18149718                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18149718                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18149718                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006362                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003792                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003792                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003792                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32404.552378                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32404.552378                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32404.552378                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32404.552378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32404.552378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32404.552378                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10035                       # number of writebacks
system.cpu2.dcache.writebacks::total            10035                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34625                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34625                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34625                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34625                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34625                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34625                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34192                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34192                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34192                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34192                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34192                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34192                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    708002009                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    708002009                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    708002009                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    708002009                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    708002009                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    708002009                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20706.656791                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20706.656791                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20706.656791                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20706.656791                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20706.656791                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20706.656791                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
