<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\CodeLab\Insight\impl\gwsynthesis\insight.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\CodeLab\Insight\src\insight.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Feb  6 14:43:56 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>22966</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11985</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>268</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>204</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_sdram_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>23.148</td>
<td>4.630</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_sdram_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_sdram_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>27.000(MHz)</td>
<td>66.251(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>150.035(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">58.749(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_sdram_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_sdram_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_sdram_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-71.238</td>
<td>39</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.395</td>
<td>u_fat32/dir_entry_idx_6_s0/Q</td>
<td>dbg_byte0_sync_5_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>8.960</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.472</td>
<td>u_fat32/dir_entry_idx_6_s0/Q</td>
<td>dbg_byte0_sync_4_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>8.037</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.290</td>
<td>u_fat32/dir_entry_idx_6_s0/Q</td>
<td>dbg_byte1_sync_5_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>6.854</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.006</td>
<td>u_fat32/dir_entry_idx_6_s0/Q</td>
<td>dbg_byte1_sync_4_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>6.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.961</td>
<td>u_fat32/state_1_s1/Q</td>
<td>dbg_byte0_sync_0_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>6.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.605</td>
<td>u_fat32/state_1_s1/Q</td>
<td>dbg_byte0_sync_3_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>6.169</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.289</td>
<td>u_fat32/state_1_s1/Q</td>
<td>dbg_byte1_sync_0_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>5.853</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.233</td>
<td>u_fat32/state_1_s1/Q</td>
<td>dbg_byte1_sync_3_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>5.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.843</td>
<td>u_fat32/blk_buf[160]_6_s0/Q</td>
<td>dbg_byte0_sync_6_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>5.407</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.779</td>
<td>u_fat32/dir_entry_idx_8_s0/Q</td>
<td>dbg_byte1_sync_7_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>5.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.644</td>
<td>u_fat32/state_1_s1/Q</td>
<td>dbg_byte1_sync_1_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>5.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.512</td>
<td>u_fat32/blk_buf[160]_7_s0/Q</td>
<td>dbg_byte0_sync_7_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>5.077</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.451</td>
<td>u_fat32/state_1_s1/Q</td>
<td>dbg_byte0_sync_1_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>5.015</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.294</td>
<td>u_fat32/dir_entry_idx_8_s0/Q</td>
<td>dbg_byte0_sync_2_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>4.859</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.658</td>
<td>u_fat32/state_1_s1/Q</td>
<td>dbg_byte1_sync_2_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>4.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.658</td>
<td>u_fat32/state_1_s1/Q</td>
<td>dbg_byte1_sync_6_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>4.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.553</td>
<td>fat_state_sync2_1_s0/Q</td>
<td>u_info/pixel_8_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>16.986</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.545</td>
<td>fat_state_sync2_1_s0/Q</td>
<td>u_info/pixel_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>16.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.492</td>
<td>u_bmp/done_s1/Q</td>
<td>out_b_3_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>4.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.432</td>
<td>fat_state_sync2_1_s0/Q</td>
<td>u_info/pixel_10_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>16.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.417</td>
<td>u_fat32/blk_buf[511]_0_s0/Q</td>
<td>dbg_byte511_sync_0_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>3.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.367</td>
<td>u_timing/h_cnt_2_s0/Q</td>
<td>u_info/pixel_22_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>16.800</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.357</td>
<td>u_fat32/dir_entry_idx_6_s0/Q</td>
<td>dbg_dir_idx_sync_6_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>3.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.329</td>
<td>u_bmp/done_s1/Q</td>
<td>out_g_2_s0/D</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>2.732</td>
<td>3.893</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.307</td>
<td>fat_state_sync2_1_s0/Q</td>
<td>u_info/pixel_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>16.740</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.480</td>
<td>u_timing/v_cnt_1_s0/Q</td>
<td>u_sdram_fb/py_sync_0_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>0.702</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.299</td>
<td>u_timing/v_cnt_0_s0/Q</td>
<td>u_sdram_fb/py_sync_0_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>0.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.940</td>
<td>u_timing/v_cnt_9_s0/Q</td>
<td>u_sdram_fb/py_sync_0_0_s0/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.940</td>
<td>u_timing/v_cnt_9_s0/Q</td>
<td>u_sdram_fb/py_sync_0_1_s0/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.901</td>
<td>u_timing/hs_s0/Q</td>
<td>u_sdram_fb/hs_sync_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.281</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.670</td>
<td>u_timing/v_cnt_8_s0/Q</td>
<td>u_sdram_fb/py_sync_0_8_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.645</td>
<td>u_timing/v_cnt_4_s0/Q</td>
<td>u_sdram_fb/py_sync_0_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.538</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.412</td>
<td>u_timing/v_cnt_4_s0/Q</td>
<td>u_sdram_fb/py_sync_0_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.771</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.364</td>
<td>u_timing/v_cnt_6_s0/Q</td>
<td>u_sdram_fb/py_sync_0_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.362</td>
<td>u_timing/v_cnt_6_s0/Q</td>
<td>u_sdram_fb/py_sync_0_9_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.820</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.295</td>
<td>u_timing/v_cnt_7_s0/Q</td>
<td>u_sdram_fb/py_sync_0_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.247</td>
<td>u_timing/v_cnt_3_s0/Q</td>
<td>u_sdram_fb/py_sync_0_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.240</td>
<td>u_timing/v_cnt_0_s0/Q</td>
<td>u_sdram_fb/py_sync_0_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>1.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.066</td>
<td>u_timing/v_cnt_9_s0/Q</td>
<td>u_sdram_fb/py_sync_0_11_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>2.116</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.896</td>
<td>u_timing/v_cnt_9_s0/Q</td>
<td>u_sdram_fb/py_sync_0_2_s0/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>2.286</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.896</td>
<td>u_timing/v_cnt_9_s0/Q</td>
<td>u_sdram_fb/py_sync_0_8_s0/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>2.286</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.874</td>
<td>u_bmp/fb_data_12_s0/Q</td>
<td>u_sdram_fb/wr_pix_data_buf_12_s0/D</td>
<td>I_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.378</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.874</td>
<td>u_bmp/fb_addr_3_s0/Q</td>
<td>u_sdram_fb/wr_pix_addr_buf_3_s0/D</td>
<td>I_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.378</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.869</td>
<td>u_bmp/fb_data_1_s0/Q</td>
<td>u_sdram_fb/wr_pix_data_buf_1_s0/D</td>
<td>I_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.378</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.869</td>
<td>u_bmp/fb_data_2_s0/Q</td>
<td>u_sdram_fb/wr_pix_data_buf_2_s0/D</td>
<td>I_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.378</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.869</td>
<td>u_bmp/fb_addr_2_s0/Q</td>
<td>u_sdram_fb/wr_pix_addr_buf_2_s0/D</td>
<td>I_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.378</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.762</td>
<td>u_timing/v_cnt_9_s0/Q</td>
<td>u_sdram_fb/py_sync_0_4_s0/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.137</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.742</td>
<td>u_bmp/fb_data_10_s0/Q</td>
<td>u_sdram_fb/wr_pix_data_buf_10_s0/D</td>
<td>I_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.378</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.742</td>
<td>u_bmp/fb_data_15_s0/Q</td>
<td>u_sdram_fb/wr_pix_data_buf_15_s0/D</td>
<td>I_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.378</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.742</td>
<td>u_bmp/fb_addr_15_s0/Q</td>
<td>u_sdram_fb/wr_pix_addr_buf_15_s0/D</td>
<td>I_clk:[R]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.378</td>
<td>0.682</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>fat_state_sync1_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>fat_state_sync1_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_slots/reel1_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_slots/reel2_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_slots/reel2_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_info/b_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/dir_entry_idx_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte0_sync_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>u_fat32/dir_entry_idx_6_s0/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>408</td>
<td>R14C38[2][A]</td>
<td style=" font-weight:bold;">u_fat32/dir_entry_idx_6_s0/Q</td>
</tr>
<tr>
<td>47.469</td>
<td>4.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[0][A]</td>
<td>u_fat32/n13744_s1033/S0</td>
</tr>
<tr>
<td>47.720</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C9[0][A]</td>
<td style=" background: #97FFFF;">u_fat32/n13744_s1033/O</td>
</tr>
<tr>
<td>47.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[0][B]</td>
<td>u_fat32/n13744_s1029/I1</td>
</tr>
<tr>
<td>47.823</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C9[0][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13744_s1029/O</td>
</tr>
<tr>
<td>47.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[1][B]</td>
<td>u_fat32/n13744_s1027/I1</td>
</tr>
<tr>
<td>47.926</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C9[1][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13744_s1027/O</td>
</tr>
<tr>
<td>50.959</td>
<td>3.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>u_fat32/fat_debug_byte0_5_s/I0</td>
</tr>
<tr>
<td>51.330</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_5_s/F</td>
</tr>
<tr>
<td>51.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" font-weight:bold;">dbg_byte0_sync_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>dbg_byte0_sync_5_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>dbg_byte0_sync_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.828, 9.241%; route: 7.900, 88.169%; tC2Q: 0.232, 2.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/dir_entry_idx_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte0_sync_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>u_fat32/dir_entry_idx_6_s0/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>408</td>
<td>R14C38[2][A]</td>
<td style=" font-weight:bold;">u_fat32/dir_entry_idx_6_s0/Q</td>
</tr>
<tr>
<td>47.847</td>
<td>5.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C18[0][A]</td>
<td>u_fat32/n13745_s1033/S0</td>
</tr>
<tr>
<td>48.098</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C18[0][A]</td>
<td style=" background: #97FFFF;">u_fat32/n13745_s1033/O</td>
</tr>
<tr>
<td>48.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C18[0][B]</td>
<td>u_fat32/n13745_s1029/I1</td>
</tr>
<tr>
<td>48.201</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C18[0][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13745_s1029/O</td>
</tr>
<tr>
<td>48.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C18[1][B]</td>
<td>u_fat32/n13745_s1027/I1</td>
</tr>
<tr>
<td>48.304</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C18[1][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13745_s1027/O</td>
</tr>
<tr>
<td>49.945</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C39[2][A]</td>
<td>u_fat32/fat_debug_byte0_4_s/I0</td>
</tr>
<tr>
<td>50.407</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C39[2][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_4_s/F</td>
</tr>
<tr>
<td>50.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[2][A]</td>
<td style=" font-weight:bold;">dbg_byte0_sync_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[2][A]</td>
<td>dbg_byte0_sync_4_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C39[2][A]</td>
<td>dbg_byte0_sync_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.919, 11.435%; route: 6.886, 85.678%; tC2Q: 0.232, 2.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/dir_entry_idx_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte1_sync_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>u_fat32/dir_entry_idx_6_s0/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>408</td>
<td>R14C38[2][A]</td>
<td style=" font-weight:bold;">u_fat32/dir_entry_idx_6_s0/Q</td>
</tr>
<tr>
<td>47.452</td>
<td>4.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][A]</td>
<td>u_fat32/n13784_s1033/S0</td>
</tr>
<tr>
<td>47.703</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][A]</td>
<td style=" background: #97FFFF;">u_fat32/n13784_s1033/O</td>
</tr>
<tr>
<td>47.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][B]</td>
<td>u_fat32/n13784_s1029/I1</td>
</tr>
<tr>
<td>47.806</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13784_s1029/O</td>
</tr>
<tr>
<td>47.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][B]</td>
<td>u_fat32/n13784_s1027/I1</td>
</tr>
<tr>
<td>47.909</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13784_s1027/O</td>
</tr>
<tr>
<td>48.675</td>
<td>0.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[2][B]</td>
<td>u_fat32/fat_debug_byte1_5_s/I0</td>
</tr>
<tr>
<td>49.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C14[2][B]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte1_5_s/F</td>
</tr>
<tr>
<td>49.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C14[2][B]</td>
<td style=" font-weight:bold;">dbg_byte1_sync_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C14[2][B]</td>
<td>dbg_byte1_sync_5_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C14[2][B]</td>
<td>dbg_byte1_sync_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.006, 14.677%; route: 5.616, 81.939%; tC2Q: 0.232, 3.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/dir_entry_idx_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte1_sync_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>u_fat32/dir_entry_idx_6_s0/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>408</td>
<td>R14C38[2][A]</td>
<td style=" font-weight:bold;">u_fat32/dir_entry_idx_6_s0/Q</td>
</tr>
<tr>
<td>47.004</td>
<td>4.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td>u_fat32/n13830_s1033/S0</td>
</tr>
<tr>
<td>47.255</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td style=" background: #97FFFF;">u_fat32/n13830_s1033/O</td>
</tr>
<tr>
<td>47.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[0][B]</td>
<td>u_fat32/n13830_s1029/I1</td>
</tr>
<tr>
<td>47.358</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C18[0][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13830_s1029/O</td>
</tr>
<tr>
<td>47.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[1][B]</td>
<td>u_fat32/n13830_s1027/I1</td>
</tr>
<tr>
<td>47.461</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C18[1][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13830_s1027/O</td>
</tr>
<tr>
<td>48.371</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[2][A]</td>
<td>u_fat32/fat_debug_byte1_4_s/I1</td>
</tr>
<tr>
<td>48.941</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C21[2][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte1_4_s/F</td>
</tr>
<tr>
<td>48.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[2][A]</td>
<td style=" font-weight:bold;">dbg_byte1_sync_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[2][A]</td>
<td>dbg_byte1_sync_4_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C21[2][A]</td>
<td>dbg_byte1_sync_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.027, 15.629%; route: 5.312, 80.840%; tC2Q: 0.232, 3.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte0_sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_fat32/state_1_s1/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">u_fat32/state_1_s1/Q</td>
</tr>
<tr>
<td>44.270</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u_fat32/part_lba_31_s7/I0</td>
</tr>
<tr>
<td>44.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u_fat32/part_lba_31_s7/F</td>
</tr>
<tr>
<td>44.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>u_fat32/fat_debug_byte0_7_s1/I2</td>
</tr>
<tr>
<td>45.360</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_7_s1/F</td>
</tr>
<tr>
<td>48.326</td>
<td>2.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C39[1][A]</td>
<td>u_fat32/fat_debug_byte0_0_s/I2</td>
</tr>
<tr>
<td>48.896</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C39[1][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_0_s/F</td>
</tr>
<tr>
<td>48.896</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[1][A]</td>
<td style=" font-weight:bold;">dbg_byte0_sync_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[1][A]</td>
<td>dbg_byte0_sync_0_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C39[1][A]</td>
<td>dbg_byte0_sync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 25.390%; route: 4.637, 71.055%; tC2Q: 0.232, 3.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte0_sync_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_fat32/state_1_s1/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">u_fat32/state_1_s1/Q</td>
</tr>
<tr>
<td>44.270</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u_fat32/part_lba_31_s7/I0</td>
</tr>
<tr>
<td>44.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u_fat32/part_lba_31_s7/F</td>
</tr>
<tr>
<td>44.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>u_fat32/fat_debug_byte0_7_s1/I2</td>
</tr>
<tr>
<td>45.360</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_7_s1/F</td>
</tr>
<tr>
<td>47.991</td>
<td>2.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td>u_fat32/fat_debug_byte0_3_s/I2</td>
</tr>
<tr>
<td>48.540</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_3_s/F</td>
</tr>
<tr>
<td>48.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td style=" font-weight:bold;">dbg_byte0_sync_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td>dbg_byte0_sync_3_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C39[1][B]</td>
<td>dbg_byte0_sync_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.636, 26.518%; route: 4.301, 69.722%; tC2Q: 0.232, 3.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte1_sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_fat32/state_1_s1/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">u_fat32/state_1_s1/Q</td>
</tr>
<tr>
<td>44.270</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u_fat32/part_lba_31_s7/I0</td>
</tr>
<tr>
<td>44.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u_fat32/part_lba_31_s7/F</td>
</tr>
<tr>
<td>44.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>u_fat32/fat_debug_byte0_7_s1/I2</td>
</tr>
<tr>
<td>45.360</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_7_s1/F</td>
</tr>
<tr>
<td>47.653</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[0][A]</td>
<td>u_fat32/fat_debug_byte1_0_s/I2</td>
</tr>
<tr>
<td>48.223</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C29[0][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte1_0_s/F</td>
</tr>
<tr>
<td>48.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[0][A]</td>
<td style=" font-weight:bold;">dbg_byte1_sync_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[0][A]</td>
<td>dbg_byte1_sync_0_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C29[0][A]</td>
<td>dbg_byte1_sync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 28.308%; route: 3.964, 67.728%; tC2Q: 0.232, 3.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte1_sync_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_fat32/state_1_s1/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">u_fat32/state_1_s1/Q</td>
</tr>
<tr>
<td>44.270</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u_fat32/part_lba_31_s7/I0</td>
</tr>
<tr>
<td>44.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u_fat32/part_lba_31_s7/F</td>
</tr>
<tr>
<td>44.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>u_fat32/fat_debug_byte0_7_s1/I2</td>
</tr>
<tr>
<td>45.360</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_7_s1/F</td>
</tr>
<tr>
<td>47.598</td>
<td>2.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>u_fat32/fat_debug_byte1_3_s/I2</td>
</tr>
<tr>
<td>48.168</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte1_3_s/F</td>
</tr>
<tr>
<td>48.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td style=" font-weight:bold;">dbg_byte1_sync_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>dbg_byte1_sync_3_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>dbg_byte1_sync_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 28.579%; route: 3.909, 67.419%; tC2Q: 0.232, 4.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/blk_buf[160]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte0_sync_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[2][A]</td>
<td>u_fat32/blk_buf[160]_6_s0/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C13[2][A]</td>
<td style=" font-weight:bold;">u_fat32/blk_buf[160]_6_s0/Q</td>
</tr>
<tr>
<td>44.566</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>u_fat32/n13743_s1036/I1</td>
</tr>
<tr>
<td>45.019</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">u_fat32/n13743_s1036/F</td>
</tr>
<tr>
<td>45.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>u_fat32/n13743_s1031/I0</td>
</tr>
<tr>
<td>45.122</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">u_fat32/n13743_s1031/O</td>
</tr>
<tr>
<td>45.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_fat32/n13743_s1028/I1</td>
</tr>
<tr>
<td>45.225</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13743_s1028/O</td>
</tr>
<tr>
<td>45.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>u_fat32/n13743_s1027/I0</td>
</tr>
<tr>
<td>45.328</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13743_s1027/O</td>
</tr>
<tr>
<td>47.228</td>
<td>1.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>u_fat32/fat_debug_byte0_6_s/I0</td>
</tr>
<tr>
<td>47.777</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_6_s/F</td>
</tr>
<tr>
<td>47.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td style=" font-weight:bold;">dbg_byte0_sync_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>dbg_byte0_sync_6_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>dbg_byte0_sync_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.311, 24.245%; route: 3.864, 71.465%; tC2Q: 0.232, 4.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/dir_entry_idx_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte1_sync_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>u_fat32/dir_entry_idx_8_s0/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R17C35[0][B]</td>
<td style=" font-weight:bold;">u_fat32/dir_entry_idx_8_s0/Q</td>
</tr>
<tr>
<td>45.447</td>
<td>2.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>u_fat32/n13782_s1027/S0</td>
</tr>
<tr>
<td>45.698</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13782_s1027/O</td>
</tr>
<tr>
<td>47.144</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>u_fat32/fat_debug_byte1_7_s/I0</td>
</tr>
<tr>
<td>47.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte1_7_s/F</td>
</tr>
<tr>
<td>47.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">dbg_byte1_sync_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>dbg_byte1_sync_7_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>dbg_byte1_sync_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.821, 15.364%; route: 4.291, 80.295%; tC2Q: 0.232, 4.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte1_sync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_fat32/state_1_s1/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">u_fat32/state_1_s1/Q</td>
</tr>
<tr>
<td>44.270</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u_fat32/part_lba_31_s7/I0</td>
</tr>
<tr>
<td>44.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u_fat32/part_lba_31_s7/F</td>
</tr>
<tr>
<td>44.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>u_fat32/fat_debug_byte0_7_s1/I2</td>
</tr>
<tr>
<td>45.360</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_7_s1/F</td>
</tr>
<tr>
<td>47.030</td>
<td>1.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_fat32/fat_debug_byte1_1_s/I2</td>
</tr>
<tr>
<td>47.579</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte1_1_s/F</td>
</tr>
<tr>
<td>47.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">dbg_byte1_sync_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>dbg_byte1_sync_1_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>dbg_byte1_sync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.636, 31.407%; route: 3.341, 64.139%; tC2Q: 0.232, 4.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/blk_buf[160]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte0_sync_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>u_fat32/blk_buf[160]_7_s0/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C13[2][B]</td>
<td style=" font-weight:bold;">u_fat32/blk_buf[160]_7_s0/Q</td>
</tr>
<tr>
<td>44.245</td>
<td>1.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>u_fat32/n13742_s1036/I1</td>
</tr>
<tr>
<td>44.762</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">u_fat32/n13742_s1036/F</td>
</tr>
<tr>
<td>44.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>u_fat32/n13742_s1031/I0</td>
</tr>
<tr>
<td>44.865</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">u_fat32/n13742_s1031/O</td>
</tr>
<tr>
<td>44.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>u_fat32/n13742_s1028/I1</td>
</tr>
<tr>
<td>44.968</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13742_s1028/O</td>
</tr>
<tr>
<td>44.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td>u_fat32/n13742_s1027/I0</td>
</tr>
<tr>
<td>45.071</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13742_s1027/O</td>
</tr>
<tr>
<td>46.877</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>u_fat32/fat_debug_byte0_7_s/I0</td>
</tr>
<tr>
<td>47.447</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_7_s/F</td>
</tr>
<tr>
<td>47.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" font-weight:bold;">dbg_byte0_sync_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>dbg_byte0_sync_7_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>dbg_byte0_sync_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.396, 27.499%; route: 3.449, 67.931%; tC2Q: 0.232, 4.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte0_sync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_fat32/state_1_s1/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">u_fat32/state_1_s1/Q</td>
</tr>
<tr>
<td>44.270</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u_fat32/part_lba_31_s7/I0</td>
</tr>
<tr>
<td>44.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u_fat32/part_lba_31_s7/F</td>
</tr>
<tr>
<td>44.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>u_fat32/fat_debug_byte0_7_s1/I2</td>
</tr>
<tr>
<td>45.360</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_7_s1/F</td>
</tr>
<tr>
<td>46.816</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>u_fat32/fat_debug_byte0_1_s/I2</td>
</tr>
<tr>
<td>47.386</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_1_s/F</td>
</tr>
<tr>
<td>47.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td style=" font-weight:bold;">dbg_byte0_sync_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>dbg_byte0_sync_1_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>dbg_byte0_sync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 33.038%; route: 3.126, 62.336%; tC2Q: 0.232, 4.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/dir_entry_idx_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte0_sync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>u_fat32/dir_entry_idx_8_s0/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R17C35[0][B]</td>
<td style=" font-weight:bold;">u_fat32/dir_entry_idx_8_s0/Q</td>
</tr>
<tr>
<td>45.274</td>
<td>2.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>u_fat32/n13747_s1027/S0</td>
</tr>
<tr>
<td>45.525</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_fat32/n13747_s1027/O</td>
</tr>
<tr>
<td>46.767</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>u_fat32/fat_debug_byte0_2_s/I0</td>
</tr>
<tr>
<td>47.229</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_2_s/F</td>
</tr>
<tr>
<td>47.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" font-weight:bold;">dbg_byte0_sync_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>dbg_byte0_sync_2_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>dbg_byte0_sync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.713, 14.675%; route: 3.914, 80.551%; tC2Q: 0.232, 4.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte1_sync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_fat32/state_1_s1/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">u_fat32/state_1_s1/Q</td>
</tr>
<tr>
<td>44.270</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u_fat32/part_lba_31_s7/I0</td>
</tr>
<tr>
<td>44.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u_fat32/part_lba_31_s7/F</td>
</tr>
<tr>
<td>44.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>u_fat32/fat_debug_byte0_7_s1/I2</td>
</tr>
<tr>
<td>45.360</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_7_s1/F</td>
</tr>
<tr>
<td>46.131</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>u_fat32/fat_debug_byte1_2_s/I2</td>
</tr>
<tr>
<td>46.593</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte1_2_s/F</td>
</tr>
<tr>
<td>46.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">dbg_byte1_sync_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>dbg_byte1_sync_2_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>dbg_byte1_sync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 36.681%; route: 2.442, 57.825%; tC2Q: 0.232, 5.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte1_sync_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_fat32/state_1_s1/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">u_fat32/state_1_s1/Q</td>
</tr>
<tr>
<td>44.270</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u_fat32/part_lba_31_s7/I0</td>
</tr>
<tr>
<td>44.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u_fat32/part_lba_31_s7/F</td>
</tr>
<tr>
<td>44.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>u_fat32/fat_debug_byte0_7_s1/I2</td>
</tr>
<tr>
<td>45.360</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte0_7_s1/F</td>
</tr>
<tr>
<td>46.131</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_fat32/fat_debug_byte1_6_s/I2</td>
</tr>
<tr>
<td>46.593</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_fat32/fat_debug_byte1_6_s/F</td>
</tr>
<tr>
<td>46.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">dbg_byte1_sync_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>dbg_byte1_sync_6_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>dbg_byte1_sync_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 36.681%; route: 2.442, 57.825%; tC2Q: 0.232, 5.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>fat_state_sync2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_info/pixel_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>fat_state_sync2_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">fat_state_sync2_1_s0/Q</td>
</tr>
<tr>
<td>4.303</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[3][B]</td>
<td>u_info/progress_2_s2/I1</td>
</tr>
<tr>
<td>4.852</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C47[3][B]</td>
<td style=" background: #97FFFF;">u_info/progress_2_s2/F</td>
</tr>
<tr>
<td>5.026</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>u_info/progress_2_s1/I1</td>
</tr>
<tr>
<td>5.397</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">u_info/progress_2_s1/F</td>
</tr>
<tr>
<td>5.406</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[3][A]</td>
<td>u_info/progress_1_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C47[3][A]</td>
<td style=" background: #97FFFF;">u_info/progress_1_s2/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[5][A]</td>
<td>u_info/n60_s/A[1]</td>
</tr>
<tr>
<td>9.779</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>DSP_R37[5][A]</td>
<td style=" background: #97FFFF;">u_info/n60_s/DOUT[9]</td>
</tr>
<tr>
<td>10.683</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[1][B]</td>
<td>u_info/n10221_s70/I0</td>
</tr>
<tr>
<td>11.232</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C51[1][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s70/F</td>
</tr>
<tr>
<td>11.233</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>u_info/n10221_s62/I0</td>
</tr>
<tr>
<td>11.803</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s62/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51[2][B]</td>
<td>u_info/n10221_s58/I3</td>
</tr>
<tr>
<td>12.496</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R42C51[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s58/F</td>
</tr>
<tr>
<td>12.918</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C52[2][A]</td>
<td>u_info/n10221_s75/I2</td>
</tr>
<tr>
<td>13.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C52[2][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s75/F</td>
</tr>
<tr>
<td>13.459</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C52[0][B]</td>
<td>u_info/n10221_s73/I1</td>
</tr>
<tr>
<td>13.912</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C52[0][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s73/F</td>
</tr>
<tr>
<td>14.334</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C51[2][B]</td>
<td>u_info/n10221_s34/I3</td>
</tr>
<tr>
<td>14.889</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C51[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s34/F</td>
</tr>
<tr>
<td>15.311</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[3][A]</td>
<td>u_info/n10221_s20/I1</td>
</tr>
<tr>
<td>15.773</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[3][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s20/F</td>
</tr>
<tr>
<td>15.946</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C50[3][B]</td>
<td>u_info/n10221_s10/I0</td>
</tr>
<tr>
<td>16.317</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C50[3][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s10/F</td>
</tr>
<tr>
<td>16.736</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C53[1][A]</td>
<td>u_info/n10220_s12/I1</td>
</tr>
<tr>
<td>17.189</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R40C53[1][A]</td>
<td style=" background: #97FFFF;">u_info/n10220_s12/F</td>
</tr>
<tr>
<td>17.886</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_info/n10230_s6/I0</td>
</tr>
<tr>
<td>18.257</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10230_s6/F</td>
</tr>
<tr>
<td>19.216</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[0][B]</td>
<td>u_info/n10232_s5/I0</td>
</tr>
<tr>
<td>19.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C47[0][B]</td>
<td style=" background: #97FFFF;">u_info/n10232_s5/F</td>
</tr>
<tr>
<td>19.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[0][B]</td>
<td style=" font-weight:bold;">u_info/pixel_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[0][B]</td>
<td>u_info/pixel_8_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C47[0][B]</td>
<td>u_info/pixel_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.163, 59.830%; route: 6.591, 38.804%; tC2Q: 0.232, 1.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>fat_state_sync2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_info/pixel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>fat_state_sync2_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">fat_state_sync2_1_s0/Q</td>
</tr>
<tr>
<td>4.303</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[3][B]</td>
<td>u_info/progress_2_s2/I1</td>
</tr>
<tr>
<td>4.852</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C47[3][B]</td>
<td style=" background: #97FFFF;">u_info/progress_2_s2/F</td>
</tr>
<tr>
<td>5.026</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>u_info/progress_2_s1/I1</td>
</tr>
<tr>
<td>5.397</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">u_info/progress_2_s1/F</td>
</tr>
<tr>
<td>5.406</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[3][A]</td>
<td>u_info/progress_1_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C47[3][A]</td>
<td style=" background: #97FFFF;">u_info/progress_1_s2/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[5][A]</td>
<td>u_info/n60_s/A[1]</td>
</tr>
<tr>
<td>9.779</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>DSP_R37[5][A]</td>
<td style=" background: #97FFFF;">u_info/n60_s/DOUT[9]</td>
</tr>
<tr>
<td>10.683</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[1][B]</td>
<td>u_info/n10221_s70/I0</td>
</tr>
<tr>
<td>11.232</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C51[1][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s70/F</td>
</tr>
<tr>
<td>11.233</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>u_info/n10221_s62/I0</td>
</tr>
<tr>
<td>11.803</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s62/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51[2][B]</td>
<td>u_info/n10221_s58/I3</td>
</tr>
<tr>
<td>12.496</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R42C51[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s58/F</td>
</tr>
<tr>
<td>12.918</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C52[2][A]</td>
<td>u_info/n10221_s75/I2</td>
</tr>
<tr>
<td>13.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C52[2][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s75/F</td>
</tr>
<tr>
<td>13.459</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C52[0][B]</td>
<td>u_info/n10221_s73/I1</td>
</tr>
<tr>
<td>13.912</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C52[0][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s73/F</td>
</tr>
<tr>
<td>14.334</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C51[2][B]</td>
<td>u_info/n10221_s34/I3</td>
</tr>
<tr>
<td>14.889</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C51[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s34/F</td>
</tr>
<tr>
<td>15.311</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[3][A]</td>
<td>u_info/n10221_s20/I1</td>
</tr>
<tr>
<td>15.773</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[3][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s20/F</td>
</tr>
<tr>
<td>15.946</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C50[3][B]</td>
<td>u_info/n10221_s10/I0</td>
</tr>
<tr>
<td>16.317</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C50[3][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s10/F</td>
</tr>
<tr>
<td>16.736</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C53[1][A]</td>
<td>u_info/n10220_s12/I1</td>
</tr>
<tr>
<td>17.189</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R40C53[1][A]</td>
<td style=" background: #97FFFF;">u_info/n10220_s12/F</td>
</tr>
<tr>
<td>17.890</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C49[3][B]</td>
<td>u_info/n10233_s6/I0</td>
</tr>
<tr>
<td>18.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C49[3][B]</td>
<td style=" background: #97FFFF;">u_info/n10233_s6/F</td>
</tr>
<tr>
<td>19.008</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C53[0][B]</td>
<td>u_info/n10241_s4/I0</td>
</tr>
<tr>
<td>19.578</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C53[0][B]</td>
<td style=" background: #97FFFF;">u_info/n10241_s4/F</td>
</tr>
<tr>
<td>19.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[0][B]</td>
<td style=" font-weight:bold;">u_info/pixel_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[0][B]</td>
<td>u_info/pixel_1_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C53[0][B]</td>
<td>u_info/pixel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.444, 61.516%; route: 6.302, 37.117%; tC2Q: 0.232, 1.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_bmp/done_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>out_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_bmp/done_s1/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R12C43[2][B]</td>
<td style=" font-weight:bold;">u_bmp/done_s1/Q</td>
</tr>
<tr>
<td>44.368</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>n1022_s14/I0</td>
</tr>
<tr>
<td>44.821</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td style=" background: #97FFFF;">n1022_s14/F</td>
</tr>
<tr>
<td>45.505</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>n1022_s13/I3</td>
</tr>
<tr>
<td>46.054</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">n1022_s13/F</td>
</tr>
<tr>
<td>46.056</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>n1022_s12/I2</td>
</tr>
<tr>
<td>46.427</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">n1022_s12/F</td>
</tr>
<tr>
<td>46.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" font-weight:bold;">out_b_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>out_b_3_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>out_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 33.846%; route: 2.452, 60.434%; tC2Q: 0.232, 5.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>fat_state_sync2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_info/pixel_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>fat_state_sync2_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">fat_state_sync2_1_s0/Q</td>
</tr>
<tr>
<td>4.303</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[3][B]</td>
<td>u_info/progress_2_s2/I1</td>
</tr>
<tr>
<td>4.852</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C47[3][B]</td>
<td style=" background: #97FFFF;">u_info/progress_2_s2/F</td>
</tr>
<tr>
<td>5.026</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>u_info/progress_2_s1/I1</td>
</tr>
<tr>
<td>5.397</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">u_info/progress_2_s1/F</td>
</tr>
<tr>
<td>5.406</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[3][A]</td>
<td>u_info/progress_1_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C47[3][A]</td>
<td style=" background: #97FFFF;">u_info/progress_1_s2/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[5][A]</td>
<td>u_info/n60_s/A[1]</td>
</tr>
<tr>
<td>9.779</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>DSP_R37[5][A]</td>
<td style=" background: #97FFFF;">u_info/n60_s/DOUT[9]</td>
</tr>
<tr>
<td>10.683</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[1][B]</td>
<td>u_info/n10221_s70/I0</td>
</tr>
<tr>
<td>11.232</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C51[1][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s70/F</td>
</tr>
<tr>
<td>11.233</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>u_info/n10221_s62/I0</td>
</tr>
<tr>
<td>11.803</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s62/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51[2][B]</td>
<td>u_info/n10221_s58/I3</td>
</tr>
<tr>
<td>12.496</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R42C51[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s58/F</td>
</tr>
<tr>
<td>12.918</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C52[2][A]</td>
<td>u_info/n10221_s75/I2</td>
</tr>
<tr>
<td>13.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C52[2][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s75/F</td>
</tr>
<tr>
<td>13.459</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C52[0][B]</td>
<td>u_info/n10221_s73/I1</td>
</tr>
<tr>
<td>13.912</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C52[0][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s73/F</td>
</tr>
<tr>
<td>14.334</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C51[2][B]</td>
<td>u_info/n10221_s34/I3</td>
</tr>
<tr>
<td>14.889</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C51[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s34/F</td>
</tr>
<tr>
<td>15.311</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[3][A]</td>
<td>u_info/n10221_s20/I1</td>
</tr>
<tr>
<td>15.773</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[3][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s20/F</td>
</tr>
<tr>
<td>15.946</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C50[3][B]</td>
<td>u_info/n10221_s10/I0</td>
</tr>
<tr>
<td>16.317</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C50[3][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s10/F</td>
</tr>
<tr>
<td>16.736</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C53[1][A]</td>
<td>u_info/n10220_s12/I1</td>
</tr>
<tr>
<td>17.189</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R40C53[1][A]</td>
<td style=" background: #97FFFF;">u_info/n10220_s12/F</td>
</tr>
<tr>
<td>17.886</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_info/n10230_s6/I0</td>
</tr>
<tr>
<td>18.257</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10230_s6/F</td>
</tr>
<tr>
<td>18.917</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C51[1][B]</td>
<td>u_info/n10230_s5/I0</td>
</tr>
<tr>
<td>19.466</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C51[1][B]</td>
<td style=" background: #97FFFF;">u_info/n10230_s5/F</td>
</tr>
<tr>
<td>19.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C51[1][B]</td>
<td style=" font-weight:bold;">u_info/pixel_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C51[1][B]</td>
<td>u_info/pixel_10_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C51[1][B]</td>
<td>u_info/pixel_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.341, 61.315%; route: 6.292, 37.309%; tC2Q: 0.232, 1.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/blk_buf[511]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_byte511_sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>u_fat32/blk_buf[511]_0_s0/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C21[2][A]</td>
<td style=" font-weight:bold;">u_fat32/blk_buf[511]_0_s0/Q</td>
</tr>
<tr>
<td>46.352</td>
<td>3.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" font-weight:bold;">dbg_byte511_sync_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td>dbg_byte511_sync_0_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[2][B]</td>
<td>dbg_byte511_sync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.750, 94.174%; tC2Q: 0.232, 5.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_info/pixel_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>u_timing/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">u_timing/h_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.969</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C50[1][A]</td>
<td>u_timing/frame_start_Z_s3/I0</td>
</tr>
<tr>
<td>4.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C50[1][A]</td>
<td style=" background: #97FFFF;">u_timing/frame_start_Z_s3/F</td>
</tr>
<tr>
<td>5.281</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C53[1][B]</td>
<td>u_timing/px_Z_2_s9/I0</td>
</tr>
<tr>
<td>5.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R30C53[1][B]</td>
<td style=" background: #97FFFF;">u_timing/px_Z_2_s9/F</td>
</tr>
<tr>
<td>7.053</td>
<td>1.216</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[2][B]</td>
<td>u_info/n10217_s110/I3</td>
</tr>
<tr>
<td>7.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C50[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10217_s110/F</td>
</tr>
<tr>
<td>8.179</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C48[2][B]</td>
<td>u_info/n10241_s92/I0</td>
</tr>
<tr>
<td>8.696</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C48[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10241_s92/F</td>
</tr>
<tr>
<td>11.958</td>
<td>3.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C40[2][B]</td>
<td>u_info/n10225_s188/I0</td>
</tr>
<tr>
<td>12.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C40[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10225_s188/F</td>
</tr>
<tr>
<td>12.701</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C40[0][B]</td>
<td>u_info/n10225_s96/I2</td>
</tr>
<tr>
<td>13.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C40[0][B]</td>
<td style=" background: #97FFFF;">u_info/n10225_s96/F</td>
</tr>
<tr>
<td>13.874</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][A]</td>
<td>u_info/n10225_s47/I0</td>
</tr>
<tr>
<td>14.429</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R51C41[2][A]</td>
<td style=" background: #97FFFF;">u_info/n10225_s47/F</td>
</tr>
<tr>
<td>15.587</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][A]</td>
<td>u_info/n10225_s26/I1</td>
</tr>
<tr>
<td>15.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C53[0][A]</td>
<td style=" background: #97FFFF;">u_info/n10225_s26/F</td>
</tr>
<tr>
<td>16.128</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[0][B]</td>
<td>u_info/n10225_s14/I2</td>
</tr>
<tr>
<td>16.683</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C52[0][B]</td>
<td style=" background: #97FFFF;">u_info/n10225_s14/F</td>
</tr>
<tr>
<td>17.675</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[3][A]</td>
<td>u_info/n10215_s6/I1</td>
</tr>
<tr>
<td>18.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C49[3][A]</td>
<td style=" background: #97FFFF;">u_info/n10215_s6/F</td>
</tr>
<tr>
<td>18.852</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C46[1][B]</td>
<td>u_info/n10215_s5/I0</td>
</tr>
<tr>
<td>19.401</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C46[1][B]</td>
<td style=" background: #97FFFF;">u_info/n10215_s5/F</td>
</tr>
<tr>
<td>19.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C46[1][B]</td>
<td style=" font-weight:bold;">u_info/pixel_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C46[1][B]</td>
<td>u_info/pixel_22_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C46[1][B]</td>
<td>u_info/pixel_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.816, 34.619%; route: 10.752, 64.000%; tC2Q: 0.232, 1.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fat32/dir_entry_idx_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_dir_idx_sync_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>u_fat32/dir_entry_idx_6_s0/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>408</td>
<td>R14C38[2][A]</td>
<td style=" font-weight:bold;">u_fat32/dir_entry_idx_6_s0/Q</td>
</tr>
<tr>
<td>46.292</td>
<td>3.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td style=" font-weight:bold;">dbg_dir_idx_sync_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td>dbg_dir_idx_sync_6_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C39[1][A]</td>
<td>dbg_dir_idx_sync_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.690, 94.084%; tC2Q: 0.232, 5.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_bmp/done_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>out_g_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>42.370</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_bmp/done_s1/CLK</td>
</tr>
<tr>
<td>42.602</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R12C43[2][B]</td>
<td style=" font-weight:bold;">u_bmp/done_s1/Q</td>
</tr>
<tr>
<td>44.617</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[3][A]</td>
<td>n1013_s16/I1</td>
</tr>
<tr>
<td>45.079</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C47[3][A]</td>
<td style=" background: #97FFFF;">n1013_s16/F</td>
</tr>
<tr>
<td>45.080</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n1015_s13/I3</td>
</tr>
<tr>
<td>45.542</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n1015_s13/F</td>
</tr>
<tr>
<td>45.715</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td>n1015_s12/I0</td>
</tr>
<tr>
<td>46.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">n1015_s12/F</td>
</tr>
<tr>
<td>46.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" font-weight:bold;">out_g_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.005</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td>out_g_2_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.935</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[2][B]</td>
<td>out_g_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.473, 37.833%; route: 2.188, 56.209%; tC2Q: 0.232, 5.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>fat_state_sync2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_info/pixel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>fat_state_sync2_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">fat_state_sync2_1_s0/Q</td>
</tr>
<tr>
<td>4.303</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[3][B]</td>
<td>u_info/progress_2_s2/I1</td>
</tr>
<tr>
<td>4.852</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C47[3][B]</td>
<td style=" background: #97FFFF;">u_info/progress_2_s2/F</td>
</tr>
<tr>
<td>5.026</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>u_info/progress_2_s1/I1</td>
</tr>
<tr>
<td>5.397</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">u_info/progress_2_s1/F</td>
</tr>
<tr>
<td>5.406</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[3][A]</td>
<td>u_info/progress_1_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C47[3][A]</td>
<td style=" background: #97FFFF;">u_info/progress_1_s2/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[5][A]</td>
<td>u_info/n60_s/A[1]</td>
</tr>
<tr>
<td>9.779</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>DSP_R37[5][A]</td>
<td style=" background: #97FFFF;">u_info/n60_s/DOUT[9]</td>
</tr>
<tr>
<td>10.683</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[1][B]</td>
<td>u_info/n10221_s70/I0</td>
</tr>
<tr>
<td>11.232</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C51[1][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s70/F</td>
</tr>
<tr>
<td>11.233</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[3][A]</td>
<td>u_info/n10221_s62/I0</td>
</tr>
<tr>
<td>11.803</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C51[3][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s62/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51[2][B]</td>
<td>u_info/n10221_s58/I3</td>
</tr>
<tr>
<td>12.496</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R42C51[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s58/F</td>
</tr>
<tr>
<td>12.918</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C52[2][A]</td>
<td>u_info/n10221_s75/I2</td>
</tr>
<tr>
<td>13.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C52[2][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s75/F</td>
</tr>
<tr>
<td>13.459</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C52[0][B]</td>
<td>u_info/n10221_s73/I1</td>
</tr>
<tr>
<td>13.912</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C52[0][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s73/F</td>
</tr>
<tr>
<td>14.334</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C51[2][B]</td>
<td>u_info/n10221_s34/I3</td>
</tr>
<tr>
<td>14.889</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C51[2][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s34/F</td>
</tr>
<tr>
<td>15.311</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[3][A]</td>
<td>u_info/n10221_s20/I1</td>
</tr>
<tr>
<td>15.773</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[3][A]</td>
<td style=" background: #97FFFF;">u_info/n10221_s20/F</td>
</tr>
<tr>
<td>15.946</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C50[3][B]</td>
<td>u_info/n10221_s10/I0</td>
</tr>
<tr>
<td>16.317</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C50[3][B]</td>
<td style=" background: #97FFFF;">u_info/n10221_s10/F</td>
</tr>
<tr>
<td>16.736</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C53[1][A]</td>
<td>u_info/n10220_s12/I1</td>
</tr>
<tr>
<td>17.189</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R40C53[1][A]</td>
<td style=" background: #97FFFF;">u_info/n10220_s12/F</td>
</tr>
<tr>
<td>18.046</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[3][B]</td>
<td>u_info/n10239_s13/I0</td>
</tr>
<tr>
<td>18.616</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C50[3][B]</td>
<td style=" background: #97FFFF;">u_info/n10239_s13/F</td>
</tr>
<tr>
<td>18.792</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C50[0][B]</td>
<td>u_info/n10243_s5/I0</td>
</tr>
<tr>
<td>19.341</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C50[0][B]</td>
<td style=" background: #97FFFF;">u_info/n10243_s5/F</td>
</tr>
<tr>
<td>19.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C50[0][B]</td>
<td style=" font-weight:bold;">u_info/pixel_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C50[0][B]</td>
<td>u_info/pixel_0_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C50[0][B]</td>
<td>u_info/pixel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.540, 62.963%; route: 5.968, 35.651%; tC2Q: 0.232, 1.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][B]</td>
<td>u_timing/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>150.190</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R30C44[0][B]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_1_s0/Q</td>
</tr>
<tr>
<td>150.327</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C43[0][B]</td>
<td>u_timing/n147_s5/I1</td>
</tr>
<tr>
<td>150.691</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C43[0][B]</td>
<td style=" background: #97FFFF;">u_timing/n147_s5/F</td>
</tr>
<tr>
<td>150.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C43[0][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][B]</td>
<td>u_sdram_fb/py_sync_0_1_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C43[0][B]</td>
<td>u_sdram_fb/py_sync_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 51.826%; route: 0.137, 19.556%; tC2Q: 0.201, 28.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[2][A]</td>
<td>u_timing/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R30C46[2][A]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_0_s0/Q</td>
</tr>
<tr>
<td>150.583</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>u_timing/n148_s5/I0</td>
</tr>
<tr>
<td>150.873</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td style=" background: #97FFFF;">u_timing/n148_s5/F</td>
</tr>
<tr>
<td>150.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>u_sdram_fb/py_sync_0_0_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>u_sdram_fb/py_sync_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 32.805%; route: 0.392, 44.344%; tC2Q: 0.202, 22.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td>u_timing/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R30C47[1][B]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_9_s0/Q</td>
</tr>
<tr>
<td>150.590</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][B]</td>
<td>u_timing/py_11_s7/I1</td>
</tr>
<tr>
<td>150.981</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R30C45[3][B]</td>
<td style=" background: #97FFFF;">u_timing/py_11_s7/F</td>
</tr>
<tr>
<td>151.231</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>u_sdram_fb/py_sync_0_0_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>u_sdram_fb/py_sync_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 31.474%; route: 0.649, 52.266%; tC2Q: 0.202, 16.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td>u_timing/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R30C47[1][B]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_9_s0/Q</td>
</tr>
<tr>
<td>150.590</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][B]</td>
<td>u_timing/py_11_s7/I1</td>
</tr>
<tr>
<td>150.981</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R30C45[3][B]</td>
<td style=" background: #97FFFF;">u_timing/py_11_s7/F</td>
</tr>
<tr>
<td>151.231</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][B]</td>
<td>u_sdram_fb/py_sync_0_1_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C43[0][B]</td>
<td>u_sdram_fb/py_sync_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 31.474%; route: 0.649, 52.266%; tC2Q: 0.202, 16.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/hs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/hs_sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>u_timing/hs_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C41[0][A]</td>
<td style=" font-weight:bold;">u_timing/hs_s0/Q</td>
</tr>
<tr>
<td>151.270</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/hs_sync_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_sdram_fb/hs_sync_0_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_sdram_fb/hs_sync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 84.237%; tC2Q: 0.202, 15.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>u_timing/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R30C47[0][A]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_8_s0/Q</td>
</tr>
<tr>
<td>150.453</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][A]</td>
<td>u_timing/n140_s4/I3</td>
</tr>
<tr>
<td>150.844</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C49[2][A]</td>
<td style=" background: #97FFFF;">u_timing/n140_s4/F</td>
</tr>
<tr>
<td>151.502</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][B]</td>
<td>u_sdram_fb/py_sync_0_8_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C49[2][B]</td>
<td>u_sdram_fb/py_sync_0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 25.841%; route: 0.920, 60.809%; tC2Q: 0.202, 13.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>u_timing/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>150.190</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R30C49[1][B]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_4_s0/Q</td>
</tr>
<tr>
<td>150.327</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C50[3][A]</td>
<td>u_timing/n143_s7/I3</td>
</tr>
<tr>
<td>150.718</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R30C50[3][A]</td>
<td style=" background: #97FFFF;">u_timing/n143_s7/F</td>
</tr>
<tr>
<td>151.527</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>u_sdram_fb/py_sync_0_5_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>u_sdram_fb/py_sync_0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 25.424%; route: 0.946, 61.506%; tC2Q: 0.201, 13.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>u_timing/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R30C49[1][B]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_4_s0/Q</td>
</tr>
<tr>
<td>150.580</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][B]</td>
<td>u_timing/n144_s3/I0</td>
</tr>
<tr>
<td>150.815</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C47[2][B]</td>
<td style=" background: #97FFFF;">u_timing/n144_s3/F</td>
</tr>
<tr>
<td>151.759</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>u_sdram_fb/py_sync_0_4_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>u_sdram_fb/py_sync_0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.273%; route: 1.334, 75.318%; tC2Q: 0.202, 11.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>u_timing/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R30C49[1][A]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_6_s0/Q</td>
</tr>
<tr>
<td>150.579</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>u_timing/n142_s4/I2</td>
</tr>
<tr>
<td>150.889</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">u_timing/n142_s4/F</td>
</tr>
<tr>
<td>151.808</td>
<td>0.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[1][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[1][B]</td>
<td>u_sdram_fb/py_sync_0_6_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C50[1][B]</td>
<td>u_sdram_fb/py_sync_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 17.044%; route: 1.307, 71.851%; tC2Q: 0.202, 11.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>u_timing/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>150.190</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R30C49[1][A]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_6_s0/Q</td>
</tr>
<tr>
<td>150.333</td>
<td>0.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>u_timing/n139_s5/I1</td>
</tr>
<tr>
<td>150.623</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C49[0][A]</td>
<td style=" background: #97FFFF;">u_timing/n139_s5/F</td>
</tr>
<tr>
<td>150.630</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>u_timing/n139_s4/I1</td>
</tr>
<tr>
<td>150.865</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C49[1][A]</td>
<td style=" background: #97FFFF;">u_timing/n139_s4/F</td>
</tr>
<tr>
<td>151.809</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[1][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[1][A]</td>
<td>u_sdram_fb/py_sync_0_9_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C50[1][A]</td>
<td>u_sdram_fb/py_sync_0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 28.839%; route: 1.094, 60.120%; tC2Q: 0.201, 11.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>u_timing/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R30C46[0][A]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_7_s0/Q</td>
</tr>
<tr>
<td>150.456</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>u_timing/n141_s4/I3</td>
</tr>
<tr>
<td>150.691</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C48[2][A]</td>
<td style=" background: #97FFFF;">u_timing/n141_s4/F</td>
</tr>
<tr>
<td>151.876</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[0][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[0][A]</td>
<td>u_sdram_fb/py_sync_0_7_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C50[0][A]</td>
<td>u_sdram_fb/py_sync_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.451%; route: 1.450, 76.846%; tC2Q: 0.202, 10.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>u_timing/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>150.190</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_3_s0/Q</td>
</tr>
<tr>
<td>150.323</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[2][B]</td>
<td>u_timing/n145_s3/I3</td>
</tr>
<tr>
<td>150.633</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R30C48[2][B]</td>
<td style=" background: #97FFFF;">u_timing/n145_s3/F</td>
</tr>
<tr>
<td>151.925</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[2][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[2][B]</td>
<td>u_sdram_fb/py_sync_0_3_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C50[2][B]</td>
<td>u_sdram_fb/py_sync_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 16.012%; route: 1.425, 73.606%; tC2Q: 0.201, 10.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[2][A]</td>
<td>u_timing/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R30C46[2][A]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_0_s0/Q</td>
</tr>
<tr>
<td>150.455</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>u_timing/n146_s6/I1</td>
</tr>
<tr>
<td>150.765</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C46[0][A]</td>
<td style=" background: #97FFFF;">u_timing/n146_s6/F</td>
</tr>
<tr>
<td>151.932</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][A]</td>
<td>u_sdram_fb/py_sync_0_2_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C49[2][A]</td>
<td>u_sdram_fb/py_sync_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 15.955%; route: 1.431, 73.648%; tC2Q: 0.202, 10.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td>u_timing/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R30C47[1][B]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_9_s0/Q</td>
</tr>
<tr>
<td>150.339</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>u_timing/py_11_s4/I2</td>
</tr>
<tr>
<td>150.723</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">u_timing/py_11_s4/F</td>
</tr>
<tr>
<td>152.105</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[2][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[2][A]</td>
<td>u_sdram_fb/py_sync_0_11_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C50[2][A]</td>
<td>u_sdram_fb/py_sync_0_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 18.145%; route: 1.530, 72.310%; tC2Q: 0.202, 9.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td>u_timing/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R30C47[1][B]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_9_s0/Q</td>
</tr>
<tr>
<td>150.590</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][B]</td>
<td>u_timing/py_11_s7/I1</td>
</tr>
<tr>
<td>150.981</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R30C45[3][B]</td>
<td style=" background: #97FFFF;">u_timing/py_11_s7/F</td>
</tr>
<tr>
<td>152.275</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][A]</td>
<td>u_sdram_fb/py_sync_0_2_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C49[2][A]</td>
<td>u_sdram_fb/py_sync_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.103%; route: 1.693, 74.062%; tC2Q: 0.202, 8.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td>u_timing/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R30C47[1][B]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_9_s0/Q</td>
</tr>
<tr>
<td>150.590</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][B]</td>
<td>u_timing/py_11_s7/I1</td>
</tr>
<tr>
<td>150.981</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R30C45[3][B]</td>
<td style=" background: #97FFFF;">u_timing/py_11_s7/F</td>
</tr>
<tr>
<td>152.275</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][B]</td>
<td>u_sdram_fb/py_sync_0_8_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C49[2][B]</td>
<td>u_sdram_fb/py_sync_0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.103%; route: 1.693, 74.062%; tC2Q: 0.202, 8.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_bmp/fb_data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/wr_pix_data_buf_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>u_bmp/fb_data_12_s0/CLK</td>
</tr>
<tr>
<td>3.800</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" font-weight:bold;">u_bmp/fb_data_12_s0/Q</td>
</tr>
<tr>
<td>4.149</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/wr_pix_data_buf_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.466</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.977</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>u_sdram_fb/wr_pix_data_buf_12_s0/CLK</td>
</tr>
<tr>
<td>6.012</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.023</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>u_sdram_fb/wr_pix_data_buf_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_bmp/fb_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/wr_pix_addr_buf_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>u_bmp/fb_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.800</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" font-weight:bold;">u_bmp/fb_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.149</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/wr_pix_addr_buf_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.466</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.977</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>u_sdram_fb/wr_pix_addr_buf_3_s0/CLK</td>
</tr>
<tr>
<td>6.012</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.023</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>u_sdram_fb/wr_pix_addr_buf_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_bmp/fb_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/wr_pix_data_buf_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>u_bmp/fb_data_1_s0/CLK</td>
</tr>
<tr>
<td>3.800</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" font-weight:bold;">u_bmp/fb_data_1_s0/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/wr_pix_data_buf_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.466</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.977</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>u_sdram_fb/wr_pix_data_buf_1_s0/CLK</td>
</tr>
<tr>
<td>6.012</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.023</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>u_sdram_fb/wr_pix_data_buf_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_bmp/fb_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/wr_pix_data_buf_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td>u_bmp/fb_data_2_s0/CLK</td>
</tr>
<tr>
<td>3.800</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" font-weight:bold;">u_bmp/fb_data_2_s0/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/wr_pix_data_buf_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.466</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.977</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td>u_sdram_fb/wr_pix_data_buf_2_s0/CLK</td>
</tr>
<tr>
<td>6.012</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.023</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C48[1][B]</td>
<td>u_sdram_fb/wr_pix_data_buf_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_bmp/fb_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/wr_pix_addr_buf_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>u_bmp/fb_addr_2_s0/CLK</td>
</tr>
<tr>
<td>3.800</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td style=" font-weight:bold;">u_bmp/fb_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" font-weight:bold;">u_sdram_fb/wr_pix_addr_buf_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.466</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.977</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td>u_sdram_fb/wr_pix_addr_buf_2_s0/CLK</td>
</tr>
<tr>
<td>6.012</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.023</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C48[2][A]</td>
<td>u_sdram_fb/wr_pix_addr_buf_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/py_sync_0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>149.989</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td>u_timing/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>150.191</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R30C47[1][B]</td>
<td style=" font-weight:bold;">u_timing/v_cnt_9_s0/Q</td>
</tr>
<tr>
<td>150.590</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][B]</td>
<td>u_timing/py_11_s7/I1</td>
</tr>
<tr>
<td>150.981</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R30C45[3][B]</td>
<td style=" background: #97FFFF;">u_timing/py_11_s7/F</td>
</tr>
<tr>
<td>152.409</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/py_sync_0_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>152.614</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.125</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>u_sdram_fb/py_sync_0_4_s0/CLK</td>
</tr>
<tr>
<td>154.160</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154.171</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>u_sdram_fb/py_sync_0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.155%; route: 1.827, 75.499%; tC2Q: 0.202, 8.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_bmp/fb_data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/wr_pix_data_buf_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>u_bmp/fb_data_10_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" font-weight:bold;">u_bmp/fb_data_10_s0/Q</td>
</tr>
<tr>
<td>4.281</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/wr_pix_data_buf_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.466</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.977</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][B]</td>
<td>u_sdram_fb/wr_pix_data_buf_10_s0/CLK</td>
</tr>
<tr>
<td>6.012</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.023</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C48[0][B]</td>
<td>u_sdram_fb/wr_pix_data_buf_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_bmp/fb_data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/wr_pix_data_buf_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_bmp/fb_data_15_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">u_bmp/fb_data_15_s0/Q</td>
</tr>
<tr>
<td>4.281</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/wr_pix_data_buf_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.466</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.977</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>u_sdram_fb/wr_pix_data_buf_15_s0/CLK</td>
</tr>
<tr>
<td>6.012</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.023</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>u_sdram_fb/wr_pix_data_buf_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_bmp/fb_addr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram_fb/wr_pix_addr_buf_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4754</td>
<td>IOL7[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>u_bmp/fb_addr_15_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">u_bmp/fb_addr_15_s0/Q</td>
</tr>
<tr>
<td>4.281</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][B]</td>
<td style=" font-weight:bold;">u_sdram_fb/wr_pix_addr_buf_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.466</td>
<td>4.466</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>PLL_R[1]</td>
<td>u_sdram_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.977</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][B]</td>
<td>u_sdram_fb/wr_pix_addr_buf_15_s0/CLK</td>
</tr>
<tr>
<td>6.012</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.023</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C48[1][B]</td>
<td>u_sdram_fb/wr_pix_addr_buf_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fat_state_sync1_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>fat_state_sync1_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>fat_state_sync1_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fat_state_sync1_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>fat_state_sync1_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>fat_state_sync1_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_slots/reel1_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_slots/reel1_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_slots/reel1_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_slots/reel2_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_slots/reel2_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_slots/reel2_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_slots/reel2_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_slots/reel2_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_slots/reel2_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_info/b_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_info/b_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_info/b_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4754</td>
<td>I_clk_d</td>
<td>-8.395</td>
<td>3.480</td>
</tr>
<tr>
<td>2053</td>
<td>u_fat32/blk_rd_idx[0]</td>
<td>29.863</td>
<td>4.116</td>
</tr>
<tr>
<td>1793</td>
<td>u_fat32/file_cluster[0]</td>
<td>23.890</td>
<td>3.147</td>
</tr>
<tr>
<td>1028</td>
<td>u_fat32/blk_rd_idx[1]</td>
<td>29.036</td>
<td>5.349</td>
</tr>
<tr>
<td>898</td>
<td>u_fat32/file_cluster[1]</td>
<td>22.455</td>
<td>4.938</td>
</tr>
<tr>
<td>813</td>
<td>fat_debug_dir_idx[5]</td>
<td>-6.482</td>
<td>3.599</td>
</tr>
<tr>
<td>599</td>
<td>pix_clk</td>
<td>-3.553</td>
<td>2.274</td>
</tr>
<tr>
<td>518</td>
<td>fat_debug_blk_wr_idx[0]</td>
<td>-3.132</td>
<td>4.028</td>
</tr>
<tr>
<td>517</td>
<td>fat_debug_blk_wr_idx[1]</td>
<td>-2.354</td>
<td>4.256</td>
</tr>
<tr>
<td>516</td>
<td>fat_debug_blk_wr_idx[2]</td>
<td>-0.660</td>
<td>5.952</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C34</td>
<td>100.00%</td>
</tr>
<tr>
<td>R36C54</td>
<td>100.00%</td>
</tr>
<tr>
<td>R36C55</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
