Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Documents and Settings/Administrator/My Documents/COD/Framework_Final/Framework_Final/elements/srl_sim_isim_beh.exe -prj C:/Documents and Settings/Administrator/My Documents/COD/Framework_Final/Framework_Final/elements/srl_sim_beh.prj work.srl_sim work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/COD/Framework_Final/Framework_Final/elements/srl32.v" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/COD/Framework_Final/Framework_Final/elements/srl_sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 65804 KB
Fuse CPU Usage: 327 ms
Compiling module srl32
Compiling module srl_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Documents and Settings/Administrator/My Documents/COD/Framework_Final/Framework_Final/elements/srl_sim_isim_beh.exe
Fuse Memory Usage: 71256 KB
Fuse CPU Usage: 390 ms
