# ğŸ§  RISC-V 5-Stage Pipelined Processor

This repository contains the SystemVerilog implementation of a **RISC-V 5-stage pipelined processor**, built as part of an academic **course project** at **IIT Guwahati**.  
The design follows the standard RISC-V RV32I instruction set and demonstrates core processor design concepts such as **pipelining, hazard detection, and forwarding**.

---

## ğŸ“ Directory Structure

.
â”œâ”€â”€ docs/ # Documentation and architecture diagrams
â”‚ â”œâ”€â”€ Control_Hazard.png
â”‚ â”œâ”€â”€ Forwarding_Hazard.png
â”‚ â”œâ”€â”€ Load_Hazard.png
â”‚ â”œâ”€â”€ pipeline_overview.png
â”‚ â””â”€â”€ REPORT.md

â”œâ”€â”€ src/ # Source code of processor modules
â”‚ â”œâ”€â”€ controller.sv
â”‚ â”œâ”€â”€ datapath.sv
â”‚ â”œâ”€â”€ forwarding_unit.sv
â”‚ â”œâ”€â”€ hazard_unit.sv
â”‚ â”œâ”€â”€ Remaining_Modules.sv
â”‚ â””â”€â”€ riscvpipeline.sv

â”œâ”€â”€ tb/ # Testbench and verification files
â”‚ â”œâ”€â”€ tb_pipeline.sv
â”‚ â”œâ”€â”€ 25InAddr100.png
â”‚ â”œâ”€â”€ Successful_Running.png
â”‚ â””â”€â”€ Memory_Image.png

â”œâ”€â”€ tests/ # Test program or instruction memory data
â”‚ â””â”€â”€ rvx10_pipeline.txt

â””â”€â”€ README.md


---

## ğŸ—ï¸ Architecture Overview

The processor implements the **5 classic pipeline stages**:

| Stage | Name | Function |
|--------|------|-----------|
| IF | Instruction Fetch | Fetches instruction from memory using Program Counter (PC). |
| ID | Instruction Decode | Decodes instruction and reads operands from register file. |
| EX | Execute | Performs arithmetic/logic operations and computes addresses. |
| MEM | Memory Access | Accesses data memory for load/store instructions. |
| WB | Write Back | Writes results back to the register file. |

The following diagrams illustrate the internal structure and hazard-handling mechanisms:

<p align="center">
  <img src="./docs/pipeline_overview.png" width="600"><br>
  <em>Overall Pipelined Processor Architecture</em>
</p>

<p align="center">
  <img src="./docs/Forwarding_Hazard.png" width="400">
  <img src="./docs/Control_Hazard.png" width="400"><br>
  <em>Forwarding and Control Hazard Mechanisms</em>
</p>

---

## âš™ï¸ Modules Description

| File | Module | Description |
|------|---------|-------------|
| `controller.sv` | Controller | Decodes RISC-V instructions and generates control signals. |
| `datapath.sv` | Datapath | Core pipeline stages and interconnections. |
| `forwarding_unit.sv` | Forwarding Unit | Resolves data hazards by forwarding results. |
| `hazard_unit.sv` | Hazard Unit | Detects load-use and control hazards; inserts stalls. |
| `Remaining_Modules.sv` | Utility Modules | ALU, Register File, Multiplexers, Memory, etc. |
| `riscvpipeline.sv` | Top-Level | Integrates all modules into a single processor entity. |

---

## ğŸ§ª Simulation & Verification

The design was verified using a **SystemVerilog testbench** (`tb/tb_pipeline.sv`) with custom instruction sequences stored in  
`tests/rvx10_pipeline.txt`.

### Tools Used
- **Icarus Verilog** â€” for simulation  
- **GTKWave** â€” for waveform visualization  

### Run Instructions

```bash
# Navigate to the root directory
cd RISC-V-Pipeline/

# 1. Compile all source and testbench files
iverilog -o riscv_pipeline_tb \
src/*.sv tb/tb_pipeline.sv

# 2. Run the simulation
vvp riscv_pipeline_tb

# 3. View waveforms
gtkwave dump.vcd


The tb_pipeline.sv testbench initializes instruction and data memories, applies clock and reset,
and generates dump.vcd for waveform viewing.

ğŸ§® Features Implemented

âœ… 5-Stage Pipelined Execution (IF â†’ ID â†’ EX â†’ MEM â†’ WB)
âœ… Data Forwarding & Hazard Detection
âœ… Load-Use and Branch Stall Handling
âœ… Modular Design for Debugging & Testing
âœ… Fully Verified via Simulation


ğŸ“Š Example Outputs

Example waveform and memory snapshots can be found in /tb:

25InAddr100.png â€” Address-space verification snapshot

Memory_Image.png â€” Memory state visualization post-execution


ğŸ“š Documentation

A detailed report describing the pipeline structure, control signal flow, and hazard-handling logic
is available in docs/REPORT.md .

ğŸ‘¨â€ğŸ’» Author

Ch. Sriram Satvik
B.Tech, Electronics and Electrical Engineering
Indian Institute of Technology, Guwahati

ğŸ§¾ License

This project is intended for educational and research purposes.