{
  "module_name": "tegra20_spdif.h",
  "hash_id": "b4980731137dfc5aad34969bd2accb6760f535ea28f3ecf1f53a3c1431b3bdd2",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra20_spdif.h",
  "human_readable_source": " \n \n\n#ifndef __TEGRA20_SPDIF_H__\n#define __TEGRA20_SPDIF_H__\n\n#include \"tegra_pcm.h\"\n\n \n\n#define TEGRA20_SPDIF_CTRL\t\t\t\t\t0x0\n#define TEGRA20_SPDIF_STATUS\t\t\t\t\t0x4\n#define TEGRA20_SPDIF_STROBE_CTRL\t\t\t\t0x8\n#define TEGRA20_SPDIF_DATA_FIFO_CSR\t\t\t\t0x0C\n#define TEGRA20_SPDIF_DATA_OUT\t\t\t\t\t0x40\n#define TEGRA20_SPDIF_DATA_IN\t\t\t\t\t0x80\n#define TEGRA20_SPDIF_CH_STA_RX_A\t\t\t\t0x100\n#define TEGRA20_SPDIF_CH_STA_RX_B\t\t\t\t0x104\n#define TEGRA20_SPDIF_CH_STA_RX_C\t\t\t\t0x108\n#define TEGRA20_SPDIF_CH_STA_RX_D\t\t\t\t0x10C\n#define TEGRA20_SPDIF_CH_STA_RX_E\t\t\t\t0x110\n#define TEGRA20_SPDIF_CH_STA_RX_F\t\t\t\t0x114\n#define TEGRA20_SPDIF_CH_STA_TX_A\t\t\t\t0x140\n#define TEGRA20_SPDIF_CH_STA_TX_B\t\t\t\t0x144\n#define TEGRA20_SPDIF_CH_STA_TX_C\t\t\t\t0x148\n#define TEGRA20_SPDIF_CH_STA_TX_D\t\t\t\t0x14C\n#define TEGRA20_SPDIF_CH_STA_TX_E\t\t\t\t0x150\n#define TEGRA20_SPDIF_CH_STA_TX_F\t\t\t\t0x154\n#define TEGRA20_SPDIF_USR_STA_RX_A\t\t\t\t0x180\n#define TEGRA20_SPDIF_USR_DAT_TX_A\t\t\t\t0x1C0\n\n \n\n \n#define TEGRA20_SPDIF_CTRL_CAP_LC\t\t\t\t(1 << 30)\n\n \n#define TEGRA20_SPDIF_CTRL_RX_EN\t\t\t\t(1 << 29)\n\n \n#define TEGRA20_SPDIF_CTRL_TX_EN\t\t\t\t(1 << 28)\n\n \n#define TEGRA20_SPDIF_CTRL_TC_EN\t\t\t\t(1 << 27)\n\n \n#define TEGRA20_SPDIF_CTRL_TU_EN\t\t\t\t(1 << 26)\n\n \n#define TEGRA20_SPDIF_CTRL_IE_TXE\t\t\t\t(1 << 25)\n\n \n#define TEGRA20_SPDIF_CTRL_IE_RXE\t\t\t\t(1 << 24)\n\n \n#define TEGRA20_SPDIF_CTRL_IE_P\t\t\t\t\t(1 << 23)\n\n \n#define TEGRA20_SPDIF_CTRL_IE_B\t\t\t\t\t(1 << 22)\n\n \n#define TEGRA20_SPDIF_CTRL_IE_C\t\t\t\t\t(1 << 21)\n\n \n#define TEGRA20_SPDIF_CTRL_IE_U\t\t\t\t\t(1 << 20)\n\n \n#define TEGRA20_SPDIF_CTRL_QE_RU\t\t\t\t(1 << 19)\n\n \n#define TEGRA20_SPDIF_CTRL_QE_TU\t\t\t\t(1 << 18)\n\n \n#define TEGRA20_SPDIF_CTRL_QE_RX\t\t\t\t(1 << 17)\n\n \n#define TEGRA20_SPDIF_CTRL_QE_TX\t\t\t\t(1 << 16)\n\n \n#define TEGRA20_SPDIF_CTRL_LBK_EN\t\t\t\t(1 << 15)\n\n \n#define TEGRA20_SPDIF_CTRL_PACK\t\t\t\t\t(1 << 14)\n\n \n#define TEGRA20_SPDIF_BIT_MODE_16BIT\t\t\t\t0\n#define TEGRA20_SPDIF_BIT_MODE_20BIT\t\t\t\t1\n#define TEGRA20_SPDIF_BIT_MODE_24BIT\t\t\t\t2\n#define TEGRA20_SPDIF_BIT_MODE_RAW\t\t\t\t3\n\n#define TEGRA20_SPDIF_CTRL_BIT_MODE_SHIFT\t\t\t12\n#define TEGRA20_SPDIF_CTRL_BIT_MODE_MASK\t\t\t(3                            << TEGRA20_SPDIF_CTRL_BIT_MODE_SHIFT)\n#define TEGRA20_SPDIF_CTRL_BIT_MODE_16BIT\t\t\t(TEGRA20_SPDIF_BIT_MODE_16BIT << TEGRA20_SPDIF_CTRL_BIT_MODE_SHIFT)\n#define TEGRA20_SPDIF_CTRL_BIT_MODE_20BIT\t\t\t(TEGRA20_SPDIF_BIT_MODE_20BIT << TEGRA20_SPDIF_CTRL_BIT_MODE_SHIFT)\n#define TEGRA20_SPDIF_CTRL_BIT_MODE_24BIT\t\t\t(TEGRA20_SPDIF_BIT_MODE_24BIT << TEGRA20_SPDIF_CTRL_BIT_MODE_SHIFT)\n#define TEGRA20_SPDIF_CTRL_BIT_MODE_RAW\t\t\t\t(TEGRA20_SPDIF_BIT_MODE_RAW   << TEGRA20_SPDIF_CTRL_BIT_MODE_SHIFT)\n\n \n\n \n\n \n#define TEGRA20_SPDIF_STATUS_RX_BSY\t\t\t\t(1 << 29)\n\n \n#define TEGRA20_SPDIF_STATUS_TX_BSY\t\t\t\t(1 << 28)\n\n \n#define TEGRA20_SPDIF_STATUS_TC_BSY\t\t\t\t(1 << 27)\n\n \n#define TEGRA20_SPDIF_STATUS_TU_BSY\t\t\t\t(1 << 26)\n\n \n#define TEGRA20_SPDIF_STATUS_TX_ERR\t\t\t\t(1 << 25)\n\n \n#define TEGRA20_SPDIF_STATUS_RX_ERR\t\t\t\t(1 << 24)\n\n \n#define TEGRA20_SPDIF_STATUS_IS_P\t\t\t\t(1 << 23)\n\n \n#define TEGRA20_SPDIF_STATUS_IS_B\t\t\t\t(1 << 22)\n\n \n#define TEGRA20_SPDIF_STATUS_IS_C\t\t\t\t(1 << 21)\n\n \n#define TEGRA20_SPDIF_STATUS_IS_U\t\t\t\t(1 << 20)\n\n \n#define TEGRA20_SPDIF_STATUS_QS_RU\t\t\t\t(1 << 19)\n\n \n#define TEGRA20_SPDIF_STATUS_QS_TU\t\t\t\t(1 << 18)\n\n \n#define TEGRA20_SPDIF_STATUS_QS_RX\t\t\t\t(1 << 17)\n\n \n#define TEGRA20_SPDIF_STATUS_QS_TX\t\t\t\t(1 << 16)\n\n \n\n \n#define TEGRA20_SPDIF_STROBE_CTRL_PERIOD_SHIFT\t\t\t16\n#define TEGRA20_SPDIF_STROBE_CTRL_PERIOD_MASK\t\t\t(0xff << TEGRA20_SPDIF_STROBE_CTRL_PERIOD_SHIFT)\n\n \n#define TEGRA20_SPDIF_STROBE_CTRL_STROBE\t\t\t(1 << 15)\n\n \n#define TEGRA20_SPDIF_STROBE_CTRL_DATA_STROBES_SHIFT\t\t8\n#define TEGRA20_SPDIF_STROBE_CTRL_DATA_STROBES_MASK\t\t(0x1f << TEGRA20_SPDIF_STROBE_CTRL_DATA_STROBES_SHIFT)\n\n \n#define TEGRA20_SPDIF_STROBE_CTRL_CLOCK_PERIOD_SHIFT\t\t0\n#define TEGRA20_SPDIF_STROBE_CTRL_CLOCK_PERIOD_MASK\t\t(0x3f << TEGRA20_SPDIF_STROBE_CTRL_CLOCK_PERIOD_SHIFT)\n\n \n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RU_CLR\t\t\t(1 << 31)\n\n#define TEGRA20_SPDIF_FIFO_ATN_LVL_U_ONE_SLOT\t\t\t0\n#define TEGRA20_SPDIF_FIFO_ATN_LVL_U_TWO_SLOTS\t\t\t1\n#define TEGRA20_SPDIF_FIFO_ATN_LVL_U_THREE_SLOTS\t\t2\n#define TEGRA20_SPDIF_FIFO_ATN_LVL_U_FOUR_SLOTS\t\t\t3\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_SHIFT\t\t29\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_MASK\t\t\\\n\t\t(0x3                                      << TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_RU1_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_U_ONE_SLOT    << TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_RU2_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_U_TWO_SLOTS   << TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_RU3_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_U_THREE_SLOTS << TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_RU4_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_U_FOUR_SLOTS  << TEGRA20_SPDIF_DATA_FIFO_CSR_RU_ATN_LVL_SHIFT)\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RU_FULL_COUNT_SHIFT\t\t24\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RU_FULL_COUNT_MASK\t\t(0x1f << TEGRA20_SPDIF_DATA_FIFO_CSR_RU_FULL_COUNT_SHIFT)\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TU_CLR\t\t\t(1 << 23)\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_SHIFT\t\t21\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_MASK\t\t\\\n\t\t(0x3                                      << TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_TU1_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_U_ONE_SLOT    << TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_TU2_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_U_TWO_SLOTS   << TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_TU3_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_U_THREE_SLOTS << TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_TU4_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_U_FOUR_SLOTS  << TEGRA20_SPDIF_DATA_FIFO_CSR_TU_ATN_LVL_SHIFT)\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TU_EMPTY_COUNT_SHIFT\t16\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TU_EMPTY_COUNT_MASK\t\t(0x1f << SPDIF_DATA_FIFO_CSR_TU_EMPTY_COUNT_SHIFT)\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RX_CLR\t\t\t(1 << 15)\n\n#define TEGRA20_SPDIF_FIFO_ATN_LVL_D_ONE_SLOT\t\t\t0\n#define TEGRA20_SPDIF_FIFO_ATN_LVL_D_FOUR_SLOTS\t\t\t1\n#define TEGRA20_SPDIF_FIFO_ATN_LVL_D_EIGHT_SLOTS\t\t2\n#define TEGRA20_SPDIF_FIFO_ATN_LVL_D_TWELVE_SLOTS\t\t3\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_SHIFT\t\t13\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_MASK\t\t\\\n\t\t(0x3                                       << TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_RU1_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_D_ONE_SLOT     << TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_RU4_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_D_FOUR_SLOTS   << TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_RU8_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_D_EIGHT_SLOTS  << TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_RU12_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_D_TWELVE_SLOTS << TEGRA20_SPDIF_DATA_FIFO_CSR_RX_ATN_LVL_SHIFT)\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RX_FULL_COUNT_SHIFT\t\t8\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_RX_FULL_COUNT_MASK\t\t(0x1f << TEGRA20_SPDIF_DATA_FIFO_CSR_RX_FULL_COUNT_SHIFT)\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TX_CLR\t\t\t(1 << 7)\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_SHIFT\t\t5\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_MASK\t\t\\\n\t\t(0x3                                       << TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_TU1_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_D_ONE_SLOT     << TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_TU4_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_D_FOUR_SLOTS   << TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_TU8_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_D_EIGHT_SLOTS  << TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_SHIFT)\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_TU12_WORD_FULL\t\\\n\t\t(TEGRA20_SPDIF_FIFO_ATN_LVL_D_TWELVE_SLOTS << TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_SHIFT)\n\n \n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TX_EMPTY_COUNT_SHIFT\t0\n#define TEGRA20_SPDIF_DATA_FIFO_CSR_TX_EMPTY_COUNT_MASK\t\t(0x1f << SPDIF_DATA_FIFO_CSR_TX_EMPTY_COUNT_SHIFT)\n\n \n\n \n\n#define TEGRA20_SPDIF_DATA_OUT_DATA_16_SHIFT\t\t\t0\n#define TEGRA20_SPDIF_DATA_OUT_DATA_16_MASK\t\t\t(0xffff << TEGRA20_SPDIF_DATA_OUT_DATA_16_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_OUT_DATA_20_SHIFT\t\t\t0\n#define TEGRA20_SPDIF_DATA_OUT_DATA_20_MASK\t\t\t(0xfffff << TEGRA20_SPDIF_DATA_OUT_DATA_20_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_OUT_DATA_24_SHIFT\t\t\t0\n#define TEGRA20_SPDIF_DATA_OUT_DATA_24_MASK\t\t\t(0xffffff << TEGRA20_SPDIF_DATA_OUT_DATA_24_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_OUT_DATA_RAW_P\t\t\t(1 << 31)\n#define TEGRA20_SPDIF_DATA_OUT_DATA_RAW_C\t\t\t(1 << 30)\n#define TEGRA20_SPDIF_DATA_OUT_DATA_RAW_U\t\t\t(1 << 29)\n#define TEGRA20_SPDIF_DATA_OUT_DATA_RAW_V\t\t\t(1 << 28)\n\n#define TEGRA20_SPDIF_DATA_OUT_DATA_RAW_DATA_SHIFT\t\t8\n#define TEGRA20_SPDIF_DATA_OUT_DATA_RAW_DATA_MASK\t\t(0xfffff << TEGRA20_SPDIF_DATA_OUT_DATA_RAW_DATA_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_OUT_DATA_RAW_AUX_SHIFT\t\t4\n#define TEGRA20_SPDIF_DATA_OUT_DATA_RAW_AUX_MASK\t\t(0xf << TEGRA20_SPDIF_DATA_OUT_DATA_RAW_AUX_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_OUT_DATA_RAW_PREAMBLE_SHIFT\t\t0\n#define TEGRA20_SPDIF_DATA_OUT_DATA_RAW_PREAMBLE_MASK\t\t(0xf << TEGRA20_SPDIF_DATA_OUT_DATA_RAW_PREAMBLE_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_OUT_DATA_16_PACKED_RIGHT_SHIFT\t16\n#define TEGRA20_SPDIF_DATA_OUT_DATA_16_PACKED_RIGHT_MASK\t(0xffff << TEGRA20_SPDIF_DATA_OUT_DATA_16_PACKED_RIGHT_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_OUT_DATA_16_PACKED_LEFT_SHIFT\t0\n#define TEGRA20_SPDIF_DATA_OUT_DATA_16_PACKED_LEFT_MASK\t\t(0xffff << TEGRA20_SPDIF_DATA_OUT_DATA_16_PACKED_LEFT_SHIFT)\n\n \n\n \n\n#define TEGRA20_SPDIF_DATA_IN_DATA_P\t\t\t\t(1 << 31)\n#define TEGRA20_SPDIF_DATA_IN_DATA_C\t\t\t\t(1 << 30)\n#define TEGRA20_SPDIF_DATA_IN_DATA_U\t\t\t\t(1 << 29)\n#define TEGRA20_SPDIF_DATA_IN_DATA_V\t\t\t\t(1 << 28)\n\n#define TEGRA20_SPDIF_DATA_IN_DATA_PREAMBLE_SHIFT\t\t24\n#define TEGRA20_SPDIF_DATA_IN_DATA_PREAMBLE_MASK\t\t(0xf << TEGRA20_SPDIF_DATA_IN_DATA_PREAMBLE_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_IN_DATA_16_SHIFT\t\t\t0\n#define TEGRA20_SPDIF_DATA_IN_DATA_16_MASK\t\t\t(0xffff << TEGRA20_SPDIF_DATA_IN_DATA_16_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_IN_DATA_20_SHIFT\t\t\t0\n#define TEGRA20_SPDIF_DATA_IN_DATA_20_MASK\t\t\t(0xfffff << TEGRA20_SPDIF_DATA_IN_DATA_20_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_IN_DATA_24_SHIFT\t\t\t0\n#define TEGRA20_SPDIF_DATA_IN_DATA_24_MASK\t\t\t(0xffffff << TEGRA20_SPDIF_DATA_IN_DATA_24_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_IN_DATA_RAW_DATA_SHIFT\t\t8\n#define TEGRA20_SPDIF_DATA_IN_DATA_RAW_DATA_MASK\t\t(0xfffff << TEGRA20_SPDIF_DATA_IN_DATA_RAW_DATA_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_IN_DATA_RAW_AUX_SHIFT\t\t4\n#define TEGRA20_SPDIF_DATA_IN_DATA_RAW_AUX_MASK\t\t\t(0xf << TEGRA20_SPDIF_DATA_IN_DATA_RAW_AUX_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_IN_DATA_RAW_PREAMBLE_SHIFT\t\t0\n#define TEGRA20_SPDIF_DATA_IN_DATA_RAW_PREAMBLE_MASK\t\t(0xf << TEGRA20_SPDIF_DATA_IN_DATA_RAW_PREAMBLE_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_IN_DATA_16_PACKED_RIGHT_SHIFT\t16\n#define TEGRA20_SPDIF_DATA_IN_DATA_16_PACKED_RIGHT_MASK\t\t(0xffff << TEGRA20_SPDIF_DATA_IN_DATA_16_PACKED_RIGHT_SHIFT)\n\n#define TEGRA20_SPDIF_DATA_IN_DATA_16_PACKED_LEFT_SHIFT\t\t0\n#define TEGRA20_SPDIF_DATA_IN_DATA_16_PACKED_LEFT_MASK\t\t(0xffff << TEGRA20_SPDIF_DATA_IN_DATA_16_PACKED_LEFT_SHIFT)\n\n \n \n \n \n \n \n\n \n\n \n \n \n \n \n \n\n \n\n \n\n \n\n \n\n \n\nstruct tegra20_spdif {\n\tstruct clk *clk_spdif_out;\n\tstruct snd_dmaengine_dai_dma_data capture_dma_data;\n\tstruct snd_dmaengine_dai_dma_data playback_dma_data;\n\tstruct regmap *regmap;\n\tstruct reset_control *reset;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}