Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/square.v" into library work
Parsing module <square>.
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/frog.v" into library work
Parsing module <frog>.
INFO:HDLCompiler:693 - "/home/troy/Embedded/Finalproj1/frog.v" Line 70. parameter declaration becomes local in frog with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/troy/Embedded/Finalproj1/frog.v" Line 71. parameter declaration becomes local in frog with formal parameter declaration list
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/troy/Embedded/Finalproj1/top.v" Line 41: Port o_blanking is not connected to this instance

Elaborating module <top>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 35: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 36: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 62: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 65: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <square(IX=0,IY=45,H_WIDTH=40,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=160,IY=45,IY_DIR=1,H_WIDTH=40,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=320,IY=45,H_WIDTH=40,IX_DIR=1,IY_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=480,IY=45,H_WIDTH=40,IX_DIR=1,IY_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=0,IY=105,H_WIDTH=60,IX_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=300,IY=105,H_WIDTH=60,IX_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/top.v" Line 144: Assignment to sq_3a_x1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/top.v" Line 149: Assignment to sq_3b_x1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/top.v" Line 154: Assignment to sq_3c_x1 ignored, since the identifier is never used

Elaborating module <frog(IX=320,IY=420)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 38: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 39: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 40: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 41: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 113: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 114: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 115: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 116: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 123: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 124: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 131: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 132: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 177: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 179: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 181: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 183: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 185: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 187: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 189: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 191: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:Xst:2972 - "/home/troy/Embedded/Finalproj1/top.v" line 142. All outputs of instance <sq_3a_anim> of block <square> are unconnected in block <top>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/troy/Embedded/Finalproj1/top.v" line 147. All outputs of instance <sq_3b_anim> of block <square> are unconnected in block <top>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/troy/Embedded/Finalproj1/top.v" line 152. All outputs of instance <sq_3c_anim> of block <square> are unconnected in block <top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/troy/Embedded/Finalproj1/top.v".
        rw1y = 45
        rw1width = 40
        rw1dir = 1
        rw2y = 105
        rw2width = 60
        rw2dir = 0
        rw3y = 165
        rw3width = 20
        rw3dir = 1
        rw1top = 30
        rw1bot = 60
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 41: Output port <o_blanking> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 41: Output port <o_active> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 41: Output port <o_screenend> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 142: Output port <o_x1> of the instance <sq_3a_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 142: Output port <o_x2> of the instance <sq_3a_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 142: Output port <o_y1> of the instance <sq_3a_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 142: Output port <o_y2> of the instance <sq_3a_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 147: Output port <o_x1> of the instance <sq_3b_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 147: Output port <o_x2> of the instance <sq_3b_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 147: Output port <o_y1> of the instance <sq_3b_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 147: Output port <o_y2> of the instance <sq_3b_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 152: Output port <o_x1> of the instance <sq_3c_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 152: Output port <o_x2> of the instance <sq_3c_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 152: Output port <o_y1> of the instance <sq_3c_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 152: Output port <o_y2> of the instance <sq_3c_anim> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <pix_stb>.
    Found 1-bit register for signal <dead>.
    Found 1-bit register for signal <rst>.
    Found 17-bit adder for signal <n0196> created at line 39.
    Found 12-bit comparator greater for signal <sq_a_x1[11]_GND_1_o_LessThan_5_o> created at line 177
    Found 12-bit comparator greater for signal <sq_a_y1[11]_GND_1_o_LessThan_6_o> created at line 177
    Found 12-bit comparator greater for signal <GND_1_o_sq_a_x2[11]_LessThan_7_o> created at line 178
    Found 12-bit comparator greater for signal <GND_1_o_sq_a_y2[11]_LessThan_8_o> created at line 178
    Found 12-bit comparator greater for signal <sq_b_x1[11]_GND_1_o_LessThan_10_o> created at line 179
    Found 12-bit comparator greater for signal <sq_b_y1[11]_GND_1_o_LessThan_11_o> created at line 179
    Found 12-bit comparator greater for signal <GND_1_o_sq_b_x2[11]_LessThan_12_o> created at line 180
    Found 12-bit comparator greater for signal <GND_1_o_sq_b_y2[11]_LessThan_13_o> created at line 180
    Found 12-bit comparator greater for signal <sq_c_x1[11]_GND_1_o_LessThan_15_o> created at line 181
    Found 12-bit comparator greater for signal <sq_c_y1[11]_GND_1_o_LessThan_16_o> created at line 181
    Found 12-bit comparator greater for signal <GND_1_o_sq_c_x2[11]_LessThan_17_o> created at line 182
    Found 12-bit comparator greater for signal <GND_1_o_sq_c_y2[11]_LessThan_18_o> created at line 182
    Found 12-bit comparator greater for signal <sq_d_x1[11]_GND_1_o_LessThan_20_o> created at line 183
    Found 12-bit comparator greater for signal <sq_d_y1[11]_GND_1_o_LessThan_21_o> created at line 183
    Found 12-bit comparator greater for signal <GND_1_o_sq_d_x2[11]_LessThan_22_o> created at line 184
    Found 12-bit comparator greater for signal <GND_1_o_sq_d_y2[11]_LessThan_23_o> created at line 184
    Found 12-bit comparator greater for signal <sq_2a_x1[11]_GND_1_o_LessThan_25_o> created at line 185
    Found 12-bit comparator greater for signal <sq_2a_y1[11]_GND_1_o_LessThan_26_o> created at line 185
    Found 12-bit comparator greater for signal <GND_1_o_sq_2a_x2[11]_LessThan_27_o> created at line 186
    Found 12-bit comparator greater for signal <GND_1_o_sq_2a_y2[11]_LessThan_28_o> created at line 186
    Found 12-bit comparator greater for signal <sq_2b_x1[11]_GND_1_o_LessThan_30_o> created at line 187
    Found 12-bit comparator greater for signal <sq_2b_y1[11]_GND_1_o_LessThan_31_o> created at line 187
    Found 12-bit comparator greater for signal <GND_1_o_sq_2b_x2[11]_LessThan_32_o> created at line 188
    Found 12-bit comparator greater for signal <GND_1_o_sq_2b_y2[11]_LessThan_33_o> created at line 188
    Found 12-bit comparator greater for signal <sq_2c_x1[11]_GND_1_o_LessThan_35_o> created at line 189
    Found 12-bit comparator greater for signal <sq_2c_y1[11]_GND_1_o_LessThan_36_o> created at line 189
    Found 12-bit comparator greater for signal <GND_1_o_sq_2c_x2[11]_LessThan_37_o> created at line 190
    Found 12-bit comparator greater for signal <GND_1_o_sq_2c_y2[11]_LessThan_38_o> created at line 190
    Found 12-bit comparator greater for signal <frog_x1[11]_GND_1_o_LessThan_40_o> created at line 191
    Found 12-bit comparator greater for signal <frog_y1[11]_GND_1_o_LessThan_41_o> created at line 191
    Found 12-bit comparator greater for signal <GND_1_o_frog_x2[11]_LessThan_42_o> created at line 192
    Found 12-bit comparator greater for signal <GND_1_o_frog_y2[11]_LessThan_43_o> created at line 192
    Found 12-bit comparator greater for signal <GND_1_o_frog_y1[11]_LessThan_46_o> created at line 197
    Found 12-bit comparator greater for signal <frog_y1[11]_GND_1_o_LessThan_47_o> created at line 197
    Found 12-bit comparator greater for signal <GND_1_o_frog_y2[11]_LessThan_48_o> created at line 197
    Found 12-bit comparator greater for signal <frog_y2[11]_GND_1_o_LessThan_49_o> created at line 197
    Found 12-bit comparator greater for signal <sq_a_x1[11]_frog_x1[11]_LessThan_50_o> created at line 198
    Found 12-bit comparator greater for signal <frog_x1[11]_sq_a_x2[11]_LessThan_51_o> created at line 198
    Found 12-bit comparator greater for signal <sq_a_x1[11]_frog_x2[11]_LessThan_52_o> created at line 198
    Found 12-bit comparator greater for signal <frog_x2[11]_sq_a_x2[11]_LessThan_53_o> created at line 198
    Found 12-bit comparator greater for signal <sq_b_x1[11]_frog_x1[11]_LessThan_54_o> created at line 200
    Found 12-bit comparator greater for signal <frog_x1[11]_sq_b_x2[11]_LessThan_55_o> created at line 200
    Found 12-bit comparator greater for signal <sq_b_x1[11]_frog_x2[11]_LessThan_56_o> created at line 200
    Found 12-bit comparator greater for signal <frog_x2[11]_sq_b_x2[11]_LessThan_57_o> created at line 200
    Found 12-bit comparator greater for signal <sq_c_x1[11]_frog_x1[11]_LessThan_58_o> created at line 202
    Found 12-bit comparator greater for signal <frog_x1[11]_sq_c_x2[11]_LessThan_59_o> created at line 202
    Found 12-bit comparator greater for signal <sq_c_x1[11]_frog_x2[11]_LessThan_60_o> created at line 202
    Found 12-bit comparator greater for signal <frog_x2[11]_sq_c_x2[11]_LessThan_61_o> created at line 202
    Found 12-bit comparator greater for signal <sq_d_x1[11]_frog_x1[11]_LessThan_62_o> created at line 204
    Found 12-bit comparator greater for signal <frog_x1[11]_sq_d_x2[11]_LessThan_63_o> created at line 204
    Found 12-bit comparator greater for signal <sq_d_x1[11]_frog_x2[11]_LessThan_64_o> created at line 204
    Found 12-bit comparator greater for signal <frog_x2[11]_sq_d_x2[11]_LessThan_65_o> created at line 204
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred  52 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "/home/troy/Embedded/Finalproj1/vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_2_o_GND_2_o_sub_6_OUT> created at line 35.
    Found 10-bit adder for signal <v_count[9]_GND_2_o_add_21_OUT> created at line 62.
    Found 10-bit adder for signal <h_count[9]_GND_2_o_add_22_OUT> created at line 65.
    Found 10-bit comparator lessequal for signal <n0000> created at line 31
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_2_o> created at line 31
    Found 10-bit comparator lessequal for signal <n0005> created at line 32
    Found 10-bit comparator greater for signal <v_count[9]_GND_2_o_LessThan_4_o> created at line 32
    Found 10-bit comparator lessequal for signal <n0012> created at line 36
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_10_o> created at line 39
    Found 10-bit comparator greater for signal <GND_2_o_v_count[9]_LessThan_11_o> created at line 39
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <square_1>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 24
        IX = 0
        IY = 45
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <square_1> synthesized.

Synthesizing Unit <square_2>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 24
        IX = 160
        IY = 45
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_2> synthesized.

Synthesizing Unit <square_3>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 24
        IX = 320
        IY = 45
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_3> synthesized.

Synthesizing Unit <square_4>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 24
        IX = 480
        IY = 45
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_4> synthesized.

Synthesizing Unit <square_5>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_WIDTH = 60
        H_HEIGHT = 24
        IX = 0
        IY = 105
        IX_DIR = 0
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_7_o_GND_7_o_sub_9_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_5> synthesized.

Synthesizing Unit <square_6>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_WIDTH = 60
        H_HEIGHT = 24
        IX = 300
        IY = 105
        IX_DIR = 0
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_8_o_GND_8_o_sub_9_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_6> synthesized.

Synthesizing Unit <frog>.
    Related source file is "/home/troy/Embedded/Finalproj1/frog.v".
        H_WIDTH = 11
        H_HEIGHT = 11
        IX = 320
        IY = 420
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
WARNING:Xst:647 - Input <i_down_btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_right_btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_left_btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <down_inProg>.
    Found 1-bit register for signal <right_inProg>.
    Found 1-bit register for signal <left_inProg>.
    Found 6-bit register for signal <distance>.
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 1-bit register for signal <up_inProg>.
    Found 12-bit adder for signal <o_x2> created at line 39.
    Found 12-bit adder for signal <o_y2> created at line 41.
    Found 6-bit adder for signal <distance[5]_GND_9_o_add_20_OUT> created at line 116.
    Found 12-bit adder for signal <y[11]_GND_9_o_add_32_OUT> created at line 124.
    Found 12-bit adder for signal <x[11]_GND_9_o_add_39_OUT> created at line 131.
    Found 12-bit subtractor for signal <o_x1> created at line 27.
    Found 12-bit subtractor for signal <o_y1> created at line 29.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_32_OUT<11:0>> created at line 123.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_41_OUT<11:0>> created at line 132.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <frog> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 49
 10-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 16
 12-bit addsub                                         : 2
 12-bit subtractor                                     : 16
 13-bit adder                                          : 7
 13-bit subtractor                                     : 3
 17-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 29
 1-bit register                                        : 9
 10-bit register                                       : 2
 12-bit register                                       : 16
 17-bit register                                       : 1
 6-bit register                                        : 1
# Comparators                                          : 73
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 52
 12-bit comparator lessequal                           : 14
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 12
 32-bit 2-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <down_inProg> in Unit <frog_anim> is equivalent to the following 3 FFs/Latches, which will be removed : <right_inProg> <left_inProg> <up_inProg> 
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 1 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 1 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 0 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 1 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 1 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 1 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 1 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 1 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 1 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 1 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 1 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 0 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 0 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 1 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 0 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 1 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 1 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 1 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <frog>.
The following registers are absorbed into accumulator <x>: 1 register on signal <x>.
The following registers are absorbed into accumulator <y>: 1 register on signal <y>.
The following registers are absorbed into accumulator <distance>: 1 register on signal <distance>.
Unit <frog> synthesized (advanced).

Synthesizing (advanced) Unit <square_1>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
Unit <square_1> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 44
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 19
 12-bit subtractor                                     : 16
 13-bit adder                                          : 3
 13-bit subtractor                                     : 3
 17-bit adder                                          : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
# Accumulators                                         : 3
 12-bit updown accumulator                             : 2
 6-bit up accumulator                                  : 1
# Registers                                            : 192
 Flip-Flops                                            : 192
# Comparators                                          : 73
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 52
 12-bit comparator lessequal                           : 14
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 11
 32-bit 2-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <top>: instances <sq_2b_anim>, <sq_2c_anim> of unit <square_6> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 1 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 1 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 1 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 1 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_0> has a constant value of 1 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_0> has a constant value of 1 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <left_inProg> in Unit <frog> is equivalent to the following 3 FFs/Latches, which will be removed : <down_inProg> <right_inProg> <up_inProg> 
WARNING:Xst:1293 - FF/Latch <distance_0> has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <distance_1> has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <vga640x480> ...

Optimizing unit <square_1> ...

Optimizing unit <square_2> ...

Optimizing unit <square_3> ...

Optimizing unit <square_4> ...

Optimizing unit <square_5> ...

Optimizing unit <square_6> ...

Optimizing unit <frog> ...
WARNING:Xst:1293 - FF/Latch <sq_a_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_a_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_d_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_d_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_2a_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_2a_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_2b_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_2b_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/y_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/x_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/y_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/x_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <frog_anim/y_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frog_anim/x_3> 
INFO:Xst:2261 - The FF/Latch <sq_b_anim/x_0> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <sq_c_anim/x_0> <sq_d_anim/x_0> <sq_2a_anim/x_0> <sq_2b_anim/x_0> 
INFO:Xst:2261 - The FF/Latch <sq_b_anim/x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <sq_c_anim/x_1> <sq_d_anim/x_1> 
INFO:Xst:2261 - The FF/Latch <sq_b_anim/x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <sq_c_anim/x_2> <sq_d_anim/x_2> 
INFO:Xst:2261 - The FF/Latch <sq_2a_anim/x_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_2b_anim/x_1> 
INFO:Xst:3203 - The FF/Latch <frog_anim/y_2> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <frog_anim/x_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1439
#      GND                         : 1
#      INV                         : 55
#      LUT1                        : 60
#      LUT2                        : 80
#      LUT3                        : 75
#      LUT4                        : 418
#      LUT5                        : 92
#      LUT6                        : 142
#      MUXCY                       : 388
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 119
# FlipFlops/Latches                : 99
#      FD                          : 77
#      FDR                         : 2
#      FDRE                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              99  out of  11440     0%  
 Number of Slice LUTs:                  922  out of   5720    16%  
    Number used as Logic:               922  out of   5720    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    923
   Number with an unused Flip Flop:     824  out of    923    89%  
   Number with an unused LUT:             1  out of    923     0%  
   Number of fully used LUT-FF pairs:    98  out of    923    10%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  13  out of    200     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 99    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.978ns (Maximum Frequency: 143.312MHz)
   Minimum input arrival time before clock: 2.996ns
   Maximum output required time after clock: 10.032ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.978ns (frequency: 143.312MHz)
  Total number of paths / destination ports: 9516 / 139
-------------------------------------------------------------------------
Delay:               6.978ns (Levels of Logic = 5)
  Source:            display/h_count_6 (FF)
  Destination:       frog_anim/y_11 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: display/h_count_6 to frog_anim/y_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.447   1.180  display/h_count_6 (display/h_count_6)
     LUT5:I1->O            1   0.203   0.580  display/GND_2_o_GND_2_o_equal_15_o<9>_SW0 (N13)
     LUT6:I5->O           17   0.205   1.028  display/GND_2_o_GND_2_o_equal_15_o<9> (display/GND_2_o_GND_2_o_equal_15_o)
     LUT6:I5->O           53   0.205   1.568  display/o_animate (animate)
     LUT4:I3->O           18   0.205   1.050  frog_anim/_n015511 (frog_anim/_n0155)
     LUT6:I5->O            1   0.205   0.000  frog_anim/y_8_rstpot (frog_anim/y_8_rstpot)
     FD:D                      0.102          frog_anim/y_8
    ----------------------------------------
    Total                      6.978ns (1.572ns logic, 5.406ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.996ns (Levels of Logic = 3)
  Source:            up_btn (PAD)
  Destination:       frog_anim/left_inProg (FF)
  Destination Clock: CLK rising

  Data Path: up_btn to frog_anim/left_inProg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  up_btn_IBUF (up_btn_IBUF)
     INV:I->O              1   0.206   0.684  frog_anim/up1_INV_0 (frog_anim/up)
     LUT5:I3->O            1   0.203   0.000  frog_anim/left_inProg_rstpot (frog_anim/left_inProg_rstpot)
     FD:D                      0.102          frog_anim/left_inProg
    ----------------------------------------
    Total                      2.996ns (1.733ns logic, 1.263ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 11792 / 10
-------------------------------------------------------------------------
Offset:              10.032ns (Levels of Logic = 9)
  Source:            sq_2b_anim/x_6 (FF)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      CLK rising

  Data Path: sq_2b_anim/x_6 to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.369  sq_2b_anim/x_6 (sq_2b_anim/x_6)
     LUT6:I0->O            3   0.203   0.651  sq_2b_anim/Madd_o_x2_xor<8>111 (sq_2b_anim/Madd_o_x2_xor<8>11)
     LUT2:I1->O            4   0.205   1.028  sq_2b_anim/Madd_o_x2_xor<8>11 (sq_2b_x2<8>)
     LUT5:I0->O            1   0.203   0.000  Mcompar_GND_1_o_sq_2b_x2[11]_LessThan_32_o_lut<4> (Mcompar_GND_1_o_sq_2b_x2[11]_LessThan_32_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_1_o_sq_2b_x2[11]_LessThan_32_o_cy<4> (Mcompar_GND_1_o_sq_2b_x2[11]_LessThan_32_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_GND_1_o_sq_2b_x2[11]_LessThan_32_o_cy<5> (Mcompar_GND_1_o_sq_2b_x2[11]_LessThan_32_o_cy<5>)
     LUT3:I2->O            1   0.205   0.580  VGA_R<1>1 (VGA_R<1>)
     LUT6:I5->O            1   0.205   0.580  VGA_R<1>4_SW0 (N71)
     LUT5:I4->O            2   0.205   0.616  VGA_R<1>4 (VGA_R_0_OBUF)
     OBUF:I->O                 2.571          VGA_R_1_OBUF (VGA_R<1>3)
    ----------------------------------------
    Total                     10.032ns (4.629ns logic, 5.403ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.978|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 22.90 secs
 
--> 


Total memory usage is 397752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  264 (   0 filtered)
Number of infos    :   23 (   0 filtered)

