INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ipshared/8e88/src/JK_f_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_f_f
WARNING: [VRFC 10-2379] empty port in module declaration [D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ipshared/8e88/src/JK_f_f.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_0_0/sim/design_1_JK_f_f_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_1_0/sim/design_1_JK_f_f_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_2_0/sim/design_1_JK_f_f_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_3_0/sim/design_1_JK_f_f_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ipshared/7f50/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_AND_0_0/sim/design_1_AND_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_AND_1_0/sim/design_1_AND_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_AND_2_0/sim/design_1_AND_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_AND_3_0/sim/design_1_AND_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_AND_4_0/sim/design_1_AND_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
