../../../../lab1-verilog/build/dc-syn/constraints.tcl