open_project kernel_2mm_1643577861_17626
set_top kernel_2mm
add_files ../ML_in.c
open_solution "solution1"
set_part { xc7k70tfbv676-1 }
create_clock -period 10 -name default
source ML_directive_1643577861_17626

csynth_design

exit