

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s'
================================================================
* Date:           Mon May 20 13:45:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  5.390 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  2.650 us|  2.650 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      104|      104|         2|          1|          1|   104|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      827|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|      256|      128|     -|
|Multiplexer          |        -|      -|        -|      104|     -|
|Register             |        -|      -|      221|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      477|     1059|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                Memory                               |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_void_pfYi  |        0|  64|  32|    0|    13|   10|     1|          130|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_void_pfYi  |        0|  64|  32|    0|    13|   10|     1|          130|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_void_pfYi  |        0|  64|  32|    0|    13|   10|     1|          130|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_U    |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_void_pfYi  |        0|  64|  32|    0|    13|   10|     1|          130|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                |                                                                                  |        0| 256| 128|    0|    52|   40|     4|          520|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_145_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln76_fu_203_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_257_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_293_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_229_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_2_fu_197_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_191_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_172                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_180                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_239                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op120_write_state2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_139_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln55_4_fu_169_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_5_fu_179_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_6_fu_185_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_fu_155_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln65_21_fu_491_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_22_fu_511_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_23_fu_531_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_24_fu_551_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_25_fu_571_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_26_fu_591_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_27_fu_611_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_28_fu_631_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_29_fu_651_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_30_fu_671_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_31_fu_691_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_fu_471_p2               |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln76_fu_209_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln80_fu_263_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln86_fu_279_p2               |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln65_21_fu_503_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_22_fu_523_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_23_fu_543_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_24_fu_563_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_25_fu_583_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_26_fu_603_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_27_fu_623_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_28_fu_643_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_29_fu_663_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_30_fu_683_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_31_fu_703_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_fu_483_p3             |    select|   0|  0|  10|           1|          10|
    |select_ln86_fu_285_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_221_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_21_fu_497_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_22_fu_517_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_23_fu_537_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_24_fu_557_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_25_fu_577_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_26_fu_597_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_27_fu_617_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_28_fu_637_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_29_fu_657_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_30_fu_677_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_31_fu_697_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_477_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 827|         521|         364|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_124_p4   |  14|          3|   32|         96|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |indvar_flatten_fu_104                 |   9|          2|    7|         14|
    |layer4_out_blk_n                      |   9|          2|    1|          2|
    |layer5_out_blk_n                      |   9|          2|    1|          2|
    |pX_1                                  |   9|          2|   32|         64|
    |pY_1                                  |   9|          2|   32|         64|
    |real_start                            |   9|          2|    1|          2|
    |sX_1                                  |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 104|         23|  147|        326|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_2_reg_749                                                                    |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |   1|   0|    1|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |icmp_ln55_reg_745                                                                     |   1|   0|    1|          0|
    |indvar_flatten_fu_104                                                                 |   7|   0|    7|          0|
    |pX_1                                                                                  |  32|   0|   32|          0|
    |pY_1                                                                                  |  32|   0|   32|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14  |  10|   0|   10|          0|
    |sX_1                                                                                  |  32|   0|   32|          0|
    |sY_1                                                                                  |  32|   0|   32|          0|
    |start_once_reg                                                                        |   1|   0|    1|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3           |  10|   0|   10|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4           |  10|   0|   10|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5           |  10|   0|   10|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6           |  10|   0|   10|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 221|   0|  221|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>|  return value|
|layer4_out_dout            |   in|   40|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_empty_n         |   in|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_read            |  out|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer5_out_din             |  out|   64|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    6|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    6|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                                layer5_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

