[
  {
   "pins": [
      [
        "1",
        "2",
        "3",
        "4"
      ], [
        "1",
        "2",
        "3",
        "4"
      ]
   ]
  },
  {
   "pins": [
      [
        "1",
        "2",
        "3",
        "4"
      ], [
        "1",
        "2",
        "3",
        "4"
      ]
   ]
  },
  {
   "pins": [
      [
        "VPWR",
        "VGND"
      ], [
        "VPWR",
        "VGND"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__dfrtp_1",
      "sky130_fd_sc_hd__dfrtp_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__nfet_01v8", 14],
         ["sky130_fd_pr__pfet_01v8_hvt", 14 ]
       ], [
         ["sky130_fd_pr__nfet_01v8", 14 ],
         ["sky130_fd_pr__pfet_01v8_hvt", 14 ]
       ]
   ],
   "nets": [
    21,
    21
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPWR",
        "RESET_B",
        "VPB",
        "VNB",
        "VGND",
        "D",
        "Q",
        "CLK"
      ], [
        "VPWR",
        "RESET_B",
        "VPB",
        "VNB",
        "VGND",
        "D",
        "Q",
        "CLK"
      ]
   ]
  },
  {
   "pins": [
      [
        "VGND",
        "VPWR",
        "VPB",
        "VNB"
      ], [
        "VGND",
        "VPWR",
        "VPB",
        "VNB"
      ]
   ]
  },
  {
   "name": [
      "sky130_ef_sc_hd__decap_12",
      "sky130_ef_sc_hd__decap_12"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 1],
         ["sky130_fd_pr__nfet_01v8", 1 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 1 ],
         ["sky130_fd_pr__nfet_01v8", 1 ]
       ]
   ],
   "nets": [
    4,
    4
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPB",
        "VNB",
        "VPWR",
        "VGND"
      ], [
        "VPB",
        "VNB",
        "VPWR",
        "VGND"
      ]
   ]
  },
  {
   "pins": [
      [
        "VPWR",
        "VGND",
        "VPB",
        "VNB"
      ], [
        "VPWR",
        "VGND",
        "VPB",
        "VNB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__decap_4",
      "sky130_fd_sc_hd__decap_4"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 1],
         ["sky130_fd_pr__nfet_01v8", 1 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 1 ],
         ["sky130_fd_pr__nfet_01v8", 1 ]
       ]
   ],
   "nets": [
    4,
    4
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPB",
        "VNB",
        "VPWR",
        "VGND"
      ], [
        "VPB",
        "VNB",
        "VPWR",
        "VGND"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__mux2_1",
      "sky130_fd_sc_hd__mux2_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 6],
         ["sky130_fd_pr__nfet_01v8", 6 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 6 ],
         ["sky130_fd_pr__nfet_01v8", 6 ]
       ]
   ],
   "nets": [
    14,
    14
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPB",
        "VNB",
        "A0",
        "A1",
        "X",
        "VPWR",
        "S",
        "VGND"
      ], [
        "VPB",
        "VNB",
        "A0",
        "A1",
        "X",
        "VPWR",
        "S",
        "VGND"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__decap_3",
      "sky130_fd_sc_hd__decap_3"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 1],
         ["sky130_fd_pr__nfet_01v8", 1 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 1 ],
         ["sky130_fd_pr__nfet_01v8", 1 ]
       ]
   ],
   "nets": [
    4,
    4
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPB",
        "VNB",
        "VPWR",
        "VGND"
      ], [
        "VPB",
        "VNB",
        "VPWR",
        "VGND"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__diode_2",
      "sky130_fd_sc_hd__diode_2"
   ],
   "devices": [
       [
         ["sky130_fd_pr__diode_pw2nd_05v5", 1 ]
       ], [
         ["sky130_fd_pr__diode_pw2nd_05v5", 1 ]
       ]
   ],
   "nets": [
    2,
    2
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VNB",
        "DIODE",
        "VGND",
        "VPWR",
        "VPB"
      ], [
        "VNB",
        "DIODE",
        "VGND",
        "VPWR",
        "VPB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__clkbuf_1",
      "sky130_fd_sc_hd__clkbuf_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 2],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ]
   ],
   "nets": [
    7,
    7
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VGND",
        "A",
        "VNB",
        "X",
        "VPWR",
        "VPB"
      ], [
        "VGND",
        "A",
        "VNB",
        "X",
        "VPWR",
        "VPB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__clkdlybuf4s25_1",
      "sky130_fd_sc_hd__clkdlybuf4s25_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 4],
         ["sky130_fd_pr__nfet_01v8", 4 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 4 ],
         ["sky130_fd_pr__nfet_01v8", 4 ]
       ]
   ],
   "nets": [
    9,
    9
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "X",
        "A",
        "VPWR",
        "VPB",
        "VGND",
        "VNB"
      ], [
        "X",
        "A",
        "VPWR",
        "VPB",
        "VGND",
        "VNB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__clkbuf_16",
      "sky130_fd_sc_hd__clkbuf_16"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 2],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ]
   ],
   "nets": [
    7,
    7
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPWR",
        "X",
        "VPB",
        "VGND",
        "VNB",
        "A"
      ], [
        "VPWR",
        "X",
        "VPB",
        "VGND",
        "VNB",
        "A"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__clkdlybuf4s50_1",
      "sky130_fd_sc_hd__clkdlybuf4s50_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 4],
         ["sky130_fd_pr__nfet_01v8", 4 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 4 ],
         ["sky130_fd_pr__nfet_01v8", 4 ]
       ]
   ],
   "nets": [
    9,
    9
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "A",
        "X",
        "VGND",
        "VNB",
        "VPWR",
        "VPB"
      ], [
        "A",
        "X",
        "VGND",
        "VNB",
        "VPWR",
        "VPB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__clkbuf_2",
      "sky130_fd_sc_hd__clkbuf_2"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 2],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ]
   ],
   "nets": [
    7,
    7
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "A",
        "VPWR",
        "VPB",
        "VGND",
        "VNB",
        "X"
      ], [
        "A",
        "VPWR",
        "VPB",
        "VGND",
        "VNB",
        "X"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__decap_6",
      "sky130_fd_sc_hd__decap_6"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 1],
         ["sky130_fd_pr__nfet_01v8", 1 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 1 ],
         ["sky130_fd_pr__nfet_01v8", 1 ]
       ]
   ],
   "nets": [
    4,
    4
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPB",
        "VNB",
        "VPWR",
        "VGND"
      ], [
        "VPB",
        "VNB",
        "VPWR",
        "VGND"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__conb_1",
      "sky130_fd_sc_hd__conb_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__res_generic_po", 2 ]
       ], [
         ["sky130_fd_pr__res_generic_po", 2 ]
       ]
   ],
   "nets": [
    4,
    4
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VGND",
        "LO",
        "HI",
        "VPWR",
        "VPB",
        "VNB"
      ], [
        "VGND",
        "LO",
        "HI",
        "VPWR",
        "VPB",
        "VNB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__dlymetal6s2s_1",
      "sky130_fd_sc_hd__dlymetal6s2s_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 6],
         ["sky130_fd_pr__nfet_01v8", 6 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 6 ],
         ["sky130_fd_pr__nfet_01v8", 6 ]
       ]
   ],
   "nets": [
    11,
    11
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "A",
        "VPWR",
        "VPB",
        "VGND",
        "VNB",
        "X"
      ], [
        "A",
        "VPWR",
        "VPB",
        "VGND",
        "VNB",
        "X"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__buf_12",
      "sky130_fd_sc_hd__buf_12"
   ],
   "devices": [
       [
         ["sky130_fd_pr__nfet_01v8", 2],
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ]
       ], [
         ["sky130_fd_pr__nfet_01v8", 2 ],
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ]
       ]
   ],
   "nets": [
    7,
    7
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "X",
        "VPWR",
        "VPB",
        "VGND",
        "VNB",
        "A"
      ], [
        "X",
        "VPWR",
        "VPB",
        "VGND",
        "VNB",
        "A"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__decap_8",
      "sky130_fd_sc_hd__decap_8"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 1],
         ["sky130_fd_pr__nfet_01v8", 1 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 1 ],
         ["sky130_fd_pr__nfet_01v8", 1 ]
       ]
   ],
   "nets": [
    4,
    4
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPB",
        "VNB",
        "VPWR",
        "VGND"
      ], [
        "VPB",
        "VNB",
        "VPWR",
        "VGND"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__buf_4",
      "sky130_fd_sc_hd__buf_4"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 2],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ]
   ],
   "nets": [
    7,
    7
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "X",
        "VGND",
        "VNB",
        "VPWR",
        "VPB",
        "A"
      ], [
        "X",
        "VGND",
        "VNB",
        "VPWR",
        "VPB",
        "A"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__or2_1",
      "sky130_fd_sc_hd__or2_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__nfet_01v8", 3],
         ["sky130_fd_pr__pfet_01v8_hvt", 3 ]
       ], [
         ["sky130_fd_pr__nfet_01v8", 3 ],
         ["sky130_fd_pr__pfet_01v8_hvt", 3 ]
       ]
   ],
   "nets": [
    9,
    9
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "A",
        "VPWR",
        "X",
        "B",
        "VPB",
        "VGND",
        "VNB"
      ], [
        "A",
        "VPWR",
        "X",
        "B",
        "VPB",
        "VGND",
        "VNB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__dfrtp_2",
      "sky130_fd_sc_hd__dfrtp_2"
   ],
   "devices": [
       [
         ["sky130_fd_pr__nfet_01v8", 14],
         ["sky130_fd_pr__pfet_01v8_hvt", 14 ]
       ], [
         ["sky130_fd_pr__nfet_01v8", 14 ],
         ["sky130_fd_pr__pfet_01v8_hvt", 14 ]
       ]
   ],
   "nets": [
    21,
    21
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "RESET_B",
        "VPWR",
        "VPB",
        "VNB",
        "VGND",
        "Q",
        "D",
        "CLK"
      ], [
        "RESET_B",
        "VPWR",
        "VPB",
        "VNB",
        "VGND",
        "Q",
        "D",
        "CLK"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__ebufn_8",
      "sky130_fd_sc_hd__ebufn_8"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 4],
         ["sky130_fd_pr__nfet_01v8", 4 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 4 ],
         ["sky130_fd_pr__nfet_01v8", 4 ]
       ]
   ],
   "nets": [
    11,
    11
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPB",
        "VNB",
        "Z",
        "A",
        "VPWR",
        "TE_B",
        "VGND"
      ], [
        "VPB",
        "VNB",
        "Z",
        "A",
        "VPWR",
        "TE_B",
        "VGND"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__sdfrtp_1",
      "sky130_fd_sc_hd__sdfrtp_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 18],
         ["sky130_fd_pr__nfet_01v8", 18 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 18 ],
         ["sky130_fd_pr__nfet_01v8", 18 ]
       ]
   ],
   "nets": [
    28,
    28
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VGND",
        "RESET_B",
        "SCE",
        "D",
        "Q",
        "SCD",
        "CLK",
        "VNB",
        "VPB",
        "VPWR"
      ], [
        "VGND",
        "RESET_B",
        "SCE",
        "D",
        "Q",
        "SCD",
        "CLK",
        "VNB",
        "VPB",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__dfrtp_4",
      "sky130_fd_sc_hd__dfrtp_4"
   ],
   "devices": [
       [
         ["sky130_fd_pr__nfet_01v8", 14],
         ["sky130_fd_pr__pfet_01v8_hvt", 14 ]
       ], [
         ["sky130_fd_pr__nfet_01v8", 14 ],
         ["sky130_fd_pr__pfet_01v8_hvt", 14 ]
       ]
   ],
   "nets": [
    21,
    21
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPWR",
        "RESET_B",
        "VPB",
        "VNB",
        "VGND",
        "D",
        "Q",
        "CLK"
      ], [
        "VPWR",
        "RESET_B",
        "VPB",
        "VNB",
        "VGND",
        "D",
        "Q",
        "CLK"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__mux2_8",
      "sky130_fd_sc_hd__mux2_8"
   ],
   "devices": [
       [
         ["sky130_fd_pr__nfet_01v8", 6],
         ["sky130_fd_pr__pfet_01v8_hvt", 6 ]
       ], [
         ["sky130_fd_pr__nfet_01v8", 6 ],
         ["sky130_fd_pr__pfet_01v8_hvt", 6 ]
       ]
   ],
   "nets": [
    14,
    14
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "X",
        "A0",
        "A1",
        "VNB",
        "VPB",
        "VGND",
        "S",
        "VPWR"
      ], [
        "X",
        "A0",
        "A1",
        "VNB",
        "VPB",
        "VGND",
        "S",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__buf_2",
      "sky130_fd_sc_hd__buf_2"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 2],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ]
   ],
   "nets": [
    7,
    7
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "X",
        "VGND",
        "VNB",
        "A",
        "VPWR",
        "VPB"
      ], [
        "X",
        "VGND",
        "VNB",
        "A",
        "VPWR",
        "VPB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__mux2_4",
      "sky130_fd_sc_hd__mux2_4"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 6],
         ["sky130_fd_pr__nfet_01v8", 6 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 6 ],
         ["sky130_fd_pr__nfet_01v8", 6 ]
       ]
   ],
   "nets": [
    14,
    14
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VGND",
        "VPWR",
        "S",
        "VNB",
        "VPB",
        "X",
        "A0",
        "A1"
      ], [
        "VGND",
        "VPWR",
        "S",
        "VNB",
        "VPB",
        "X",
        "A0",
        "A1"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__clkbuf_4",
      "sky130_fd_sc_hd__clkbuf_4"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 2],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ]
   ],
   "nets": [
    7,
    7
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VPWR",
        "X",
        "VPB",
        "A",
        "VGND",
        "VNB"
      ], [
        "VPWR",
        "X",
        "VPB",
        "A",
        "VGND",
        "VNB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__or2b_2",
      "sky130_fd_sc_hd__or2b_2"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 4],
         ["sky130_fd_pr__nfet_01v8", 4 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 4 ],
         ["sky130_fd_pr__nfet_01v8", 4 ]
       ]
   ],
   "nets": [
    10,
    10
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VGND",
        "VNB",
        "VPB",
        "X",
        "A",
        "B_N",
        "VPWR"
      ], [
        "VGND",
        "VNB",
        "VPB",
        "X",
        "A",
        "B_N",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__clkbuf_8",
      "sky130_fd_sc_hd__clkbuf_8"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 2],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ]
   ],
   "nets": [
    7,
    7
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "X",
        "VGND",
        "VNB",
        "A",
        "VPWR",
        "VPB"
      ], [
        "X",
        "VGND",
        "VNB",
        "A",
        "VPWR",
        "VPB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__buf_6",
      "sky130_fd_sc_hd__buf_6"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 2],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ],
         ["sky130_fd_pr__nfet_01v8", 2 ]
       ]
   ],
   "nets": [
    7,
    7
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VGND",
        "X",
        "VNB",
        "A",
        "VPWR",
        "VPB"
      ], [
        "VGND",
        "X",
        "VNB",
        "A",
        "VPWR",
        "VPB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__inv_1",
      "sky130_fd_sc_hd__inv_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__nfet_01v8", 1],
         ["sky130_fd_pr__pfet_01v8_hvt", 1 ]
       ], [
         ["sky130_fd_pr__nfet_01v8", 1 ],
         ["sky130_fd_pr__pfet_01v8_hvt", 1 ]
       ]
   ],
   "nets": [
    6,
    6
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VGND",
        "VNB",
        "VPWR",
        "VPB",
        "A",
        "Y"
      ], [
        "VGND",
        "VNB",
        "VPWR",
        "VPB",
        "A",
        "Y"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__sdfrtp_2",
      "sky130_fd_sc_hd__sdfrtp_2"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 18],
         ["sky130_fd_pr__nfet_01v8", 18 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 18 ],
         ["sky130_fd_pr__nfet_01v8", 18 ]
       ]
   ],
   "nets": [
    28,
    28
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VGND",
        "RESET_B",
        "SCE",
        "Q",
        "D",
        "SCD",
        "CLK",
        "VNB",
        "VPB",
        "VPWR"
      ], [
        "VGND",
        "RESET_B",
        "SCE",
        "Q",
        "D",
        "SCD",
        "CLK",
        "VNB",
        "VPB",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__dlygate4sd3_1",
      "sky130_fd_sc_hd__dlygate4sd3_1"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 4],
         ["sky130_fd_pr__nfet_01v8", 4 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 4 ],
         ["sky130_fd_pr__nfet_01v8", 4 ]
       ]
   ],
   "nets": [
    9,
    9
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "A",
        "X",
        "VGND",
        "VNB",
        "VPWR",
        "VPB"
      ], [
        "A",
        "X",
        "VGND",
        "VNB",
        "VPWR",
        "VPB"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__mux2_2",
      "sky130_fd_sc_hd__mux2_2"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 6],
         ["sky130_fd_pr__nfet_01v8", 6 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 6 ],
         ["sky130_fd_pr__nfet_01v8", 6 ]
       ]
   ],
   "nets": [
    14,
    14
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VNB",
        "VPB",
        "A1",
        "A0",
        "X",
        "VGND",
        "VPWR",
        "S"
      ], [
        "VNB",
        "VPB",
        "A1",
        "A0",
        "X",
        "VGND",
        "VPWR",
        "S"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__buf_8",
      "sky130_fd_sc_hd__buf_8"
   ],
   "devices": [
       [
         ["sky130_fd_pr__nfet_01v8", 2],
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ]
       ], [
         ["sky130_fd_pr__nfet_01v8", 2 ],
         ["sky130_fd_pr__pfet_01v8_hvt", 2 ]
       ]
   ],
   "nets": [
    7,
    7
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "X",
        "VGND",
        "VNB",
        "VPWR",
        "VPB",
        "A"
      ], [
        "X",
        "VGND",
        "VNB",
        "VPWR",
        "VPB",
        "A"
      ]
   ]
  },
  {
   "name": [
      "sky130_fd_sc_hd__sdfrtp_4",
      "sky130_fd_sc_hd__sdfrtp_4"
   ],
   "devices": [
       [
         ["sky130_fd_pr__pfet_01v8_hvt", 18],
         ["sky130_fd_pr__nfet_01v8", 18 ]
       ], [
         ["sky130_fd_pr__pfet_01v8_hvt", 18 ],
         ["sky130_fd_pr__nfet_01v8", 18 ]
       ]
   ],
   "nets": [
    28,
    28
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "VGND",
        "RESET_B",
        "SCE",
        "Q",
        "D",
        "SCD",
        "CLK",
        "VNB",
        "VPB",
        "VPWR"
      ], [
        "VGND",
        "RESET_B",
        "SCE",
        "Q",
        "D",
        "SCD",
        "CLK",
        "VNB",
        "VPB",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "right_tile",
      "right_tile"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_fd_sc_hd__dfrtp_1", 421],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_fd_sc_hd__mux2_1", 874],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_fd_sc_hd__diode_2", 366],
         ["sky130_fd_sc_hd__clkbuf_1", 162],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 486],
         ["sky130_fd_sc_hd__clkbuf_16", 61],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 91],
         ["sky130_fd_sc_hd__clkbuf_2", 124],
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_fd_sc_hd__conb_1", 133],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 12],
         ["sky130_fd_sc_hd__buf_12", 116],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__buf_4", 33],
         ["sky130_fd_sc_hd__or2_1", 8],
         ["sky130_fd_sc_hd__dfrtp_2", 58],
         ["sky130_fd_sc_hd__ebufn_8", 8],
         ["sky130_fd_sc_hd__sdfrtp_1", 15],
         ["sky130_fd_sc_hd__dfrtp_4", 43],
         ["sky130_fd_sc_hd__mux2_8", 3],
         ["sky130_fd_sc_hd__buf_2", 30],
         ["sky130_fd_sc_hd__mux2_4", 13],
         ["sky130_fd_sc_hd__clkbuf_4", 45],
         ["sky130_fd_sc_hd__or2b_2", 4],
         ["sky130_fd_sc_hd__clkbuf_8", 15],
         ["sky130_fd_sc_hd__buf_6", 14],
         ["sky130_fd_sc_hd__inv_1", 4],
         ["sky130_fd_sc_hd__sdfrtp_2", 1 ]
       ], [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_fd_sc_hd__dfrtp_1", 421 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_fd_sc_hd__mux2_1", 874 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_fd_sc_hd__diode_2", 366 ],
         ["sky130_fd_sc_hd__clkbuf_1", 162 ],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 486 ],
         ["sky130_fd_sc_hd__clkbuf_16", 61 ],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 91 ],
         ["sky130_fd_sc_hd__clkbuf_2", 124 ],
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_fd_sc_hd__conb_1", 133 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 12 ],
         ["sky130_fd_sc_hd__buf_12", 116 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__buf_4", 33 ],
         ["sky130_fd_sc_hd__or2_1", 8 ],
         ["sky130_fd_sc_hd__dfrtp_2", 58 ],
         ["sky130_fd_sc_hd__ebufn_8", 8 ],
         ["sky130_fd_sc_hd__sdfrtp_1", 15 ],
         ["sky130_fd_sc_hd__dfrtp_4", 43 ],
         ["sky130_fd_sc_hd__mux2_8", 3 ],
         ["sky130_fd_sc_hd__buf_2", 30 ],
         ["sky130_fd_sc_hd__mux2_4", 13 ],
         ["sky130_fd_sc_hd__clkbuf_4", 45 ],
         ["sky130_fd_sc_hd__or2b_2", 4 ],
         ["sky130_fd_sc_hd__clkbuf_8", 15 ],
         ["sky130_fd_sc_hd__buf_6", 14 ],
         ["sky130_fd_sc_hd__inv_1", 4 ],
         ["sky130_fd_sc_hd__sdfrtp_2", 1 ]
       ]
   ],
   "nets": [
    3027,
    3027
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[0]",
        "ccff_tail_1",
        "ccff_tail",
        "bottom_width_0_height_0_subtile_0__pin_reg_out_0_",
        "chanx_left_out[10]",
        "chanx_left_out[0]",
        "ccff_tail_0",
        "chany_bottom_out[24]",
        "right_width_0_height_0_subtile_0__pin_O_9_",
        "right_width_0_height_0_subtile_0__pin_O_8_",
        "right_width_0_height_0_subtile_0__pin_O_15_",
        "right_width_0_height_0_subtile_0__pin_O_14_",
        "right_width_0_height_0_subtile_0__pin_O_13_",
        "right_width_0_height_0_subtile_0__pin_O_12_",
        "right_width_0_height_0_subtile_0__pin_O_10_",
        "right_width_0_height_0_subtile_0__pin_O_11_",
        "bottom_width_0_height_0_subtile_0__pin_cout_0_",
        "chanx_left_out[1]",
        "chanx_left_out[7]",
        "chanx_left_out[9]",
        "chany_top_out_0[29]",
        "chanx_left_out[12]",
        "chanx_left_out[11]",
        "chany_bottom_out[25]",
        "chany_top_out_0[25]",
        "chanx_left_out[16]",
        "chanx_left_out[19]",
        "chanx_left_out[18]",
        "chanx_left_out[22]",
        "chanx_left_out[8]",
        "chanx_left_out[2]",
        "chanx_left_out[26]",
        "chany_bottom_out[21]",
        "chanx_left_out[23]",
        "chanx_left_out[3]",
        "chany_bottom_out[11]",
        "chany_bottom_out[3]",
        "chany_bottom_out[26]",
        "chany_bottom_out[28]",
        "chany_bottom_out[29]",
        "chany_bottom_out[5]",
        "chany_top_out_0[22]",
        "chanx_left_out[6]",
        "chany_top_out_0[11]",
        "chany_top_out_0[24]",
        "chany_top_out_0[26]",
        "chany_top_out_0[28]",
        "chany_top_out_0[27]",
        "gfpga_pad_io_soc_dir[1]",
        "chanx_left_out[13]",
        "chanx_left_out[17]",
        "chanx_left_out[15]",
        "chanx_left_out[20]",
        "chany_bottom_out[15]",
        "gfpga_pad_io_soc_dir[0]",
        "chanx_left_out[24]",
        "chanx_left_out[27]",
        "chanx_left_out[28]",
        "chanx_left_out[25]",
        "chany_bottom_out[10]",
        "chany_bottom_out[13]",
        "chany_bottom_out[14]",
        "chany_bottom_out[16]",
        "chany_bottom_out[1]",
        "chany_bottom_out[23]",
        "chany_top_out_0[12]",
        "chany_top_out_0[13]",
        "chany_top_out_0[14]",
        "chany_top_out_0[9]",
        "chany_top_out_0[15]",
        "chany_top_out_0[19]",
        "chany_top_out_0[23]",
        "chany_top_out_0[7]",
        "chanx_left_out[29]",
        "chany_bottom_out[17]",
        "chany_bottom_out[27]",
        "chany_bottom_out[9]",
        "chany_top_out_0[0]",
        "chany_top_out_0[10]",
        "chany_top_out_0[16]",
        "chany_top_out_0[18]",
        "chany_top_out_0[20]",
        "chany_top_out_0[6]",
        "chany_top_out_0[8]",
        "chanx_left_out[21]",
        "chany_bottom_out[0]",
        "chany_bottom_out[2]",
        "chany_bottom_out[6]",
        "chany_top_out_0[1]",
        "chany_top_out_0[5]",
        "chany_top_out_0[3]",
        "chanx_left_out[5]",
        "chany_bottom_out[12]",
        "chany_bottom_out[18]",
        "chany_bottom_out[19]",
        "chany_bottom_out[20]",
        "chany_bottom_out[22]",
        "chany_bottom_out[4]",
        "chany_bottom_out[7]",
        "chany_bottom_out[8]",
        "chany_top_out_0[17]",
        "chany_top_out_0[21]",
        "chany_top_out_0[2]",
        "chany_top_out_0[4]",
        "chanx_left_out[4]",
        "gfpga_pad_io_soc_dir[2]",
        "gfpga_pad_io_soc_dir[3]",
        "chanx_left_out[14]",
        "sc_out",
        "top_width_0_height_0_subtile_0__pin_O_5_",
        "top_width_0_height_0_subtile_0__pin_O_6_",
        "top_width_0_height_0_subtile_0__pin_O_4_",
        "top_width_0_height_0_subtile_0__pin_O_3_",
        "top_width_0_height_0_subtile_0__pin_O_2_",
        "top_width_0_height_0_subtile_0__pin_O_1_",
        "top_width_0_height_0_subtile_0__pin_O_0_",
        "top_width_0_height_0_subtile_0__pin_O_7_",
        "left_width_0_height_0_subtile_3__pin_inpad_0_",
        "left_width_0_height_0_subtile_0__pin_inpad_0_",
        "left_width_0_height_0_subtile_1__pin_inpad_0_",
        "left_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_",
        "clk0",
        "prog_clk",
        "chany_top_in_0[2]",
        "reset",
        "chany_bottom_in[5]",
        "chanx_left_in[23]",
        "chanx_left_in[24]",
        "chany_bottom_in[24]",
        "chanx_left_in[13]",
        "top_width_0_height_0_subtile_0__pin_cin_0_",
        "chanx_left_in[14]",
        "chany_bottom_in[1]",
        "chany_bottom_in[0]",
        "chany_bottom_in[12]",
        "top_width_0_height_0_subtile_0__pin_reg_in_0_",
        "ccff_head_1",
        "ccff_head_2",
        "test_enable",
        "sc_in",
        "chany_bottom_in[3]",
        "chanx_left_in[10]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_11_",
        "chanx_left_in[15]",
        "chanx_left_in[28]",
        "chanx_left_in[25]",
        "chany_bottom_in[27]",
        "chanx_left_in[27]",
        "chany_bottom_in[28]",
        "chany_bottom_in[25]",
        "chanx_left_in[29]",
        "chanx_left_in[26]",
        "chany_bottom_in[29]",
        "chany_bottom_in[2]",
        "chanx_left_in[11]",
        "chanx_left_in[5]",
        "chany_bottom_in[13]",
        "chanx_left_in[3]",
        "chany_top_in_0[11]",
        "chanx_left_in[9]",
        "chany_bottom_in[15]",
        "chany_top_in_0[15]",
        "chany_bottom_in[10]",
        "chany_top_in_0[17]",
        "chany_top_in_0[14]",
        "chany_bottom_in[14]",
        "chany_bottom_in[21]",
        "chany_top_in_0[18]",
        "chany_bottom_in[9]",
        "chany_bottom_in[7]",
        "chany_top_in_0[10]",
        "chany_bottom_in[17]",
        "chany_bottom_in[19]",
        "chany_bottom_in[11]",
        "chany_top_in_0[22]",
        "chanx_left_in[12]",
        "chanx_left_in[2]",
        "chany_bottom_in[8]",
        "chany_bottom_in[4]",
        "chanx_left_in[4]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_15_",
        "chanx_left_in[0]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_14_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_12_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_10_",
        "chany_bottom_in[20]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_",
        "ccff_head_0_0",
        "chany_top_in_0[12]",
        "chany_top_in_0[24]",
        "chany_top_in_0[25]",
        "chany_bottom_in[26]",
        "chany_top_in_0[26]",
        "chany_top_in_0[28]",
        "chanx_left_in[6]",
        "chany_top_in_0[4]",
        "chanx_left_in[1]",
        "chany_top_in_0[5]",
        "chanx_left_in[21]",
        "chany_bottom_in[18]",
        "chanx_left_in[7]",
        "chanx_left_in[17]",
        "chany_bottom_in[23]",
        "chany_top_in_0[6]",
        "chany_top_in_0[3]",
        "chany_top_in_0[1]",
        "chany_top_in_0[7]",
        "chanx_left_in[19]",
        "chanx_left_in[20]",
        "chany_bottom_in[6]",
        "chany_top_in_0[13]",
        "chany_top_in_0[21]",
        "chany_top_in_0[23]",
        "chany_top_in_0[9]",
        "chany_top_in_0[19]",
        "chany_bottom_in[22]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "chany_top_in_0[20]",
        "chany_top_in_0[29]",
        "chany_top_in_0[0]",
        "chany_top_in_0[16]",
        "chany_top_in_0[27]",
        "chany_top_in_0[8]",
        "chanx_left_in[18]",
        "chanx_left_in[16]",
        "isol_n",
        "chany_bottom_in[16]",
        "chanx_left_in[22]",
        "chanx_left_in[8]",
        "prog_reset",
        "VGND",
        "VPWR"
      ], [
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[0]",
        "ccff_tail_1",
        "ccff_tail",
        "bottom_width_0_height_0_subtile_0__pin_reg_out_0_",
        "chanx_left_out[10]",
        "chanx_left_out[0]",
        "ccff_tail_0",
        "chany_bottom_out[24]",
        "right_width_0_height_0_subtile_0__pin_O_9_",
        "right_width_0_height_0_subtile_0__pin_O_8_",
        "right_width_0_height_0_subtile_0__pin_O_15_",
        "right_width_0_height_0_subtile_0__pin_O_14_",
        "right_width_0_height_0_subtile_0__pin_O_13_",
        "right_width_0_height_0_subtile_0__pin_O_12_",
        "right_width_0_height_0_subtile_0__pin_O_10_",
        "right_width_0_height_0_subtile_0__pin_O_11_",
        "bottom_width_0_height_0_subtile_0__pin_cout_0_",
        "chanx_left_out[1]",
        "chanx_left_out[7]",
        "chanx_left_out[9]",
        "chany_top_out_0[29]",
        "chanx_left_out[12]",
        "chanx_left_out[11]",
        "chany_bottom_out[25]",
        "chany_top_out_0[25]",
        "chanx_left_out[16]",
        "chanx_left_out[19]",
        "chanx_left_out[18]",
        "chanx_left_out[22]",
        "chanx_left_out[8]",
        "chanx_left_out[2]",
        "chanx_left_out[26]",
        "chany_bottom_out[21]",
        "chanx_left_out[23]",
        "chanx_left_out[3]",
        "chany_bottom_out[11]",
        "chany_bottom_out[3]",
        "chany_bottom_out[26]",
        "chany_bottom_out[28]",
        "chany_bottom_out[29]",
        "chany_bottom_out[5]",
        "chany_top_out_0[22]",
        "chanx_left_out[6]",
        "chany_top_out_0[11]",
        "chany_top_out_0[24]",
        "chany_top_out_0[26]",
        "chany_top_out_0[28]",
        "chany_top_out_0[27]",
        "gfpga_pad_io_soc_dir[1]",
        "chanx_left_out[13]",
        "chanx_left_out[17]",
        "chanx_left_out[15]",
        "chanx_left_out[20]",
        "chany_bottom_out[15]",
        "gfpga_pad_io_soc_dir[0]",
        "chanx_left_out[24]",
        "chanx_left_out[27]",
        "chanx_left_out[28]",
        "chanx_left_out[25]",
        "chany_bottom_out[10]",
        "chany_bottom_out[13]",
        "chany_bottom_out[14]",
        "chany_bottom_out[16]",
        "chany_bottom_out[1]",
        "chany_bottom_out[23]",
        "chany_top_out_0[12]",
        "chany_top_out_0[13]",
        "chany_top_out_0[14]",
        "chany_top_out_0[9]",
        "chany_top_out_0[15]",
        "chany_top_out_0[19]",
        "chany_top_out_0[23]",
        "chany_top_out_0[7]",
        "chanx_left_out[29]",
        "chany_bottom_out[17]",
        "chany_bottom_out[27]",
        "chany_bottom_out[9]",
        "chany_top_out_0[0]",
        "chany_top_out_0[10]",
        "chany_top_out_0[16]",
        "chany_top_out_0[18]",
        "chany_top_out_0[20]",
        "chany_top_out_0[6]",
        "chany_top_out_0[8]",
        "chanx_left_out[21]",
        "chany_bottom_out[0]",
        "chany_bottom_out[2]",
        "chany_bottom_out[6]",
        "chany_top_out_0[1]",
        "chany_top_out_0[5]",
        "chany_top_out_0[3]",
        "chanx_left_out[5]",
        "chany_bottom_out[12]",
        "chany_bottom_out[18]",
        "chany_bottom_out[19]",
        "chany_bottom_out[20]",
        "chany_bottom_out[22]",
        "chany_bottom_out[4]",
        "chany_bottom_out[7]",
        "chany_bottom_out[8]",
        "chany_top_out_0[17]",
        "chany_top_out_0[21]",
        "chany_top_out_0[2]",
        "chany_top_out_0[4]",
        "chanx_left_out[4]",
        "gfpga_pad_io_soc_dir[2]",
        "gfpga_pad_io_soc_dir[3]",
        "chanx_left_out[14]",
        "sc_out",
        "top_width_0_height_0_subtile_0__pin_O_5_",
        "top_width_0_height_0_subtile_0__pin_O_6_",
        "top_width_0_height_0_subtile_0__pin_O_4_",
        "top_width_0_height_0_subtile_0__pin_O_3_",
        "top_width_0_height_0_subtile_0__pin_O_2_",
        "top_width_0_height_0_subtile_0__pin_O_1_",
        "top_width_0_height_0_subtile_0__pin_O_0_",
        "top_width_0_height_0_subtile_0__pin_O_7_",
        "left_width_0_height_0_subtile_3__pin_inpad_0_",
        "left_width_0_height_0_subtile_0__pin_inpad_0_",
        "left_width_0_height_0_subtile_1__pin_inpad_0_",
        "left_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_",
        "clk0",
        "prog_clk",
        "chany_top_in_0[2]",
        "reset",
        "chany_bottom_in[5]",
        "chanx_left_in[23]",
        "chanx_left_in[24]",
        "chany_bottom_in[24]",
        "chanx_left_in[13]",
        "top_width_0_height_0_subtile_0__pin_cin_0_",
        "chanx_left_in[14]",
        "chany_bottom_in[1]",
        "chany_bottom_in[0]",
        "chany_bottom_in[12]",
        "top_width_0_height_0_subtile_0__pin_reg_in_0_",
        "ccff_head_1",
        "ccff_head_2",
        "test_enable",
        "sc_in",
        "chany_bottom_in[3]",
        "chanx_left_in[10]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_11_",
        "chanx_left_in[15]",
        "chanx_left_in[28]",
        "chanx_left_in[25]",
        "chany_bottom_in[27]",
        "chanx_left_in[27]",
        "chany_bottom_in[28]",
        "chany_bottom_in[25]",
        "chanx_left_in[29]",
        "chanx_left_in[26]",
        "chany_bottom_in[29]",
        "chany_bottom_in[2]",
        "chanx_left_in[11]",
        "chanx_left_in[5]",
        "chany_bottom_in[13]",
        "chanx_left_in[3]",
        "chany_top_in_0[11]",
        "chanx_left_in[9]",
        "chany_bottom_in[15]",
        "chany_top_in_0[15]",
        "chany_bottom_in[10]",
        "chany_top_in_0[17]",
        "chany_top_in_0[14]",
        "chany_bottom_in[14]",
        "chany_bottom_in[21]",
        "chany_top_in_0[18]",
        "chany_bottom_in[9]",
        "chany_bottom_in[7]",
        "chany_top_in_0[10]",
        "chany_bottom_in[17]",
        "chany_bottom_in[19]",
        "chany_bottom_in[11]",
        "chany_top_in_0[22]",
        "chanx_left_in[12]",
        "chanx_left_in[2]",
        "chany_bottom_in[8]",
        "chany_bottom_in[4]",
        "chanx_left_in[4]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_15_",
        "chanx_left_in[0]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_14_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_12_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_10_",
        "chany_bottom_in[20]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_",
        "ccff_head_0_0",
        "chany_top_in_0[12]",
        "chany_top_in_0[24]",
        "chany_top_in_0[25]",
        "chany_bottom_in[26]",
        "chany_top_in_0[26]",
        "chany_top_in_0[28]",
        "chanx_left_in[6]",
        "chany_top_in_0[4]",
        "chanx_left_in[1]",
        "chany_top_in_0[5]",
        "chanx_left_in[21]",
        "chany_bottom_in[18]",
        "chanx_left_in[7]",
        "chanx_left_in[17]",
        "chany_bottom_in[23]",
        "chany_top_in_0[6]",
        "chany_top_in_0[3]",
        "chany_top_in_0[1]",
        "chany_top_in_0[7]",
        "chanx_left_in[19]",
        "chanx_left_in[20]",
        "chany_bottom_in[6]",
        "chany_top_in_0[13]",
        "chany_top_in_0[21]",
        "chany_top_in_0[23]",
        "chany_top_in_0[9]",
        "chany_top_in_0[19]",
        "chany_bottom_in[22]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "chany_top_in_0[20]",
        "chany_top_in_0[29]",
        "chany_top_in_0[0]",
        "chany_top_in_0[16]",
        "chany_top_in_0[27]",
        "chany_top_in_0[8]",
        "chanx_left_in[18]",
        "chanx_left_in[16]",
        "isol_n",
        "chany_bottom_in[16]",
        "chanx_left_in[22]",
        "chanx_left_in[8]",
        "prog_reset",
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "tile",
      "tile"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__diode_2", 534],
         ["sky130_fd_sc_hd__mux2_1", 970],
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 445],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 94],
         ["sky130_fd_sc_hd__clkbuf_16", 75],
         ["sky130_fd_sc_hd__dfrtp_1", 389],
         ["sky130_fd_sc_hd__clkbuf_2", 133],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_fd_sc_hd__clkbuf_1", 152],
         ["sky130_fd_sc_hd__dfrtp_2", 76],
         ["sky130_fd_sc_hd__dfrtp_4", 59],
         ["sky130_fd_sc_hd__conb_1", 124],
         ["sky130_fd_sc_hd__buf_12", 141],
         ["sky130_fd_sc_hd__sdfrtp_1", 15],
         ["sky130_fd_sc_hd__clkbuf_4", 62],
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_fd_sc_hd__buf_2", 24],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 55],
         ["sky130_fd_sc_hd__buf_6", 8],
         ["sky130_fd_sc_hd__buf_4", 55],
         ["sky130_fd_sc_hd__mux2_4", 10],
         ["sky130_fd_sc_hd__clkbuf_8", 19],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 4],
         ["sky130_fd_sc_hd__or2_1", 8],
         ["sky130_fd_sc_hd__mux2_2", 8],
         ["sky130_fd_sc_hd__buf_8", 1],
         ["sky130_fd_sc_hd__sdfrtp_4", 1 ]
       ], [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__diode_2", 534 ],
         ["sky130_fd_sc_hd__mux2_1", 970 ],
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 445 ],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 94 ],
         ["sky130_fd_sc_hd__clkbuf_16", 75 ],
         ["sky130_fd_sc_hd__dfrtp_1", 389 ],
         ["sky130_fd_sc_hd__clkbuf_2", 133 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_fd_sc_hd__clkbuf_1", 152 ],
         ["sky130_fd_sc_hd__dfrtp_2", 76 ],
         ["sky130_fd_sc_hd__dfrtp_4", 59 ],
         ["sky130_fd_sc_hd__conb_1", 124 ],
         ["sky130_fd_sc_hd__buf_12", 141 ],
         ["sky130_fd_sc_hd__sdfrtp_1", 15 ],
         ["sky130_fd_sc_hd__clkbuf_4", 62 ],
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_fd_sc_hd__buf_2", 24 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 55 ],
         ["sky130_fd_sc_hd__buf_6", 8 ],
         ["sky130_fd_sc_hd__buf_4", 55 ],
         ["sky130_fd_sc_hd__mux2_4", 10 ],
         ["sky130_fd_sc_hd__clkbuf_8", 19 ],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 4 ],
         ["sky130_fd_sc_hd__or2_1", 8 ],
         ["sky130_fd_sc_hd__mux2_2", 8 ],
         ["sky130_fd_sc_hd__buf_8", 1 ],
         ["sky130_fd_sc_hd__sdfrtp_4", 1 ]
       ]
   ],
   "nets": [
    3200,
    3200
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "bottom_width_0_height_0_subtile_0__pin_reg_out_0_",
        "chany_top_out_0[11]",
        "chanx_left_out[9]",
        "chany_top_out_0[4]",
        "bottom_width_0_height_0_subtile_0__pin_cout_0_",
        "chanx_left_out[15]",
        "chanx_left_out[19]",
        "chanx_left_out[25]",
        "chanx_left_out[29]",
        "chany_bottom_out[19]",
        "chany_top_out_0[17]",
        "chany_bottom_out[7]",
        "chanx_right_out_0[25]",
        "chany_top_out_0[25]",
        "chany_top_out_0[19]",
        "chany_top_out_0[26]",
        "chany_top_out_0[28]",
        "chany_top_out_0[7]",
        "chanx_right_out_0[19]",
        "chanx_right_out_0[23]",
        "chanx_right_out_0[26]",
        "chanx_right_out_0[27]",
        "chanx_right_out_0[24]",
        "chanx_right_out_0[28]",
        "chanx_right_out_0[29]",
        "chany_top_out_0[15]",
        "chany_top_out_0[23]",
        "chany_top_out_0[24]",
        "chany_top_out_0[27]",
        "chany_top_out_0[29]",
        "chany_top_out_0[3]",
        "chanx_left_out[3]",
        "chany_bottom_out[3]",
        "chanx_left_out[6]",
        "chanx_left_out[7]",
        "chany_bottom_out[15]",
        "chany_bottom_out[6]",
        "chany_top_out_0[5]",
        "chanx_left_out[14]",
        "chanx_left_out[16]",
        "chanx_left_out[18]",
        "chanx_left_out[20]",
        "chanx_left_out[22]",
        "chanx_left_out[24]",
        "chanx_right_out_0[12]",
        "chanx_right_out_0[13]",
        "chanx_right_out_0[17]",
        "chanx_right_out_0[18]",
        "chanx_right_out_0[21]",
        "chany_bottom_out[14]",
        "chany_bottom_out[16]",
        "chany_bottom_out[18]",
        "chany_bottom_out[20]",
        "chany_bottom_out[22]",
        "chanx_left_out[28]",
        "chany_bottom_out[28]",
        "chany_top_out_0[12]",
        "chany_top_out_0[13]",
        "chany_top_out_0[21]",
        "chanx_left_out[5]",
        "chanx_right_out_0[10]",
        "chanx_right_out_0[22]",
        "chany_bottom_out[5]",
        "chany_bottom_out[9]",
        "chany_top_out_0[10]",
        "chany_top_out_0[22]",
        "chany_top_out_0[2]",
        "chany_top_out_0[8]",
        "chanx_left_out[0]",
        "chanx_left_out[10]",
        "chanx_left_out[11]",
        "chanx_left_out[12]",
        "chanx_left_out[23]",
        "chanx_left_out[2]",
        "chanx_left_out[4]",
        "chanx_left_out[8]",
        "chany_bottom_out[0]",
        "chany_bottom_out[10]",
        "chany_bottom_out[11]",
        "chany_bottom_out[12]",
        "chany_bottom_out[23]",
        "chany_bottom_out[2]",
        "chany_bottom_out[4]",
        "chany_bottom_out[8]",
        "chany_top_out_0[1]",
        "chany_top_out_0[9]",
        "chanx_left_out[13]",
        "chanx_left_out[17]",
        "chanx_left_out[1]",
        "chanx_left_out[21]",
        "chanx_left_out[26]",
        "chanx_right_out_0[14]",
        "chanx_right_out_0[16]",
        "chanx_right_out_0[20]",
        "chany_bottom_out[13]",
        "chany_bottom_out[17]",
        "chany_bottom_out[1]",
        "chany_bottom_out[21]",
        "chany_bottom_out[29]",
        "chany_top_out_0[0]",
        "chany_top_out_0[14]",
        "chany_top_out_0[16]",
        "chany_top_out_0[20]",
        "chany_top_out_0[6]",
        "ccff_tail_0",
        "ccff_tail",
        "chanx_right_out_0[1]",
        "chanx_right_out_0[9]",
        "chany_bottom_out[27]",
        "chanx_right_out_0[15]",
        "chanx_right_out_0[7]",
        "chanx_right_out_0[0]",
        "chanx_right_out_0[6]",
        "chany_bottom_out[26]",
        "chany_bottom_out[25]",
        "chanx_right_out_0[5]",
        "chanx_left_out[27]",
        "chany_bottom_out[24]",
        "chany_top_out_0[18]",
        "chanx_right_out_0[11]",
        "chanx_right_out_0[3]",
        "chanx_right_out_0[2]",
        "chanx_right_out_0[4]",
        "chanx_right_out_0[8]",
        "sc_out",
        "top_width_0_height_0_subtile_0__pin_O_7_",
        "right_width_0_height_0_subtile_0__pin_O_15_",
        "top_width_0_height_0_subtile_0__pin_O_6_",
        "right_width_0_height_0_subtile_0__pin_O_14_",
        "top_width_0_height_0_subtile_0__pin_O_5_",
        "right_width_0_height_0_subtile_0__pin_O_13_",
        "top_width_0_height_0_subtile_0__pin_O_4_",
        "right_width_0_height_0_subtile_0__pin_O_12_",
        "top_width_0_height_0_subtile_0__pin_O_3_",
        "right_width_0_height_0_subtile_0__pin_O_11_",
        "top_width_0_height_0_subtile_0__pin_O_2_",
        "right_width_0_height_0_subtile_0__pin_O_10_",
        "top_width_0_height_0_subtile_0__pin_O_1_",
        "top_width_0_height_0_subtile_0__pin_O_0_",
        "right_width_0_height_0_subtile_0__pin_O_9_",
        "right_width_0_height_0_subtile_0__pin_O_8_",
        "clk0",
        "prog_clk",
        "sc_in",
        "reset",
        "ccff_head_2",
        "chanx_left_in[3]",
        "chanx_left_in[1]",
        "chany_bottom_in[1]",
        "chany_top_in_0[14]",
        "chany_bottom_in[0]",
        "chany_bottom_in[13]",
        "test_enable",
        "top_width_0_height_0_subtile_0__pin_reg_in_0_",
        "chanx_left_in[12]",
        "chany_bottom_in[12]",
        "top_width_0_height_0_subtile_0__pin_cin_0_",
        "chanx_left_in[13]",
        "chany_bottom_in[16]",
        "chanx_right_in_0[14]",
        "ccff_head_1",
        "chany_top_in_0[26]",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_12_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_1_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_11_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_6_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_",
        "chanx_left_in[27]",
        "chanx_left_in[2]",
        "chanx_right_in_0[15]",
        "chanx_left_in[4]",
        "chanx_left_in[0]",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_3_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_5_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_10_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_7_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_15_",
        "chanx_right_in_0[16]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_14_",
        "chany_top_in_0[20]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_",
        "chanx_right_in_0[12]",
        "chanx_right_in_0[20]",
        "chany_bottom_in[3]",
        "chany_top_in_0[29]",
        "chanx_right_in_0[26]",
        "chany_bottom_in[26]",
        "chanx_left_in[26]",
        "chany_bottom_in[10]",
        "chanx_right_in_0[3]",
        "chanx_right_in_0[5]",
        "chanx_right_in_0[11]",
        "chanx_left_in[10]",
        "chanx_right_in_0[13]",
        "chany_top_in_0[3]",
        "chany_top_in_0[5]",
        "chany_bottom_in[2]",
        "chanx_left_in[6]",
        "chanx_left_in[20]",
        "chany_bottom_in[6]",
        "chany_bottom_in[20]",
        "chanx_left_in[16]",
        "prog_reset",
        "chanx_right_in_0[7]",
        "chany_top_in_0[7]",
        "chany_bottom_in[14]",
        "chany_bottom_in[19]",
        "chanx_left_in[14]",
        "chanx_right_in_0[22]",
        "chanx_left_in[17]",
        "chany_bottom_in[17]",
        "chany_bottom_in[15]",
        "chany_bottom_in[21]",
        "chanx_left_in[21]",
        "chany_bottom_in[7]",
        "chanx_left_in[7]",
        "chany_bottom_in[4]",
        "chanx_left_in[8]",
        "chany_bottom_in[8]",
        "chanx_right_in_0[6]",
        "chanx_right_in_0[10]",
        "chanx_left_in[9]",
        "chanx_left_in[11]",
        "chany_bottom_in[29]",
        "chany_bottom_in[5]",
        "chanx_left_in[5]",
        "chany_bottom_in[11]",
        "chany_top_in_0[6]",
        "chany_bottom_in[23]",
        "chanx_left_in[23]",
        "chany_bottom_in[9]",
        "chanx_left_in[29]",
        "chany_top_in_0[10]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_",
        "chanx_right_in_0[4]",
        "chanx_right_in_0[29]",
        "chany_top_in_0[12]",
        "chanx_right_in_0[27]",
        "chanx_right_in_0[0]",
        "chanx_right_in_0[8]",
        "chanx_right_in_0[25]",
        "chany_top_in_0[0]",
        "chany_top_in_0[4]",
        "chany_top_in_0[24]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_",
        "chany_top_in_0[28]",
        "chany_top_in_0[27]",
        "chanx_right_in_0[28]",
        "chany_top_in_0[16]",
        "chany_top_in_0[8]",
        "chany_top_in_0[25]",
        "chanx_right_in_0[24]",
        "chanx_right_in_0[9]",
        "chany_top_in_0[11]",
        "chany_top_in_0[13]",
        "chanx_right_in_0[1]",
        "chany_top_in_0[1]",
        "chany_top_in_0[9]",
        "chanx_left_in[19]",
        "chanx_left_in[22]",
        "chany_bottom_in[22]",
        "chanx_right_in_0[19]",
        "chanx_right_in_0[17]",
        "chany_bottom_in[18]",
        "chany_top_in_0[23]",
        "chanx_left_in[18]",
        "chany_top_in_0[21]",
        "chany_top_in_0[15]",
        "chany_top_in_0[19]",
        "chanx_right_in_0[21]",
        "chany_top_in_0[17]",
        "chanx_right_in_0[23]",
        "chanx_left_in[15]",
        "chany_bottom_in[24]",
        "chanx_left_in[25]",
        "chanx_left_in[24]",
        "chany_bottom_in[27]",
        "chany_bottom_in[25]",
        "chanx_right_in_0[18]",
        "chany_top_in_0[22]",
        "chany_top_in_0[2]",
        "chany_bottom_in[28]",
        "chanx_left_in[28]",
        "chany_top_in_0[18]",
        "chanx_right_in_0[2]",
        "VGND",
        "VPWR"
      ], [
        "bottom_width_0_height_0_subtile_0__pin_reg_out_0_",
        "chany_top_out_0[11]",
        "chanx_left_out[9]",
        "chany_top_out_0[4]",
        "bottom_width_0_height_0_subtile_0__pin_cout_0_",
        "chanx_left_out[15]",
        "chanx_left_out[19]",
        "chanx_left_out[25]",
        "chanx_left_out[29]",
        "chany_bottom_out[19]",
        "chany_top_out_0[17]",
        "chany_bottom_out[7]",
        "chanx_right_out_0[25]",
        "chany_top_out_0[25]",
        "chany_top_out_0[19]",
        "chany_top_out_0[26]",
        "chany_top_out_0[28]",
        "chany_top_out_0[7]",
        "chanx_right_out_0[19]",
        "chanx_right_out_0[23]",
        "chanx_right_out_0[26]",
        "chanx_right_out_0[27]",
        "chanx_right_out_0[24]",
        "chanx_right_out_0[28]",
        "chanx_right_out_0[29]",
        "chany_top_out_0[15]",
        "chany_top_out_0[23]",
        "chany_top_out_0[24]",
        "chany_top_out_0[27]",
        "chany_top_out_0[29]",
        "chany_top_out_0[3]",
        "chanx_left_out[3]",
        "chany_bottom_out[3]",
        "chanx_left_out[6]",
        "chanx_left_out[7]",
        "chany_bottom_out[15]",
        "chany_bottom_out[6]",
        "chany_top_out_0[5]",
        "chanx_left_out[14]",
        "chanx_left_out[16]",
        "chanx_left_out[18]",
        "chanx_left_out[20]",
        "chanx_left_out[22]",
        "chanx_left_out[24]",
        "chanx_right_out_0[12]",
        "chanx_right_out_0[13]",
        "chanx_right_out_0[17]",
        "chanx_right_out_0[18]",
        "chanx_right_out_0[21]",
        "chany_bottom_out[14]",
        "chany_bottom_out[16]",
        "chany_bottom_out[18]",
        "chany_bottom_out[20]",
        "chany_bottom_out[22]",
        "chanx_left_out[28]",
        "chany_bottom_out[28]",
        "chany_top_out_0[12]",
        "chany_top_out_0[13]",
        "chany_top_out_0[21]",
        "chanx_left_out[5]",
        "chanx_right_out_0[10]",
        "chanx_right_out_0[22]",
        "chany_bottom_out[5]",
        "chany_bottom_out[9]",
        "chany_top_out_0[10]",
        "chany_top_out_0[22]",
        "chany_top_out_0[2]",
        "chany_top_out_0[8]",
        "chanx_left_out[0]",
        "chanx_left_out[10]",
        "chanx_left_out[11]",
        "chanx_left_out[12]",
        "chanx_left_out[23]",
        "chanx_left_out[2]",
        "chanx_left_out[4]",
        "chanx_left_out[8]",
        "chany_bottom_out[0]",
        "chany_bottom_out[10]",
        "chany_bottom_out[11]",
        "chany_bottom_out[12]",
        "chany_bottom_out[23]",
        "chany_bottom_out[2]",
        "chany_bottom_out[4]",
        "chany_bottom_out[8]",
        "chany_top_out_0[1]",
        "chany_top_out_0[9]",
        "chanx_left_out[13]",
        "chanx_left_out[17]",
        "chanx_left_out[1]",
        "chanx_left_out[21]",
        "chanx_left_out[26]",
        "chanx_right_out_0[14]",
        "chanx_right_out_0[16]",
        "chanx_right_out_0[20]",
        "chany_bottom_out[13]",
        "chany_bottom_out[17]",
        "chany_bottom_out[1]",
        "chany_bottom_out[21]",
        "chany_bottom_out[29]",
        "chany_top_out_0[0]",
        "chany_top_out_0[14]",
        "chany_top_out_0[16]",
        "chany_top_out_0[20]",
        "chany_top_out_0[6]",
        "ccff_tail_0",
        "ccff_tail",
        "chanx_right_out_0[1]",
        "chanx_right_out_0[9]",
        "chany_bottom_out[27]",
        "chanx_right_out_0[15]",
        "chanx_right_out_0[7]",
        "chanx_right_out_0[0]",
        "chanx_right_out_0[6]",
        "chany_bottom_out[26]",
        "chany_bottom_out[25]",
        "chanx_right_out_0[5]",
        "chanx_left_out[27]",
        "chany_bottom_out[24]",
        "chany_top_out_0[18]",
        "chanx_right_out_0[11]",
        "chanx_right_out_0[3]",
        "chanx_right_out_0[2]",
        "chanx_right_out_0[4]",
        "chanx_right_out_0[8]",
        "sc_out",
        "top_width_0_height_0_subtile_0__pin_O_7_",
        "right_width_0_height_0_subtile_0__pin_O_15_",
        "top_width_0_height_0_subtile_0__pin_O_6_",
        "right_width_0_height_0_subtile_0__pin_O_14_",
        "top_width_0_height_0_subtile_0__pin_O_5_",
        "right_width_0_height_0_subtile_0__pin_O_13_",
        "top_width_0_height_0_subtile_0__pin_O_4_",
        "right_width_0_height_0_subtile_0__pin_O_12_",
        "top_width_0_height_0_subtile_0__pin_O_3_",
        "right_width_0_height_0_subtile_0__pin_O_11_",
        "top_width_0_height_0_subtile_0__pin_O_2_",
        "right_width_0_height_0_subtile_0__pin_O_10_",
        "top_width_0_height_0_subtile_0__pin_O_1_",
        "top_width_0_height_0_subtile_0__pin_O_0_",
        "right_width_0_height_0_subtile_0__pin_O_9_",
        "right_width_0_height_0_subtile_0__pin_O_8_",
        "clk0",
        "prog_clk",
        "sc_in",
        "reset",
        "ccff_head_2",
        "chanx_left_in[3]",
        "chanx_left_in[1]",
        "chany_bottom_in[1]",
        "chany_top_in_0[14]",
        "chany_bottom_in[0]",
        "chany_bottom_in[13]",
        "test_enable",
        "top_width_0_height_0_subtile_0__pin_reg_in_0_",
        "chanx_left_in[12]",
        "chany_bottom_in[12]",
        "top_width_0_height_0_subtile_0__pin_cin_0_",
        "chanx_left_in[13]",
        "chany_bottom_in[16]",
        "chanx_right_in_0[14]",
        "ccff_head_1",
        "chany_top_in_0[26]",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_12_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_1_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_11_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_6_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_",
        "chanx_left_in[27]",
        "chanx_left_in[2]",
        "chanx_right_in_0[15]",
        "chanx_left_in[4]",
        "chanx_left_in[0]",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_3_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_5_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_10_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_7_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_15_",
        "chanx_right_in_0[16]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_14_",
        "chany_top_in_0[20]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_",
        "chanx_right_in_0[12]",
        "chanx_right_in_0[20]",
        "chany_bottom_in[3]",
        "chany_top_in_0[29]",
        "chanx_right_in_0[26]",
        "chany_bottom_in[26]",
        "chanx_left_in[26]",
        "chany_bottom_in[10]",
        "chanx_right_in_0[3]",
        "chanx_right_in_0[5]",
        "chanx_right_in_0[11]",
        "chanx_left_in[10]",
        "chanx_right_in_0[13]",
        "chany_top_in_0[3]",
        "chany_top_in_0[5]",
        "chany_bottom_in[2]",
        "chanx_left_in[6]",
        "chanx_left_in[20]",
        "chany_bottom_in[6]",
        "chany_bottom_in[20]",
        "chanx_left_in[16]",
        "prog_reset",
        "chanx_right_in_0[7]",
        "chany_top_in_0[7]",
        "chany_bottom_in[14]",
        "chany_bottom_in[19]",
        "chanx_left_in[14]",
        "chanx_right_in_0[22]",
        "chanx_left_in[17]",
        "chany_bottom_in[17]",
        "chany_bottom_in[15]",
        "chany_bottom_in[21]",
        "chanx_left_in[21]",
        "chany_bottom_in[7]",
        "chanx_left_in[7]",
        "chany_bottom_in[4]",
        "chanx_left_in[8]",
        "chany_bottom_in[8]",
        "chanx_right_in_0[6]",
        "chanx_right_in_0[10]",
        "chanx_left_in[9]",
        "chanx_left_in[11]",
        "chany_bottom_in[29]",
        "chany_bottom_in[5]",
        "chanx_left_in[5]",
        "chany_bottom_in[11]",
        "chany_top_in_0[6]",
        "chany_bottom_in[23]",
        "chanx_left_in[23]",
        "chany_bottom_in[9]",
        "chanx_left_in[29]",
        "chany_top_in_0[10]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_",
        "chanx_right_in_0[4]",
        "chanx_right_in_0[29]",
        "chany_top_in_0[12]",
        "chanx_right_in_0[27]",
        "chanx_right_in_0[0]",
        "chanx_right_in_0[8]",
        "chanx_right_in_0[25]",
        "chany_top_in_0[0]",
        "chany_top_in_0[4]",
        "chany_top_in_0[24]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_",
        "chany_top_in_0[28]",
        "chany_top_in_0[27]",
        "chanx_right_in_0[28]",
        "chany_top_in_0[16]",
        "chany_top_in_0[8]",
        "chany_top_in_0[25]",
        "chanx_right_in_0[24]",
        "chanx_right_in_0[9]",
        "chany_top_in_0[11]",
        "chany_top_in_0[13]",
        "chanx_right_in_0[1]",
        "chany_top_in_0[1]",
        "chany_top_in_0[9]",
        "chanx_left_in[19]",
        "chanx_left_in[22]",
        "chany_bottom_in[22]",
        "chanx_right_in_0[19]",
        "chanx_right_in_0[17]",
        "chany_bottom_in[18]",
        "chany_top_in_0[23]",
        "chanx_left_in[18]",
        "chany_top_in_0[21]",
        "chany_top_in_0[15]",
        "chany_top_in_0[19]",
        "chanx_right_in_0[21]",
        "chany_top_in_0[17]",
        "chanx_right_in_0[23]",
        "chanx_left_in[15]",
        "chany_bottom_in[24]",
        "chanx_left_in[25]",
        "chanx_left_in[24]",
        "chany_bottom_in[27]",
        "chany_bottom_in[25]",
        "chanx_right_in_0[18]",
        "chany_top_in_0[22]",
        "chany_top_in_0[2]",
        "chany_bottom_in[28]",
        "chanx_left_in[28]",
        "chany_top_in_0[18]",
        "chanx_right_in_0[2]",
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "bottom_tile",
      "bottom_tile"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_fd_sc_hd__diode_2", 294],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 277],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 108],
         ["sky130_fd_sc_hd__dfrtp_1", 113],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_fd_sc_hd__ebufn_8", 8],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__mux2_1", 258],
         ["sky130_fd_sc_hd__conb_1", 52],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__dfrtp_2", 21],
         ["sky130_fd_sc_hd__clkbuf_2", 94],
         ["sky130_fd_sc_hd__dfrtp_4", 12],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_fd_sc_hd__clkbuf_1", 86],
         ["sky130_fd_sc_hd__clkbuf_8", 22],
         ["sky130_fd_sc_hd__buf_12", 96],
         ["sky130_fd_sc_hd__inv_1", 4],
         ["sky130_fd_sc_hd__buf_2", 36],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 40],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 1],
         ["sky130_fd_sc_hd__or2b_2", 4],
         ["sky130_fd_sc_hd__buf_6", 3],
         ["sky130_fd_sc_hd__clkbuf_4", 2],
         ["sky130_fd_sc_hd__clkbuf_16", 1],
         ["sky130_fd_sc_hd__buf_4", 2 ]
       ], [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_fd_sc_hd__diode_2", 294 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 277 ],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 108 ],
         ["sky130_fd_sc_hd__dfrtp_1", 113 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_fd_sc_hd__ebufn_8", 8 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__mux2_1", 258 ],
         ["sky130_fd_sc_hd__conb_1", 52 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__dfrtp_2", 21 ],
         ["sky130_fd_sc_hd__clkbuf_2", 94 ],
         ["sky130_fd_sc_hd__dfrtp_4", 12 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_fd_sc_hd__clkbuf_1", 86 ],
         ["sky130_fd_sc_hd__clkbuf_8", 22 ],
         ["sky130_fd_sc_hd__buf_12", 96 ],
         ["sky130_fd_sc_hd__inv_1", 4 ],
         ["sky130_fd_sc_hd__buf_2", 36 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 40 ],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 1 ],
         ["sky130_fd_sc_hd__or2b_2", 4 ],
         ["sky130_fd_sc_hd__buf_6", 3 ],
         ["sky130_fd_sc_hd__clkbuf_4", 2 ],
         ["sky130_fd_sc_hd__clkbuf_16", 1 ],
         ["sky130_fd_sc_hd__buf_4", 2 ]
       ]
   ],
   "nets": [
    1405,
    1405
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[0]",
        "ccff_tail_0",
        "ccff_tail",
        "chanx_left_out[22]",
        "chanx_left_out[25]",
        "chany_top_out[11]",
        "chany_top_out[29]",
        "chanx_right_out_0[25]",
        "chanx_left_out[10]",
        "chanx_left_out[16]",
        "chanx_left_out[4]",
        "chanx_left_out[0]",
        "chanx_left_out[12]",
        "chanx_left_out[13]",
        "chanx_left_out[18]",
        "chanx_left_out[1]",
        "chanx_left_out[6]",
        "chanx_right_out_0[0]",
        "chanx_right_out_0[12]",
        "chanx_right_out_0[17]",
        "chanx_right_out_0[18]",
        "chanx_right_out_0[5]",
        "chanx_right_out_0[6]",
        "chanx_left_out[15]",
        "chanx_left_out[23]",
        "chanx_left_out[26]",
        "chanx_left_out[29]",
        "gfpga_pad_io_soc_dir[0]",
        "chanx_right_out_0[26]",
        "chanx_right_out_0[27]",
        "chanx_right_out_0[28]",
        "chany_top_out[14]",
        "chany_top_out[5]",
        "chany_top_out[18]",
        "chany_top_out[8]",
        "chany_top_out[9]",
        "chany_top_out[6]",
        "chany_top_out[7]",
        "chany_top_out[26]",
        "chanx_right_out_0[11]",
        "chanx_right_out_0[15]",
        "chanx_right_out_0[23]",
        "chanx_right_out_0[24]",
        "chanx_right_out_0[19]",
        "chanx_right_out_0[29]",
        "chanx_right_out_0[3]",
        "chanx_right_out_0[7]",
        "chany_top_out[13]",
        "chany_top_out[15]",
        "chany_top_out[17]",
        "chany_top_out[19]",
        "chany_top_out[21]",
        "chany_top_out[22]",
        "chany_top_out[23]",
        "chany_top_out[28]",
        "chanx_left_out[19]",
        "chanx_left_out[7]",
        "chany_top_out[12]",
        "chany_top_out[27]",
        "chany_top_out[0]",
        "chany_top_out[4]",
        "chanx_left_out[3]",
        "chany_top_out[20]",
        "chany_top_out[24]",
        "chanx_left_out[14]",
        "chanx_left_out[17]",
        "chanx_left_out[20]",
        "chanx_left_out[21]",
        "chanx_left_out[2]",
        "chanx_left_out[5]",
        "chanx_left_out[8]",
        "chanx_left_out[9]",
        "chanx_right_out_0[10]",
        "chanx_right_out_0[13]",
        "chanx_right_out_0[14]",
        "chanx_right_out_0[16]",
        "chanx_right_out_0[1]",
        "chanx_right_out_0[20]",
        "chanx_right_out_0[21]",
        "chanx_right_out_0[22]",
        "chanx_right_out_0[2]",
        "chanx_right_out_0[4]",
        "chanx_right_out_0[8]",
        "chanx_right_out_0[9]",
        "chany_top_out[10]",
        "chany_top_out[3]",
        "chanx_left_out[27]",
        "chanx_left_out[24]",
        "chanx_left_out[28]",
        "chany_top_out[1]",
        "chany_top_out[16]",
        "chany_top_out[25]",
        "chany_top_out[2]",
        "chanx_left_out[11]",
        "gfpga_pad_io_soc_dir[3]",
        "gfpga_pad_io_soc_dir[1]",
        "gfpga_pad_io_soc_dir[2]",
        "top_width_0_height_0_subtile_0__pin_inpad_0_",
        "top_width_0_height_0_subtile_3__pin_inpad_0_",
        "top_width_0_height_0_subtile_1__pin_inpad_0_",
        "top_width_0_height_0_subtile_2__pin_inpad_0_",
        "chanx_right_in_0[29]",
        "prog_clk",
        "ccff_head_1",
        "ccff_head",
        "chanx_left_in[26]",
        "chanx_right_in_0[10]",
        "chanx_right_in_0[22]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_",
        "chanx_right_in_0[14]",
        "chanx_left_in[29]",
        "chanx_right_in_0[19]",
        "chanx_right_in_0[13]",
        "chanx_right_in_0[1]",
        "chanx_right_in_0[7]",
        "chanx_left_in[7]",
        "chanx_right_in_0[2]",
        "chany_top_in[15]",
        "chanx_left_in[6]",
        "chanx_left_in[19]",
        "chanx_left_in[13]",
        "chanx_left_in[18]",
        "chanx_left_in[1]",
        "chany_top_in[4]",
        "chany_top_in[0]",
        "chany_top_in[7]",
        "chany_top_in[2]",
        "chany_top_in[9]",
        "chanx_left_in[4]",
        "chany_top_in[6]",
        "chany_top_in[12]",
        "chany_top_in[20]",
        "chany_top_in[29]",
        "chany_top_in[5]",
        "chany_top_in[27]",
        "chany_top_in[17]",
        "chanx_left_in[16]",
        "chanx_left_in[20]",
        "chanx_left_in[8]",
        "chany_top_in[16]",
        "chany_top_in[11]",
        "chany_top_in[10]",
        "chany_top_in[8]",
        "chany_top_in[24]",
        "chany_top_in[25]",
        "chany_top_in[18]",
        "chany_top_in[13]",
        "chany_top_in[14]",
        "chany_top_in[22]",
        "chany_top_in[26]",
        "chany_top_in[19]",
        "chany_top_in[21]",
        "chany_top_in[28]",
        "chanx_left_in[28]",
        "chany_top_in[23]",
        "chanx_right_in_0[0]",
        "chanx_right_in_0[12]",
        "chanx_right_in_0[4]",
        "chanx_right_in_0[8]",
        "chanx_right_in_0[16]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "isol_n",
        "chanx_left_in[27]",
        "prog_reset",
        "chanx_left_in[25]",
        "chanx_right_in_0[24]",
        "chany_top_in[3]",
        "chanx_left_in[24]",
        "chanx_right_in_0[20]",
        "chanx_right_in_0[27]",
        "chanx_right_in_0[25]",
        "chany_top_in[1]",
        "chanx_left_in[0]",
        "chanx_left_in[12]",
        "chanx_right_in_0[28]",
        "chanx_left_in[2]",
        "chanx_right_in_0[6]",
        "chanx_left_in[15]",
        "chanx_left_in[22]",
        "chanx_left_in[17]",
        "chanx_left_in[9]",
        "chanx_right_in_0[17]",
        "chanx_right_in_0[3]",
        "chanx_left_in[11]",
        "chanx_left_in[3]",
        "chanx_right_in_0[9]",
        "chanx_right_in_0[5]",
        "chanx_left_in[5]",
        "chanx_right_in_0[11]",
        "chanx_right_in_0[18]",
        "chanx_left_in[10]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_10_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_15_",
        "chanx_right_in_0[26]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_14_",
        "chanx_right_in_0[15]",
        "chanx_right_in_0[21]",
        "chanx_left_in[14]",
        "chanx_left_in[21]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_12_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_11_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_",
        "chanx_right_in_0[23]",
        "chanx_left_in[23]",
        "right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_",
        "VGND",
        "VPWR",
        "reset",
        "test_enable"
      ], [
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[0]",
        "ccff_tail_0",
        "ccff_tail",
        "chanx_left_out[22]",
        "chanx_left_out[25]",
        "chany_top_out[11]",
        "chany_top_out[29]",
        "chanx_right_out_0[25]",
        "chanx_left_out[10]",
        "chanx_left_out[16]",
        "chanx_left_out[4]",
        "chanx_left_out[0]",
        "chanx_left_out[12]",
        "chanx_left_out[13]",
        "chanx_left_out[18]",
        "chanx_left_out[1]",
        "chanx_left_out[6]",
        "chanx_right_out_0[0]",
        "chanx_right_out_0[12]",
        "chanx_right_out_0[17]",
        "chanx_right_out_0[18]",
        "chanx_right_out_0[5]",
        "chanx_right_out_0[6]",
        "chanx_left_out[15]",
        "chanx_left_out[23]",
        "chanx_left_out[26]",
        "chanx_left_out[29]",
        "gfpga_pad_io_soc_dir[0]",
        "chanx_right_out_0[26]",
        "chanx_right_out_0[27]",
        "chanx_right_out_0[28]",
        "chany_top_out[14]",
        "chany_top_out[5]",
        "chany_top_out[18]",
        "chany_top_out[8]",
        "chany_top_out[9]",
        "chany_top_out[6]",
        "chany_top_out[7]",
        "chany_top_out[26]",
        "chanx_right_out_0[11]",
        "chanx_right_out_0[15]",
        "chanx_right_out_0[23]",
        "chanx_right_out_0[24]",
        "chanx_right_out_0[19]",
        "chanx_right_out_0[29]",
        "chanx_right_out_0[3]",
        "chanx_right_out_0[7]",
        "chany_top_out[13]",
        "chany_top_out[15]",
        "chany_top_out[17]",
        "chany_top_out[19]",
        "chany_top_out[21]",
        "chany_top_out[22]",
        "chany_top_out[23]",
        "chany_top_out[28]",
        "chanx_left_out[19]",
        "chanx_left_out[7]",
        "chany_top_out[12]",
        "chany_top_out[27]",
        "chany_top_out[0]",
        "chany_top_out[4]",
        "chanx_left_out[3]",
        "chany_top_out[20]",
        "chany_top_out[24]",
        "chanx_left_out[14]",
        "chanx_left_out[17]",
        "chanx_left_out[20]",
        "chanx_left_out[21]",
        "chanx_left_out[2]",
        "chanx_left_out[5]",
        "chanx_left_out[8]",
        "chanx_left_out[9]",
        "chanx_right_out_0[10]",
        "chanx_right_out_0[13]",
        "chanx_right_out_0[14]",
        "chanx_right_out_0[16]",
        "chanx_right_out_0[1]",
        "chanx_right_out_0[20]",
        "chanx_right_out_0[21]",
        "chanx_right_out_0[22]",
        "chanx_right_out_0[2]",
        "chanx_right_out_0[4]",
        "chanx_right_out_0[8]",
        "chanx_right_out_0[9]",
        "chany_top_out[10]",
        "chany_top_out[3]",
        "chanx_left_out[27]",
        "chanx_left_out[24]",
        "chanx_left_out[28]",
        "chany_top_out[1]",
        "chany_top_out[16]",
        "chany_top_out[25]",
        "chany_top_out[2]",
        "chanx_left_out[11]",
        "gfpga_pad_io_soc_dir[3]",
        "gfpga_pad_io_soc_dir[1]",
        "gfpga_pad_io_soc_dir[2]",
        "top_width_0_height_0_subtile_0__pin_inpad_0_",
        "top_width_0_height_0_subtile_3__pin_inpad_0_",
        "top_width_0_height_0_subtile_1__pin_inpad_0_",
        "top_width_0_height_0_subtile_2__pin_inpad_0_",
        "chanx_right_in_0[29]",
        "prog_clk",
        "ccff_head_1",
        "ccff_head",
        "chanx_left_in[26]",
        "chanx_right_in_0[10]",
        "chanx_right_in_0[22]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_",
        "chanx_right_in_0[14]",
        "chanx_left_in[29]",
        "chanx_right_in_0[19]",
        "chanx_right_in_0[13]",
        "chanx_right_in_0[1]",
        "chanx_right_in_0[7]",
        "chanx_left_in[7]",
        "chanx_right_in_0[2]",
        "chany_top_in[15]",
        "chanx_left_in[6]",
        "chanx_left_in[19]",
        "chanx_left_in[13]",
        "chanx_left_in[18]",
        "chanx_left_in[1]",
        "chany_top_in[4]",
        "chany_top_in[0]",
        "chany_top_in[7]",
        "chany_top_in[2]",
        "chany_top_in[9]",
        "chanx_left_in[4]",
        "chany_top_in[6]",
        "chany_top_in[12]",
        "chany_top_in[20]",
        "chany_top_in[29]",
        "chany_top_in[5]",
        "chany_top_in[27]",
        "chany_top_in[17]",
        "chanx_left_in[16]",
        "chanx_left_in[20]",
        "chanx_left_in[8]",
        "chany_top_in[16]",
        "chany_top_in[11]",
        "chany_top_in[10]",
        "chany_top_in[8]",
        "chany_top_in[24]",
        "chany_top_in[25]",
        "chany_top_in[18]",
        "chany_top_in[13]",
        "chany_top_in[14]",
        "chany_top_in[22]",
        "chany_top_in[26]",
        "chany_top_in[19]",
        "chany_top_in[21]",
        "chany_top_in[28]",
        "chanx_left_in[28]",
        "chany_top_in[23]",
        "chanx_right_in_0[0]",
        "chanx_right_in_0[12]",
        "chanx_right_in_0[4]",
        "chanx_right_in_0[8]",
        "chanx_right_in_0[16]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "isol_n",
        "chanx_left_in[27]",
        "prog_reset",
        "chanx_left_in[25]",
        "chanx_right_in_0[24]",
        "chany_top_in[3]",
        "chanx_left_in[24]",
        "chanx_right_in_0[20]",
        "chanx_right_in_0[27]",
        "chanx_right_in_0[25]",
        "chany_top_in[1]",
        "chanx_left_in[0]",
        "chanx_left_in[12]",
        "chanx_right_in_0[28]",
        "chanx_left_in[2]",
        "chanx_right_in_0[6]",
        "chanx_left_in[15]",
        "chanx_left_in[22]",
        "chanx_left_in[17]",
        "chanx_left_in[9]",
        "chanx_right_in_0[17]",
        "chanx_right_in_0[3]",
        "chanx_left_in[11]",
        "chanx_left_in[3]",
        "chanx_right_in_0[9]",
        "chanx_right_in_0[5]",
        "chanx_left_in[5]",
        "chanx_right_in_0[11]",
        "chanx_right_in_0[18]",
        "chanx_left_in[10]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_10_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_15_",
        "chanx_right_in_0[26]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_14_",
        "chanx_right_in_0[15]",
        "chanx_right_in_0[21]",
        "chanx_left_in[14]",
        "chanx_left_in[21]",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_12_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_11_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_",
        "chanx_right_in_0[23]",
        "chanx_left_in[23]",
        "right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_",
        "VGND",
        "VPWR",
        "reset",
        "test_enable"
      ]
   ]
  },
  {
   "name": [
      "top_tile",
      "top_tile"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_fd_sc_hd__clkbuf_1", 154],
         ["sky130_fd_sc_hd__mux2_1", 864],
         ["sky130_fd_sc_hd__buf_4", 35],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 59],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 576],
         ["sky130_fd_sc_hd__clkbuf_16", 74],
         ["sky130_fd_sc_hd__diode_2", 421],
         ["sky130_fd_sc_hd__dfrtp_1", 417],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__clkbuf_2", 130],
         ["sky130_fd_sc_hd__conb_1", 132],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__buf_12", 115],
         ["sky130_fd_sc_hd__sdfrtp_1", 15],
         ["sky130_fd_sc_hd__dfrtp_2", 61],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 19],
         ["sky130_fd_sc_hd__mux2_4", 16],
         ["sky130_fd_sc_hd__dfrtp_4", 41],
         ["sky130_fd_sc_hd__or2b_2", 4],
         ["sky130_fd_sc_hd__clkbuf_4", 51],
         ["sky130_fd_sc_hd__or2_1", 8],
         ["sky130_fd_sc_hd__clkbuf_8", 22],
         ["sky130_fd_sc_hd__mux2_2", 2],
         ["sky130_fd_sc_hd__ebufn_8", 8],
         ["sky130_fd_sc_hd__buf_2", 26],
         ["sky130_fd_sc_hd__buf_6", 8],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 2],
         ["sky130_fd_sc_hd__inv_1", 4],
         ["sky130_fd_sc_hd__buf_8", 1],
         ["sky130_fd_sc_hd__sdfrtp_4", 1 ]
       ], [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_fd_sc_hd__clkbuf_1", 154 ],
         ["sky130_fd_sc_hd__mux2_1", 864 ],
         ["sky130_fd_sc_hd__buf_4", 35 ],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 59 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 576 ],
         ["sky130_fd_sc_hd__clkbuf_16", 74 ],
         ["sky130_fd_sc_hd__diode_2", 421 ],
         ["sky130_fd_sc_hd__dfrtp_1", 417 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__clkbuf_2", 130 ],
         ["sky130_fd_sc_hd__conb_1", 132 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__buf_12", 115 ],
         ["sky130_fd_sc_hd__sdfrtp_1", 15 ],
         ["sky130_fd_sc_hd__dfrtp_2", 61 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 19 ],
         ["sky130_fd_sc_hd__mux2_4", 16 ],
         ["sky130_fd_sc_hd__dfrtp_4", 41 ],
         ["sky130_fd_sc_hd__or2b_2", 4 ],
         ["sky130_fd_sc_hd__clkbuf_4", 51 ],
         ["sky130_fd_sc_hd__or2_1", 8 ],
         ["sky130_fd_sc_hd__clkbuf_8", 22 ],
         ["sky130_fd_sc_hd__mux2_2", 2 ],
         ["sky130_fd_sc_hd__ebufn_8", 8 ],
         ["sky130_fd_sc_hd__buf_2", 26 ],
         ["sky130_fd_sc_hd__buf_6", 8 ],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 2 ],
         ["sky130_fd_sc_hd__inv_1", 4 ],
         ["sky130_fd_sc_hd__buf_8", 1 ],
         ["sky130_fd_sc_hd__sdfrtp_4", 1 ]
       ]
   ],
   "nets": [
    3096,
    3096
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[0]",
        "bottom_width_0_height_0_subtile_0__pin_reg_out_0_",
        "bottom_width_0_height_0_subtile_0__pin_cout_0_",
        "chany_bottom_out[10]",
        "chany_bottom_out[0]",
        "chanx_right_out_0[26]",
        "chanx_right_out_0[27]",
        "chanx_left_out[25]",
        "chanx_right_out_0[25]",
        "chanx_left_out[5]",
        "chanx_right_out_0[15]",
        "chany_bottom_out[12]",
        "chanx_left_out[17]",
        "chanx_left_out[1]",
        "chanx_left_out[21]",
        "chanx_left_out[24]",
        "chanx_left_out[27]",
        "chanx_left_out[9]",
        "chanx_right_out_0[0]",
        "chanx_right_out_0[10]",
        "chanx_right_out_0[16]",
        "chanx_right_out_0[18]",
        "chanx_right_out_0[20]",
        "chanx_right_out_0[2]",
        "chanx_right_out_0[6]",
        "chany_bottom_out[26]",
        "chany_bottom_out[29]",
        "chanx_right_out_0[11]",
        "chanx_right_out_0[19]",
        "chanx_right_out_0[24]",
        "chanx_right_out_0[28]",
        "chanx_right_out_0[23]",
        "chanx_right_out_0[29]",
        "chanx_left_out[15]",
        "chanx_left_out[2]",
        "chanx_left_out[6]",
        "chanx_right_out_0[1]",
        "chanx_right_out_0[5]",
        "chany_bottom_out[1]",
        "chanx_left_out[10]",
        "chanx_left_out[13]",
        "chanx_left_out[14]",
        "chanx_left_out[16]",
        "chanx_left_out[23]",
        "chanx_right_out_0[12]",
        "chanx_right_out_0[13]",
        "chanx_right_out_0[14]",
        "chany_bottom_out[28]",
        "chany_bottom_out[25]",
        "chanx_left_out[26]",
        "chanx_left_out[28]",
        "chanx_left_out[29]",
        "chanx_right_out_0[22]",
        "chanx_left_out[0]",
        "chany_bottom_out[13]",
        "chany_bottom_out[14]",
        "chany_bottom_out[21]",
        "chany_bottom_out[15]",
        "gfpga_pad_io_soc_dir[2]",
        "gfpga_pad_io_soc_dir[3]",
        "gfpga_pad_io_soc_dir[1]",
        "gfpga_pad_io_soc_dir[0]",
        "chanx_left_out[11]",
        "chanx_left_out[3]",
        "chany_bottom_out[3]",
        "chany_bottom_out[9]",
        "chany_bottom_out[7]",
        "chanx_left_out[12]",
        "chanx_left_out[18]",
        "chanx_left_out[19]",
        "chanx_left_out[20]",
        "chanx_left_out[22]",
        "chanx_left_out[4]",
        "chanx_left_out[7]",
        "chanx_left_out[8]",
        "chanx_right_out_0[17]",
        "chanx_right_out_0[21]",
        "chanx_right_out_0[9]",
        "chany_bottom_out[11]",
        "chany_bottom_out[23]",
        "chany_bottom_out[5]",
        "chany_bottom_out[16]",
        "chany_bottom_out[19]",
        "chany_bottom_out[20]",
        "chany_bottom_out[18]",
        "chany_bottom_out[4]",
        "chany_bottom_out[8]",
        "right_width_0_height_0_subtile_0__pin_O_9_",
        "right_width_0_height_0_subtile_0__pin_O_8_",
        "right_width_0_height_0_subtile_0__pin_O_15_",
        "right_width_0_height_0_subtile_0__pin_O_14_",
        "right_width_0_height_0_subtile_0__pin_O_13_",
        "right_width_0_height_0_subtile_0__pin_O_12_",
        "right_width_0_height_0_subtile_0__pin_O_11_",
        "right_width_0_height_0_subtile_0__pin_O_10_",
        "ccff_tail_0",
        "ccff_tail",
        "chanx_right_out_0[8]",
        "chany_bottom_out[17]",
        "chanx_right_out_0[7]",
        "chany_bottom_out[27]",
        "chany_bottom_out[24]",
        "chanx_right_out_0[4]",
        "chany_bottom_out[22]",
        "chany_bottom_out[2]",
        "sc_out",
        "chanx_right_out_0[3]",
        "chany_bottom_out[6]",
        "top_width_0_height_0_subtile_0__pin_O_0_",
        "top_width_0_height_0_subtile_0__pin_O_6_",
        "top_width_0_height_0_subtile_0__pin_O_7_",
        "top_width_0_height_0_subtile_0__pin_O_5_",
        "top_width_0_height_0_subtile_0__pin_O_4_",
        "top_width_0_height_0_subtile_0__pin_O_3_",
        "top_width_0_height_0_subtile_0__pin_O_2_",
        "top_width_0_height_0_subtile_0__pin_O_1_",
        "right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_0__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_3__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_1__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_2__pin_inpad_0_",
        "chanx_left_in[0]",
        "clk0",
        "prog_clk",
        "chanx_right_in_0[6]",
        "reset",
        "chany_bottom_in[14]",
        "chany_bottom_in[4]",
        "chany_bottom_in[10]",
        "chanx_left_in[10]",
        "chanx_left_in[12]",
        "chany_bottom_in[5]",
        "chany_bottom_in[9]",
        "chanx_left_in[24]",
        "chanx_right_in_0[1]",
        "top_width_0_height_0_subtile_0__pin_cin_0_",
        "sc_in",
        "top_width_0_height_0_subtile_0__pin_reg_in_0_",
        "ccff_head_2",
        "ccff_head_1",
        "chany_bottom_in[29]",
        "chanx_left_in[29]",
        "chanx_left_in[5]",
        "chanx_left_in[6]",
        "chanx_left_in[8]",
        "chanx_right_in_0[20]",
        "chanx_right_in_0[24]",
        "chanx_right_in_0[25]",
        "chanx_right_in_0[26]",
        "chanx_left_in[26]",
        "chanx_right_in_0[10]",
        "chanx_right_in_0[22]",
        "chanx_left_in[9]",
        "chanx_left_in[11]",
        "chanx_right_in_0[18]",
        "chanx_left_in[1]",
        "chanx_left_in[7]",
        "chanx_left_in[2]",
        "chanx_right_in_0[29]",
        "chany_bottom_in[20]",
        "chanx_right_in_0[3]",
        "chany_bottom_in[19]",
        "chany_bottom_in[16]",
        "chanx_right_in_0[7]",
        "chanx_left_in[22]",
        "chany_bottom_in[17]",
        "chanx_left_in[18]",
        "chany_bottom_in[13]",
        "chany_bottom_in[1]",
        "chany_bottom_in[15]",
        "chany_bottom_in[21]",
        "chany_bottom_in[22]",
        "chanx_left_in[16]",
        "chany_bottom_in[18]",
        "chanx_left_in[25]",
        "chany_bottom_in[26]",
        "chanx_left_in[28]",
        "chanx_left_in[23]",
        "chanx_left_in[19]",
        "chanx_left_in[17]",
        "chanx_left_in[3]",
        "chany_bottom_in[27]",
        "chanx_left_in[21]",
        "chanx_right_in_0[2]",
        "chanx_left_in[27]",
        "chany_bottom_in[24]",
        "chany_bottom_in[25]",
        "chany_bottom_in[28]",
        "chanx_left_in[4]",
        "chanx_left_in[20]",
        "chany_bottom_in[12]",
        "chany_bottom_in[0]",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_7_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_6_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_5_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_1_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_3_",
        "chany_bottom_in[2]",
        "chany_bottom_in[3]",
        "chany_bottom_in[11]",
        "chany_bottom_in[23]",
        "chany_bottom_in[6]",
        "chanx_right_in_0[28]",
        "chanx_right_in_0[19]",
        "chanx_right_in_0[27]",
        "chanx_right_in_0[9]",
        "chanx_right_in_0[5]",
        "chanx_right_in_0[13]",
        "chanx_right_in_0[21]",
        "chany_bottom_in[7]",
        "chanx_right_in_0[23]",
        "chany_bottom_in[8]",
        "chanx_right_in_0[0]",
        "chanx_right_in_0[12]",
        "chanx_right_in_0[16]",
        "chanx_right_in_0[4]",
        "chanx_right_in_0[8]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "isol_n",
        "prog_reset",
        "test_enable",
        "chanx_right_in_0[14]",
        "chanx_left_in[15]",
        "chanx_left_in[13]",
        "chanx_right_in_0[17]",
        "chanx_right_in_0[11]",
        "chanx_right_in_0[15]",
        "chanx_left_in[14]",
        "VGND",
        "VPWR"
      ], [
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[0]",
        "bottom_width_0_height_0_subtile_0__pin_reg_out_0_",
        "bottom_width_0_height_0_subtile_0__pin_cout_0_",
        "chany_bottom_out[10]",
        "chany_bottom_out[0]",
        "chanx_right_out_0[26]",
        "chanx_right_out_0[27]",
        "chanx_left_out[25]",
        "chanx_right_out_0[25]",
        "chanx_left_out[5]",
        "chanx_right_out_0[15]",
        "chany_bottom_out[12]",
        "chanx_left_out[17]",
        "chanx_left_out[1]",
        "chanx_left_out[21]",
        "chanx_left_out[24]",
        "chanx_left_out[27]",
        "chanx_left_out[9]",
        "chanx_right_out_0[0]",
        "chanx_right_out_0[10]",
        "chanx_right_out_0[16]",
        "chanx_right_out_0[18]",
        "chanx_right_out_0[20]",
        "chanx_right_out_0[2]",
        "chanx_right_out_0[6]",
        "chany_bottom_out[26]",
        "chany_bottom_out[29]",
        "chanx_right_out_0[11]",
        "chanx_right_out_0[19]",
        "chanx_right_out_0[24]",
        "chanx_right_out_0[28]",
        "chanx_right_out_0[23]",
        "chanx_right_out_0[29]",
        "chanx_left_out[15]",
        "chanx_left_out[2]",
        "chanx_left_out[6]",
        "chanx_right_out_0[1]",
        "chanx_right_out_0[5]",
        "chany_bottom_out[1]",
        "chanx_left_out[10]",
        "chanx_left_out[13]",
        "chanx_left_out[14]",
        "chanx_left_out[16]",
        "chanx_left_out[23]",
        "chanx_right_out_0[12]",
        "chanx_right_out_0[13]",
        "chanx_right_out_0[14]",
        "chany_bottom_out[28]",
        "chany_bottom_out[25]",
        "chanx_left_out[26]",
        "chanx_left_out[28]",
        "chanx_left_out[29]",
        "chanx_right_out_0[22]",
        "chanx_left_out[0]",
        "chany_bottom_out[13]",
        "chany_bottom_out[14]",
        "chany_bottom_out[21]",
        "chany_bottom_out[15]",
        "gfpga_pad_io_soc_dir[2]",
        "gfpga_pad_io_soc_dir[3]",
        "gfpga_pad_io_soc_dir[1]",
        "gfpga_pad_io_soc_dir[0]",
        "chanx_left_out[11]",
        "chanx_left_out[3]",
        "chany_bottom_out[3]",
        "chany_bottom_out[9]",
        "chany_bottom_out[7]",
        "chanx_left_out[12]",
        "chanx_left_out[18]",
        "chanx_left_out[19]",
        "chanx_left_out[20]",
        "chanx_left_out[22]",
        "chanx_left_out[4]",
        "chanx_left_out[7]",
        "chanx_left_out[8]",
        "chanx_right_out_0[17]",
        "chanx_right_out_0[21]",
        "chanx_right_out_0[9]",
        "chany_bottom_out[11]",
        "chany_bottom_out[23]",
        "chany_bottom_out[5]",
        "chany_bottom_out[16]",
        "chany_bottom_out[19]",
        "chany_bottom_out[20]",
        "chany_bottom_out[18]",
        "chany_bottom_out[4]",
        "chany_bottom_out[8]",
        "right_width_0_height_0_subtile_0__pin_O_9_",
        "right_width_0_height_0_subtile_0__pin_O_8_",
        "right_width_0_height_0_subtile_0__pin_O_15_",
        "right_width_0_height_0_subtile_0__pin_O_14_",
        "right_width_0_height_0_subtile_0__pin_O_13_",
        "right_width_0_height_0_subtile_0__pin_O_12_",
        "right_width_0_height_0_subtile_0__pin_O_11_",
        "right_width_0_height_0_subtile_0__pin_O_10_",
        "ccff_tail_0",
        "ccff_tail",
        "chanx_right_out_0[8]",
        "chany_bottom_out[17]",
        "chanx_right_out_0[7]",
        "chany_bottom_out[27]",
        "chany_bottom_out[24]",
        "chanx_right_out_0[4]",
        "chany_bottom_out[22]",
        "chany_bottom_out[2]",
        "sc_out",
        "chanx_right_out_0[3]",
        "chany_bottom_out[6]",
        "top_width_0_height_0_subtile_0__pin_O_0_",
        "top_width_0_height_0_subtile_0__pin_O_6_",
        "top_width_0_height_0_subtile_0__pin_O_7_",
        "top_width_0_height_0_subtile_0__pin_O_5_",
        "top_width_0_height_0_subtile_0__pin_O_4_",
        "top_width_0_height_0_subtile_0__pin_O_3_",
        "top_width_0_height_0_subtile_0__pin_O_2_",
        "top_width_0_height_0_subtile_0__pin_O_1_",
        "right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_0__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_3__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_1__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_2__pin_inpad_0_",
        "chanx_left_in[0]",
        "clk0",
        "prog_clk",
        "chanx_right_in_0[6]",
        "reset",
        "chany_bottom_in[14]",
        "chany_bottom_in[4]",
        "chany_bottom_in[10]",
        "chanx_left_in[10]",
        "chanx_left_in[12]",
        "chany_bottom_in[5]",
        "chany_bottom_in[9]",
        "chanx_left_in[24]",
        "chanx_right_in_0[1]",
        "top_width_0_height_0_subtile_0__pin_cin_0_",
        "sc_in",
        "top_width_0_height_0_subtile_0__pin_reg_in_0_",
        "ccff_head_2",
        "ccff_head_1",
        "chany_bottom_in[29]",
        "chanx_left_in[29]",
        "chanx_left_in[5]",
        "chanx_left_in[6]",
        "chanx_left_in[8]",
        "chanx_right_in_0[20]",
        "chanx_right_in_0[24]",
        "chanx_right_in_0[25]",
        "chanx_right_in_0[26]",
        "chanx_left_in[26]",
        "chanx_right_in_0[10]",
        "chanx_right_in_0[22]",
        "chanx_left_in[9]",
        "chanx_left_in[11]",
        "chanx_right_in_0[18]",
        "chanx_left_in[1]",
        "chanx_left_in[7]",
        "chanx_left_in[2]",
        "chanx_right_in_0[29]",
        "chany_bottom_in[20]",
        "chanx_right_in_0[3]",
        "chany_bottom_in[19]",
        "chany_bottom_in[16]",
        "chanx_right_in_0[7]",
        "chanx_left_in[22]",
        "chany_bottom_in[17]",
        "chanx_left_in[18]",
        "chany_bottom_in[13]",
        "chany_bottom_in[1]",
        "chany_bottom_in[15]",
        "chany_bottom_in[21]",
        "chany_bottom_in[22]",
        "chanx_left_in[16]",
        "chany_bottom_in[18]",
        "chanx_left_in[25]",
        "chany_bottom_in[26]",
        "chanx_left_in[28]",
        "chanx_left_in[23]",
        "chanx_left_in[19]",
        "chanx_left_in[17]",
        "chanx_left_in[3]",
        "chany_bottom_in[27]",
        "chanx_left_in[21]",
        "chanx_right_in_0[2]",
        "chanx_left_in[27]",
        "chany_bottom_in[24]",
        "chany_bottom_in[25]",
        "chany_bottom_in[28]",
        "chanx_left_in[4]",
        "chanx_left_in[20]",
        "chany_bottom_in[12]",
        "chany_bottom_in[0]",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_7_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_6_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_5_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_1_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_3_",
        "chany_bottom_in[2]",
        "chany_bottom_in[3]",
        "chany_bottom_in[11]",
        "chany_bottom_in[23]",
        "chany_bottom_in[6]",
        "chanx_right_in_0[28]",
        "chanx_right_in_0[19]",
        "chanx_right_in_0[27]",
        "chanx_right_in_0[9]",
        "chanx_right_in_0[5]",
        "chanx_right_in_0[13]",
        "chanx_right_in_0[21]",
        "chany_bottom_in[7]",
        "chanx_right_in_0[23]",
        "chany_bottom_in[8]",
        "chanx_right_in_0[0]",
        "chanx_right_in_0[12]",
        "chanx_right_in_0[16]",
        "chanx_right_in_0[4]",
        "chanx_right_in_0[8]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "isol_n",
        "prog_reset",
        "test_enable",
        "chanx_right_in_0[14]",
        "chanx_left_in[15]",
        "chanx_left_in[13]",
        "chanx_right_in_0[17]",
        "chanx_right_in_0[11]",
        "chanx_right_in_0[15]",
        "chanx_left_in[14]",
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "bottom_right_tile",
      "bottom_right_tile"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_fd_sc_hd__mux2_1", 162],
         ["sky130_fd_sc_hd__diode_2", 306],
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_fd_sc_hd__clkbuf_4", 1],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 55],
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 196],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 104],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__dfrtp_1", 98],
         ["sky130_fd_sc_hd__conb_1", 48],
         ["sky130_fd_sc_hd__clkbuf_2", 81],
         ["sky130_fd_sc_hd__buf_12", 66],
         ["sky130_fd_sc_hd__clkbuf_1", 65],
         ["sky130_fd_sc_hd__clkbuf_8", 22],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__ebufn_8", 8],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 2],
         ["sky130_fd_sc_hd__mux2_2", 2],
         ["sky130_fd_sc_hd__dfrtp_2", 7],
         ["sky130_fd_sc_hd__inv_1", 4],
         ["sky130_fd_sc_hd__dfrtp_4", 9],
         ["sky130_fd_sc_hd__clkbuf_16", 1],
         ["sky130_fd_sc_hd__buf_2", 12],
         ["sky130_fd_sc_hd__or2b_2", 4],
         ["sky130_fd_sc_hd__buf_4", 2 ]
       ], [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_fd_sc_hd__mux2_1", 162 ],
         ["sky130_fd_sc_hd__diode_2", 306 ],
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_fd_sc_hd__clkbuf_4", 1 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 55 ],
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 196 ],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 104 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__dfrtp_1", 98 ],
         ["sky130_fd_sc_hd__conb_1", 48 ],
         ["sky130_fd_sc_hd__clkbuf_2", 81 ],
         ["sky130_fd_sc_hd__buf_12", 66 ],
         ["sky130_fd_sc_hd__clkbuf_1", 65 ],
         ["sky130_fd_sc_hd__clkbuf_8", 22 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__ebufn_8", 8 ],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 2 ],
         ["sky130_fd_sc_hd__mux2_2", 2 ],
         ["sky130_fd_sc_hd__dfrtp_2", 7 ],
         ["sky130_fd_sc_hd__inv_1", 4 ],
         ["sky130_fd_sc_hd__dfrtp_4", 9 ],
         ["sky130_fd_sc_hd__clkbuf_16", 1 ],
         ["sky130_fd_sc_hd__buf_2", 12 ],
         ["sky130_fd_sc_hd__or2b_2", 4 ],
         ["sky130_fd_sc_hd__buf_4", 2 ]
       ]
   ],
   "nets": [
    1080,
    1080
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_",
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[0]",
        "ccff_tail",
        "chany_top_out[6]",
        "chany_top_out[13]",
        "chany_top_out[17]",
        "chany_top_out[21]",
        "chany_top_out[8]",
        "chany_top_out[9]",
        "chany_top_out[7]",
        "chany_top_out[10]",
        "chany_top_out[11]",
        "chany_top_out[12]",
        "chany_top_out[14]",
        "chany_top_out[2]",
        "ccff_tail_0",
        "chany_top_out[20]",
        "chany_top_out[4]",
        "chany_top_out[5]",
        "chany_top_out[18]",
        "chany_top_out[25]",
        "chanx_left_out[0]",
        "chany_top_out[16]",
        "chany_top_out[15]",
        "chany_top_out[23]",
        "chanx_left_out[18]",
        "chany_top_out[19]",
        "chany_top_out[24]",
        "chanx_left_out[19]",
        "chanx_left_out[1]",
        "chany_top_out[0]",
        "chany_top_out[1]",
        "chanx_left_out[17]",
        "chanx_left_out[20]",
        "chanx_left_out[16]",
        "chanx_left_out[10]",
        "chanx_left_out[8]",
        "chanx_left_out[6]",
        "chanx_left_out[12]",
        "chanx_left_out[4]",
        "chanx_left_out[5]",
        "chanx_left_out[7]",
        "chanx_left_out[13]",
        "chanx_left_out[15]",
        "chanx_left_out[22]",
        "chany_top_out[22]",
        "chany_top_out[26]",
        "chany_top_out[28]",
        "chany_top_out[27]",
        "chany_top_out[29]",
        "chanx_left_out[29]",
        "chanx_left_out[2]",
        "chanx_left_out[3]",
        "chany_top_out[3]",
        "gfpga_pad_io_soc_dir[3]",
        "gfpga_pad_io_soc_dir[2]",
        "gfpga_pad_io_soc_dir[1]",
        "chanx_left_out[11]",
        "chanx_left_out[9]",
        "chanx_left_out[25]",
        "chanx_left_out[14]",
        "chanx_left_out[21]",
        "chanx_left_out[27]",
        "chanx_left_out[24]",
        "chanx_left_out[23]",
        "chanx_left_out[28]",
        "gfpga_pad_io_soc_dir[0]",
        "chanx_left_out[26]",
        "top_width_0_height_0_subtile_0__pin_inpad_0_",
        "top_width_0_height_0_subtile_3__pin_inpad_0_",
        "top_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_width_0_height_0_subtile_1__pin_inpad_0_",
        "prog_clk",
        "ccff_head",
        "ccff_head_1",
        "chanx_left_in[26]",
        "chanx_left_in[29]",
        "chanx_left_in[5]",
        "chanx_left_in[19]",
        "chany_top_in[10]",
        "chany_top_in[18]",
        "chany_top_in[20]",
        "chany_top_in[12]",
        "chanx_left_in[25]",
        "chany_top_in[17]",
        "chany_top_in[19]",
        "chany_top_in[25]",
        "chany_top_in[26]",
        "chanx_left_in[28]",
        "chanx_left_in[23]",
        "chanx_left_in[4]",
        "chanx_left_in[18]",
        "chany_top_in[14]",
        "chany_top_in[15]",
        "chany_top_in[28]",
        "chany_top_in[3]",
        "chany_top_in[27]",
        "chany_top_in[9]",
        "chany_top_in[0]",
        "isol_n",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_14_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_12_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_11_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_15_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_10_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "chanx_left_in[12]",
        "chanx_left_in[13]",
        "chanx_left_in[1]",
        "chanx_left_in[6]",
        "chanx_left_in[7]",
        "chanx_left_in[0]",
        "chany_top_in[13]",
        "chany_top_in[16]",
        "chany_top_in[21]",
        "chany_top_in[22]",
        "chany_top_in[23]",
        "chany_top_in[24]",
        "chany_top_in[7]",
        "chany_top_in[8]",
        "chany_top_in[1]",
        "chany_top_in[29]",
        "chany_top_in[2]",
        "chany_top_in[4]",
        "chany_top_in[5]",
        "chany_top_in[6]",
        "chanx_left_in[2]",
        "prog_reset",
        "chanx_left_in[15]",
        "chanx_left_in[22]",
        "chanx_left_in[27]",
        "chanx_left_in[8]",
        "chanx_left_in[24]",
        "chanx_left_in[3]",
        "chany_top_in[11]",
        "chanx_left_in[20]",
        "chanx_left_in[10]",
        "chanx_left_in[14]",
        "chanx_left_in[16]",
        "chanx_left_in[17]",
        "chanx_left_in[9]",
        "chanx_left_in[11]",
        "chanx_left_in[21]",
        "VGND",
        "VPWR",
        "reset",
        "test_enable"
      ], [
        "top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_",
        "top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_",
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[0]",
        "ccff_tail",
        "chany_top_out[6]",
        "chany_top_out[13]",
        "chany_top_out[17]",
        "chany_top_out[21]",
        "chany_top_out[8]",
        "chany_top_out[9]",
        "chany_top_out[7]",
        "chany_top_out[10]",
        "chany_top_out[11]",
        "chany_top_out[12]",
        "chany_top_out[14]",
        "chany_top_out[2]",
        "ccff_tail_0",
        "chany_top_out[20]",
        "chany_top_out[4]",
        "chany_top_out[5]",
        "chany_top_out[18]",
        "chany_top_out[25]",
        "chanx_left_out[0]",
        "chany_top_out[16]",
        "chany_top_out[15]",
        "chany_top_out[23]",
        "chanx_left_out[18]",
        "chany_top_out[19]",
        "chany_top_out[24]",
        "chanx_left_out[19]",
        "chanx_left_out[1]",
        "chany_top_out[0]",
        "chany_top_out[1]",
        "chanx_left_out[17]",
        "chanx_left_out[20]",
        "chanx_left_out[16]",
        "chanx_left_out[10]",
        "chanx_left_out[8]",
        "chanx_left_out[6]",
        "chanx_left_out[12]",
        "chanx_left_out[4]",
        "chanx_left_out[5]",
        "chanx_left_out[7]",
        "chanx_left_out[13]",
        "chanx_left_out[15]",
        "chanx_left_out[22]",
        "chany_top_out[22]",
        "chany_top_out[26]",
        "chany_top_out[28]",
        "chany_top_out[27]",
        "chany_top_out[29]",
        "chanx_left_out[29]",
        "chanx_left_out[2]",
        "chanx_left_out[3]",
        "chany_top_out[3]",
        "gfpga_pad_io_soc_dir[3]",
        "gfpga_pad_io_soc_dir[2]",
        "gfpga_pad_io_soc_dir[1]",
        "chanx_left_out[11]",
        "chanx_left_out[9]",
        "chanx_left_out[25]",
        "chanx_left_out[14]",
        "chanx_left_out[21]",
        "chanx_left_out[27]",
        "chanx_left_out[24]",
        "chanx_left_out[23]",
        "chanx_left_out[28]",
        "gfpga_pad_io_soc_dir[0]",
        "chanx_left_out[26]",
        "top_width_0_height_0_subtile_0__pin_inpad_0_",
        "top_width_0_height_0_subtile_3__pin_inpad_0_",
        "top_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_width_0_height_0_subtile_1__pin_inpad_0_",
        "prog_clk",
        "ccff_head",
        "ccff_head_1",
        "chanx_left_in[26]",
        "chanx_left_in[29]",
        "chanx_left_in[5]",
        "chanx_left_in[19]",
        "chany_top_in[10]",
        "chany_top_in[18]",
        "chany_top_in[20]",
        "chany_top_in[12]",
        "chanx_left_in[25]",
        "chany_top_in[17]",
        "chany_top_in[19]",
        "chany_top_in[25]",
        "chany_top_in[26]",
        "chanx_left_in[28]",
        "chanx_left_in[23]",
        "chanx_left_in[4]",
        "chanx_left_in[18]",
        "chany_top_in[14]",
        "chany_top_in[15]",
        "chany_top_in[28]",
        "chany_top_in[3]",
        "chany_top_in[27]",
        "chany_top_in[9]",
        "chany_top_in[0]",
        "isol_n",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_14_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_12_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_11_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_15_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_10_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "chanx_left_in[12]",
        "chanx_left_in[13]",
        "chanx_left_in[1]",
        "chanx_left_in[6]",
        "chanx_left_in[7]",
        "chanx_left_in[0]",
        "chany_top_in[13]",
        "chany_top_in[16]",
        "chany_top_in[21]",
        "chany_top_in[22]",
        "chany_top_in[23]",
        "chany_top_in[24]",
        "chany_top_in[7]",
        "chany_top_in[8]",
        "chany_top_in[1]",
        "chany_top_in[29]",
        "chany_top_in[2]",
        "chany_top_in[4]",
        "chany_top_in[5]",
        "chany_top_in[6]",
        "chanx_left_in[2]",
        "prog_reset",
        "chanx_left_in[15]",
        "chanx_left_in[22]",
        "chanx_left_in[27]",
        "chanx_left_in[8]",
        "chanx_left_in[24]",
        "chanx_left_in[3]",
        "chany_top_in[11]",
        "chanx_left_in[20]",
        "chanx_left_in[10]",
        "chanx_left_in[14]",
        "chanx_left_in[16]",
        "chanx_left_in[17]",
        "chanx_left_in[9]",
        "chanx_left_in[11]",
        "chanx_left_in[21]",
        "VGND",
        "VPWR",
        "reset",
        "test_enable"
      ]
   ]
  },
  {
   "name": [
      "top_left_tile",
      "top_left_tile"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_fd_sc_hd__diode_2", 249],
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 276],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__buf_4", 5],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 58],
         ["sky130_fd_sc_hd__mux2_1", 175],
         ["sky130_fd_sc_hd__conb_1", 52],
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_fd_sc_hd__clkbuf_1", 96],
         ["sky130_fd_sc_hd__dfrtp_1", 109],
         ["sky130_fd_sc_hd__clkbuf_2", 61],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_fd_sc_hd__buf_12", 66],
         ["sky130_fd_sc_hd__clkbuf_8", 18],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 37],
         ["sky130_fd_sc_hd__dfrtp_2", 7],
         ["sky130_fd_sc_hd__dfrtp_4", 6],
         ["sky130_fd_sc_hd__inv_1", 4],
         ["sky130_fd_sc_hd__ebufn_8", 8],
         ["sky130_fd_sc_hd__or2b_2", 4],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 4],
         ["sky130_fd_sc_hd__clkbuf_16", 1],
         ["sky130_fd_sc_hd__clkbuf_4", 4],
         ["sky130_fd_sc_hd__buf_2", 4],
         ["sky130_fd_sc_hd__buf_6", 3 ]
       ], [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_fd_sc_hd__diode_2", 249 ],
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 276 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__buf_4", 5 ],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 58 ],
         ["sky130_fd_sc_hd__mux2_1", 175 ],
         ["sky130_fd_sc_hd__conb_1", 52 ],
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_fd_sc_hd__clkbuf_1", 96 ],
         ["sky130_fd_sc_hd__dfrtp_1", 109 ],
         ["sky130_fd_sc_hd__clkbuf_2", 61 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_fd_sc_hd__buf_12", 66 ],
         ["sky130_fd_sc_hd__clkbuf_8", 18 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 37 ],
         ["sky130_fd_sc_hd__dfrtp_2", 7 ],
         ["sky130_fd_sc_hd__dfrtp_4", 6 ],
         ["sky130_fd_sc_hd__inv_1", 4 ],
         ["sky130_fd_sc_hd__ebufn_8", 8 ],
         ["sky130_fd_sc_hd__or2b_2", 4 ],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 4 ],
         ["sky130_fd_sc_hd__clkbuf_16", 1 ],
         ["sky130_fd_sc_hd__clkbuf_4", 4 ],
         ["sky130_fd_sc_hd__buf_2", 4 ],
         ["sky130_fd_sc_hd__buf_6", 3 ]
       ]
   ],
   "nets": [
    1133,
    1133
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[0]",
        "chany_bottom_out_0[26]",
        "chany_bottom_out_0[14]",
        "chany_bottom_out_0[16]",
        "chany_bottom_out_0[20]",
        "chany_bottom_out_0[22]",
        "chany_bottom_out_0[25]",
        "chany_bottom_out_0[24]",
        "chany_bottom_out_0[23]",
        "chany_bottom_out_0[19]",
        "chanx_right_out[4]",
        "chany_bottom_out_0[18]",
        "chany_bottom_out_0[1]",
        "ccff_tail_0",
        "ccff_tail",
        "chanx_right_out[10]",
        "chanx_right_out[5]",
        "chanx_right_out[6]",
        "chanx_right_out[7]",
        "chany_bottom_out_0[13]",
        "chanx_right_out[2]",
        "chanx_right_out[11]",
        "chanx_right_out[12]",
        "chanx_right_out[13]",
        "chanx_right_out[14]",
        "chanx_right_out[15]",
        "chanx_right_out[16]",
        "chanx_right_out[21]",
        "chanx_right_out[8]",
        "chany_bottom_out_0[11]",
        "chany_bottom_out_0[10]",
        "chany_bottom_out_0[15]",
        "chany_bottom_out_0[27]",
        "chany_bottom_out_0[3]",
        "chany_bottom_out_0[2]",
        "chany_bottom_out_0[9]",
        "chany_bottom_out_0[8]",
        "gfpga_pad_io_soc_dir[3]",
        "chany_bottom_out_0[29]",
        "chany_bottom_out_0[17]",
        "chany_bottom_out_0[4]",
        "chany_bottom_out_0[5]",
        "gfpga_pad_io_soc_dir[0]",
        "gfpga_pad_io_soc_dir[1]",
        "gfpga_pad_io_soc_dir[2]",
        "chanx_right_out[19]",
        "chany_bottom_out_0[12]",
        "chany_bottom_out_0[28]",
        "chany_bottom_out_0[21]",
        "chany_bottom_out_0[7]",
        "chany_bottom_out_0[0]",
        "chanx_right_out[18]",
        "chanx_right_out[20]",
        "chanx_right_out[24]",
        "chanx_right_out[25]",
        "chanx_right_out[27]",
        "chanx_right_out[9]",
        "chany_bottom_out_0[6]",
        "chanx_right_out[29]",
        "chanx_right_out[0]",
        "chanx_right_out[17]",
        "chanx_right_out[23]",
        "chanx_right_out[28]",
        "chanx_right_out[3]",
        "chanx_right_out[1]",
        "chanx_right_out[22]",
        "chanx_right_out[26]",
        "right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_",
        "prog_clk",
        "ccff_head_0",
        "ccff_head",
        "chany_bottom_in_0[20]",
        "chany_bottom_in_0[27]",
        "chany_bottom_in_0[5]",
        "chany_bottom_in_0[15]",
        "chany_bottom_in_0[29]",
        "chany_bottom_in_0[26]",
        "chany_bottom_in_0[10]",
        "prog_reset",
        "chany_bottom_in_0[19]",
        "chanx_right_in[11]",
        "chanx_right_in[0]",
        "chany_bottom_in_0[11]",
        "chany_bottom_in_0[14]",
        "chanx_right_in[26]",
        "chanx_right_in[2]",
        "chany_bottom_in_0[22]",
        "chany_bottom_in_0[16]",
        "chany_bottom_in_0[17]",
        "chany_bottom_in_0[8]",
        "chany_bottom_in_0[9]",
        "chany_bottom_in_0[21]",
        "chany_bottom_in_0[28]",
        "chany_bottom_in_0[24]",
        "chany_bottom_in_0[25]",
        "chany_bottom_in_0[23]",
        "chany_bottom_in_0[2]",
        "chany_bottom_in_0[3]",
        "chany_bottom_in_0[4]",
        "isol_n",
        "chanx_right_in[29]",
        "chanx_right_in[12]",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_1_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_5_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_6_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_3_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_7_",
        "chanx_right_in[19]",
        "chanx_right_in[20]",
        "chanx_right_in[13]",
        "chanx_right_in[14]",
        "chanx_right_in[21]",
        "chanx_right_in[22]",
        "chanx_right_in[27]",
        "chanx_right_in[28]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "gfpga_pad_io_soc_in[1]",
        "chany_bottom_in_0[12]",
        "chany_bottom_in_0[13]",
        "chanx_right_in[1]",
        "chanx_right_in[3]",
        "chanx_right_in[4]",
        "chanx_right_in[6]",
        "chany_bottom_in_0[0]",
        "chany_bottom_in_0[18]",
        "chany_bottom_in_0[1]",
        "chany_bottom_in_0[6]",
        "chany_bottom_in_0[7]",
        "chanx_right_in[16]",
        "chanx_right_in[17]",
        "chanx_right_in[18]",
        "chanx_right_in[23]",
        "chanx_right_in[24]",
        "chanx_right_in[25]",
        "chanx_right_in[5]",
        "chanx_right_in[7]",
        "chanx_right_in[8]",
        "chanx_right_in[9]",
        "chanx_right_in[10]",
        "chanx_right_in[15]",
        "right_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_width_0_height_0_subtile_2__pin_inpad_0_",
        "right_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_width_0_height_0_subtile_1__pin_inpad_0_",
        "VGND",
        "VPWR",
        "reset",
        "test_enable"
      ], [
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[0]",
        "chany_bottom_out_0[26]",
        "chany_bottom_out_0[14]",
        "chany_bottom_out_0[16]",
        "chany_bottom_out_0[20]",
        "chany_bottom_out_0[22]",
        "chany_bottom_out_0[25]",
        "chany_bottom_out_0[24]",
        "chany_bottom_out_0[23]",
        "chany_bottom_out_0[19]",
        "chanx_right_out[4]",
        "chany_bottom_out_0[18]",
        "chany_bottom_out_0[1]",
        "ccff_tail_0",
        "ccff_tail",
        "chanx_right_out[10]",
        "chanx_right_out[5]",
        "chanx_right_out[6]",
        "chanx_right_out[7]",
        "chany_bottom_out_0[13]",
        "chanx_right_out[2]",
        "chanx_right_out[11]",
        "chanx_right_out[12]",
        "chanx_right_out[13]",
        "chanx_right_out[14]",
        "chanx_right_out[15]",
        "chanx_right_out[16]",
        "chanx_right_out[21]",
        "chanx_right_out[8]",
        "chany_bottom_out_0[11]",
        "chany_bottom_out_0[10]",
        "chany_bottom_out_0[15]",
        "chany_bottom_out_0[27]",
        "chany_bottom_out_0[3]",
        "chany_bottom_out_0[2]",
        "chany_bottom_out_0[9]",
        "chany_bottom_out_0[8]",
        "gfpga_pad_io_soc_dir[3]",
        "chany_bottom_out_0[29]",
        "chany_bottom_out_0[17]",
        "chany_bottom_out_0[4]",
        "chany_bottom_out_0[5]",
        "gfpga_pad_io_soc_dir[0]",
        "gfpga_pad_io_soc_dir[1]",
        "gfpga_pad_io_soc_dir[2]",
        "chanx_right_out[19]",
        "chany_bottom_out_0[12]",
        "chany_bottom_out_0[28]",
        "chany_bottom_out_0[21]",
        "chany_bottom_out_0[7]",
        "chany_bottom_out_0[0]",
        "chanx_right_out[18]",
        "chanx_right_out[20]",
        "chanx_right_out[24]",
        "chanx_right_out[25]",
        "chanx_right_out[27]",
        "chanx_right_out[9]",
        "chany_bottom_out_0[6]",
        "chanx_right_out[29]",
        "chanx_right_out[0]",
        "chanx_right_out[17]",
        "chanx_right_out[23]",
        "chanx_right_out[28]",
        "chanx_right_out[3]",
        "chanx_right_out[1]",
        "chanx_right_out[22]",
        "chanx_right_out[26]",
        "right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_",
        "right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_",
        "prog_clk",
        "ccff_head_0",
        "ccff_head",
        "chany_bottom_in_0[20]",
        "chany_bottom_in_0[27]",
        "chany_bottom_in_0[5]",
        "chany_bottom_in_0[15]",
        "chany_bottom_in_0[29]",
        "chany_bottom_in_0[26]",
        "chany_bottom_in_0[10]",
        "prog_reset",
        "chany_bottom_in_0[19]",
        "chanx_right_in[11]",
        "chanx_right_in[0]",
        "chany_bottom_in_0[11]",
        "chany_bottom_in_0[14]",
        "chanx_right_in[26]",
        "chanx_right_in[2]",
        "chany_bottom_in_0[22]",
        "chany_bottom_in_0[16]",
        "chany_bottom_in_0[17]",
        "chany_bottom_in_0[8]",
        "chany_bottom_in_0[9]",
        "chany_bottom_in_0[21]",
        "chany_bottom_in_0[28]",
        "chany_bottom_in_0[24]",
        "chany_bottom_in_0[25]",
        "chany_bottom_in_0[23]",
        "chany_bottom_in_0[2]",
        "chany_bottom_in_0[3]",
        "chany_bottom_in_0[4]",
        "isol_n",
        "chanx_right_in[29]",
        "chanx_right_in[12]",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_1_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_5_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_6_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_3_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_7_",
        "chanx_right_in[19]",
        "chanx_right_in[20]",
        "chanx_right_in[13]",
        "chanx_right_in[14]",
        "chanx_right_in[21]",
        "chanx_right_in[22]",
        "chanx_right_in[27]",
        "chanx_right_in[28]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "gfpga_pad_io_soc_in[1]",
        "chany_bottom_in_0[12]",
        "chany_bottom_in_0[13]",
        "chanx_right_in[1]",
        "chanx_right_in[3]",
        "chanx_right_in[4]",
        "chanx_right_in[6]",
        "chany_bottom_in_0[0]",
        "chany_bottom_in_0[18]",
        "chany_bottom_in_0[1]",
        "chany_bottom_in_0[6]",
        "chany_bottom_in_0[7]",
        "chanx_right_in[16]",
        "chanx_right_in[17]",
        "chanx_right_in[18]",
        "chanx_right_in[23]",
        "chanx_right_in[24]",
        "chanx_right_in[25]",
        "chanx_right_in[5]",
        "chanx_right_in[7]",
        "chanx_right_in[8]",
        "chanx_right_in[9]",
        "chanx_right_in[10]",
        "chanx_right_in[15]",
        "right_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_width_0_height_0_subtile_2__pin_inpad_0_",
        "right_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_width_0_height_0_subtile_1__pin_inpad_0_",
        "VGND",
        "VPWR",
        "reset",
        "test_enable"
      ]
   ]
  },
  {
   "name": [
      "left_tile",
      "left_tile"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_fd_sc_hd__mux2_1", 268],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_fd_sc_hd__diode_2", 198],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__conb_1", 55],
         ["sky130_fd_sc_hd__dfrtp_2", 19],
         ["sky130_fd_sc_hd__dfrtp_1", 126],
         ["sky130_fd_sc_hd__clkbuf_1", 110],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_fd_sc_hd__clkbuf_2", 87],
         ["sky130_fd_sc_hd__ebufn_8", 8],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 128],
         ["sky130_fd_sc_hd__dfrtp_4", 8],
         ["sky130_fd_sc_hd__clkbuf_8", 23],
         ["sky130_fd_sc_hd__buf_12", 95],
         ["sky130_fd_sc_hd__buf_2", 37],
         ["sky130_fd_sc_hd__or2b_2", 4],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 19],
         ["sky130_fd_sc_hd__inv_1", 4],
         ["sky130_fd_sc_hd__clkbuf_4", 5],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 3],
         ["sky130_fd_sc_hd__clkbuf_16", 1],
         ["sky130_fd_sc_hd__buf_6", 2 ]
       ], [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_fd_sc_hd__mux2_1", 268 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_fd_sc_hd__diode_2", 198 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__conb_1", 55 ],
         ["sky130_fd_sc_hd__dfrtp_2", 19 ],
         ["sky130_fd_sc_hd__dfrtp_1", 126 ],
         ["sky130_fd_sc_hd__clkbuf_1", 110 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_fd_sc_hd__clkbuf_2", 87 ],
         ["sky130_fd_sc_hd__ebufn_8", 8 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 128 ],
         ["sky130_fd_sc_hd__dfrtp_4", 8 ],
         ["sky130_fd_sc_hd__clkbuf_8", 23 ],
         ["sky130_fd_sc_hd__buf_12", 95 ],
         ["sky130_fd_sc_hd__buf_2", 37 ],
         ["sky130_fd_sc_hd__or2b_2", 4 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 19 ],
         ["sky130_fd_sc_hd__inv_1", 4 ],
         ["sky130_fd_sc_hd__clkbuf_4", 5 ],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 3 ],
         ["sky130_fd_sc_hd__clkbuf_16", 1 ],
         ["sky130_fd_sc_hd__buf_6", 2 ]
       ]
   ],
   "nets": [
    1170,
    1170
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "right_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_width_0_height_0_subtile_1__pin_inpad_0_",
        "right_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[0]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[3]",
        "net216",
        "ccff_tail_0",
        "ccff_tail",
        "chany_bottom_out[12]",
        "chany_bottom_out[18]",
        "chany_bottom_out[27]",
        "chanx_right_out[10]",
        "chanx_right_out[11]",
        "chanx_right_out[26]",
        "chanx_right_out[5]",
        "chanx_right_out[3]",
        "chanx_right_out[9]",
        "chanx_right_out[7]",
        "chanx_right_out[6]",
        "chany_top_out_0[19]",
        "chany_top_out_0[26]",
        "chany_top_out_0[27]",
        "chany_top_out_0[28]",
        "chany_top_out_0[29]",
        "chany_top_out_0[25]",
        "chany_bottom_out[15]",
        "chany_bottom_out[23]",
        "chany_bottom_out[11]",
        "chany_bottom_out[24]",
        "chany_bottom_out[28]",
        "chany_bottom_out[26]",
        "chany_bottom_out[3]",
        "gfpga_pad_io_soc_dir[0]",
        "gfpga_pad_io_soc_dir[1]",
        "chany_bottom_out[0]",
        "chany_bottom_out[13]",
        "chany_bottom_out[1]",
        "chany_bottom_out[6]",
        "chany_top_out_0[0]",
        "chany_top_out_0[12]",
        "chany_top_out_0[17]",
        "chany_top_out_0[18]",
        "chany_top_out_0[5]",
        "chany_top_out_0[6]",
        "chanx_right_out[29]",
        "chanx_right_out[2]",
        "chany_top_out_0[11]",
        "chanx_right_out[8]",
        "chanx_right_out[12]",
        "chanx_right_out[13]",
        "chanx_right_out[14]",
        "chanx_right_out[15]",
        "chanx_right_out[16]",
        "chanx_right_out[17]",
        "chanx_right_out[18]",
        "chanx_right_out[19]",
        "chanx_right_out[1]",
        "chanx_right_out[20]",
        "chanx_right_out[22]",
        "chanx_right_out[21]",
        "chanx_right_out[23]",
        "chanx_right_out[24]",
        "chanx_right_out[25]",
        "chanx_right_out[27]",
        "chanx_right_out[28]",
        "chanx_right_out[4]",
        "chany_bottom_out[19]",
        "chany_bottom_out[7]",
        "chany_top_out_0[15]",
        "chany_top_out_0[24]",
        "chany_top_out_0[23]",
        "chany_top_out_0[3]",
        "chany_top_out_0[7]",
        "chany_bottom_out[10]",
        "chany_bottom_out[14]",
        "chany_bottom_out[16]",
        "chany_bottom_out[17]",
        "chany_bottom_out[20]",
        "chany_bottom_out[21]",
        "chany_bottom_out[22]",
        "chany_bottom_out[25]",
        "chany_bottom_out[2]",
        "chany_bottom_out[4]",
        "chany_bottom_out[5]",
        "chany_bottom_out[8]",
        "chany_bottom_out[9]",
        "chany_top_out_0[10]",
        "chany_top_out_0[13]",
        "chany_top_out_0[14]",
        "chany_top_out_0[16]",
        "chany_top_out_0[1]",
        "chany_top_out_0[20]",
        "chany_top_out_0[21]",
        "chany_top_out_0[22]",
        "chany_top_out_0[2]",
        "chany_top_out_0[4]",
        "chany_top_out_0[8]",
        "chany_top_out_0[9]",
        "chany_bottom_out[29]",
        "gfpga_pad_io_soc_dir[2]",
        "gfpga_pad_io_soc_dir[3]",
        "prog_clk",
        "ccff_head",
        "ccff_head_0",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_5_",
        "chanx_right_in[9]",
        "chanx_right_in[28]",
        "chany_bottom_in[29]",
        "chany_bottom_in[19]",
        "chany_bottom_in[18]",
        "chany_bottom_in[13]",
        "chany_bottom_in[7]",
        "chanx_right_in[20]",
        "chany_bottom_in[4]",
        "chanx_right_in[25]",
        "chanx_right_in[24]",
        "chany_bottom_in[24]",
        "chany_bottom_in[27]",
        "chany_bottom_in[25]",
        "chany_bottom_in[16]",
        "chany_bottom_in[20]",
        "chany_bottom_in[8]",
        "chanx_right_in[22]",
        "chanx_right_in[26]",
        "chanx_right_in[27]",
        "chanx_right_in[21]",
        "chanx_right_in[23]",
        "chany_bottom_in[6]",
        "chany_top_in_0[14]",
        "chany_top_in_0[19]",
        "chany_top_in_0[13]",
        "chany_top_in_0[1]",
        "chany_bottom_in[1]",
        "chany_top_in_0[7]",
        "chany_top_in_0[2]",
        "chany_bottom_in[14]",
        "chany_top_in_0[6]",
        "chany_bottom_in[10]",
        "chany_bottom_in[22]",
        "chany_top_in_0[22]",
        "chany_top_in_0[10]",
        "chany_top_in_0[3]",
        "chany_bottom_in[17]",
        "chany_bottom_in[3]",
        "chany_bottom_in[9]",
        "chany_top_in_0[5]",
        "chany_top_in_0[17]",
        "chany_bottom_in[5]",
        "chany_top_in_0[11]",
        "chany_bottom_in[11]",
        "chany_top_in_0[18]",
        "chany_top_in_0[26]",
        "chany_top_in_0[15]",
        "chany_bottom_in[15]",
        "chany_top_in_0[21]",
        "chany_bottom_in[21]",
        "chany_top_in_0[23]",
        "chany_bottom_in[23]",
        "chany_bottom_in[2]",
        "chany_top_in_0[9]",
        "chany_bottom_in[12]",
        "chany_top_in_0[0]",
        "chany_top_in_0[4]",
        "chany_bottom_in[0]",
        "chany_top_in_0[27]",
        "chany_top_in_0[29]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "chany_top_in_0[16]",
        "chany_top_in_0[20]",
        "chany_top_in_0[25]",
        "chany_top_in_0[12]",
        "chany_top_in_0[8]",
        "chany_top_in_0[24]",
        "chany_top_in_0[28]",
        "isol_n",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_7_",
        "prog_reset",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_6_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_",
        "chany_bottom_in[26]",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_1_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_3_",
        "chanx_right_in[6]",
        "chanx_right_in[2]",
        "chanx_right_in[19]",
        "chanx_right_in[17]",
        "chanx_right_in[29]",
        "chanx_right_in[13]",
        "chanx_right_in[8]",
        "chanx_right_in[3]",
        "chanx_right_in[16]",
        "chanx_right_in[11]",
        "chanx_right_in[15]",
        "chanx_right_in[4]",
        "chanx_right_in[5]",
        "chanx_right_in[0]",
        "chanx_right_in[10]",
        "chanx_right_in[18]",
        "chanx_right_in[12]",
        "chanx_right_in[1]",
        "chanx_right_in[14]",
        "chany_bottom_in[28]",
        "chanx_right_in[7]",
        "VGND",
        "VPWR",
        "reset",
        "test_enable"
      ], [
        "right_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_width_0_height_0_subtile_1__pin_inpad_0_",
        "right_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[0]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[3]",
        "chanx_right_out[0]",
        "ccff_tail_0",
        "ccff_tail",
        "chany_bottom_out[12]",
        "chany_bottom_out[18]",
        "chany_bottom_out[27]",
        "chanx_right_out[10]",
        "chanx_right_out[11]",
        "chanx_right_out[26]",
        "chanx_right_out[5]",
        "chanx_right_out[3]",
        "chanx_right_out[9]",
        "chanx_right_out[7]",
        "chanx_right_out[6]",
        "chany_top_out_0[19]",
        "chany_top_out_0[26]",
        "chany_top_out_0[27]",
        "chany_top_out_0[28]",
        "chany_top_out_0[29]",
        "chany_top_out_0[25]",
        "chany_bottom_out[15]",
        "chany_bottom_out[23]",
        "chany_bottom_out[11]",
        "chany_bottom_out[24]",
        "chany_bottom_out[28]",
        "chany_bottom_out[26]",
        "chany_bottom_out[3]",
        "gfpga_pad_io_soc_dir[0]",
        "gfpga_pad_io_soc_dir[1]",
        "chany_bottom_out[0]",
        "chany_bottom_out[13]",
        "chany_bottom_out[1]",
        "chany_bottom_out[6]",
        "chany_top_out_0[0]",
        "chany_top_out_0[12]",
        "chany_top_out_0[17]",
        "chany_top_out_0[18]",
        "chany_top_out_0[5]",
        "chany_top_out_0[6]",
        "chanx_right_out[29]",
        "chanx_right_out[2]",
        "chany_top_out_0[11]",
        "chanx_right_out[8]",
        "chanx_right_out[12]",
        "chanx_right_out[13]",
        "chanx_right_out[14]",
        "chanx_right_out[15]",
        "chanx_right_out[16]",
        "chanx_right_out[17]",
        "chanx_right_out[18]",
        "chanx_right_out[19]",
        "chanx_right_out[1]",
        "chanx_right_out[20]",
        "chanx_right_out[22]",
        "chanx_right_out[21]",
        "chanx_right_out[23]",
        "chanx_right_out[24]",
        "chanx_right_out[25]",
        "chanx_right_out[27]",
        "chanx_right_out[28]",
        "chanx_right_out[4]",
        "chany_bottom_out[19]",
        "chany_bottom_out[7]",
        "chany_top_out_0[15]",
        "chany_top_out_0[24]",
        "chany_top_out_0[23]",
        "chany_top_out_0[3]",
        "chany_top_out_0[7]",
        "chany_bottom_out[10]",
        "chany_bottom_out[14]",
        "chany_bottom_out[16]",
        "chany_bottom_out[17]",
        "chany_bottom_out[20]",
        "chany_bottom_out[21]",
        "chany_bottom_out[22]",
        "chany_bottom_out[25]",
        "chany_bottom_out[2]",
        "chany_bottom_out[4]",
        "chany_bottom_out[5]",
        "chany_bottom_out[8]",
        "chany_bottom_out[9]",
        "chany_top_out_0[10]",
        "chany_top_out_0[13]",
        "chany_top_out_0[14]",
        "chany_top_out_0[16]",
        "chany_top_out_0[1]",
        "chany_top_out_0[20]",
        "chany_top_out_0[21]",
        "chany_top_out_0[22]",
        "chany_top_out_0[2]",
        "chany_top_out_0[4]",
        "chany_top_out_0[8]",
        "chany_top_out_0[9]",
        "chany_bottom_out[29]",
        "gfpga_pad_io_soc_dir[2]",
        "gfpga_pad_io_soc_dir[3]",
        "prog_clk",
        "ccff_head",
        "ccff_head_0",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_5_",
        "chanx_right_in[9]",
        "chanx_right_in[28]",
        "chany_bottom_in[29]",
        "chany_bottom_in[19]",
        "chany_bottom_in[18]",
        "chany_bottom_in[13]",
        "chany_bottom_in[7]",
        "chanx_right_in[20]",
        "chany_bottom_in[4]",
        "chanx_right_in[25]",
        "chanx_right_in[24]",
        "chany_bottom_in[24]",
        "chany_bottom_in[27]",
        "chany_bottom_in[25]",
        "chany_bottom_in[16]",
        "chany_bottom_in[20]",
        "chany_bottom_in[8]",
        "chanx_right_in[22]",
        "chanx_right_in[26]",
        "chanx_right_in[27]",
        "chanx_right_in[21]",
        "chanx_right_in[23]",
        "chany_bottom_in[6]",
        "chany_top_in_0[14]",
        "chany_top_in_0[19]",
        "chany_top_in_0[13]",
        "chany_top_in_0[1]",
        "chany_bottom_in[1]",
        "chany_top_in_0[7]",
        "chany_top_in_0[2]",
        "chany_bottom_in[14]",
        "chany_top_in_0[6]",
        "chany_bottom_in[10]",
        "chany_bottom_in[22]",
        "chany_top_in_0[22]",
        "chany_top_in_0[10]",
        "chany_top_in_0[3]",
        "chany_bottom_in[17]",
        "chany_bottom_in[3]",
        "chany_bottom_in[9]",
        "chany_top_in_0[5]",
        "chany_top_in_0[17]",
        "chany_bottom_in[5]",
        "chany_top_in_0[11]",
        "chany_bottom_in[11]",
        "chany_top_in_0[18]",
        "chany_top_in_0[26]",
        "chany_top_in_0[15]",
        "chany_bottom_in[15]",
        "chany_top_in_0[21]",
        "chany_bottom_in[21]",
        "chany_top_in_0[23]",
        "chany_bottom_in[23]",
        "chany_bottom_in[2]",
        "chany_top_in_0[9]",
        "chany_bottom_in[12]",
        "chany_top_in_0[0]",
        "chany_top_in_0[4]",
        "chany_bottom_in[0]",
        "chany_top_in_0[27]",
        "chany_top_in_0[29]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "chany_top_in_0[16]",
        "chany_top_in_0[20]",
        "chany_top_in_0[25]",
        "chany_top_in_0[12]",
        "chany_top_in_0[8]",
        "chany_top_in_0[24]",
        "chany_top_in_0[28]",
        "isol_n",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_7_",
        "prog_reset",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_6_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_",
        "chany_bottom_in[26]",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_1_",
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_3_",
        "chanx_right_in[6]",
        "chanx_right_in[2]",
        "chanx_right_in[19]",
        "chanx_right_in[17]",
        "chanx_right_in[29]",
        "chanx_right_in[13]",
        "chanx_right_in[8]",
        "chanx_right_in[3]",
        "chanx_right_in[16]",
        "chanx_right_in[11]",
        "chanx_right_in[15]",
        "chanx_right_in[4]",
        "chanx_right_in[5]",
        "chanx_right_in[0]",
        "chanx_right_in[10]",
        "chanx_right_in[18]",
        "chanx_right_in[12]",
        "chanx_right_in[1]",
        "chanx_right_in[14]",
        "chany_bottom_in[28]",
        "chanx_right_in[7]",
        "VGND",
        "VPWR",
        "reset",
        "test_enable"
      ]
   ]
  },
  {
   "name": [
      "bottom_left_tile",
      "bottom_left_tile"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_fd_sc_hd__mux2_1", 76],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_fd_sc_hd__buf_4", 4],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 130],
         ["sky130_fd_sc_hd__conb_1", 36],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_fd_sc_hd__diode_2", 193],
         ["sky130_fd_sc_hd__clkbuf_2", 33],
         ["sky130_fd_sc_hd__dfrtp_1", 64],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 38],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 77],
         ["sky130_fd_sc_hd__clkbuf_1", 95],
         ["sky130_fd_sc_hd__buf_12", 61],
         ["sky130_fd_sc_hd__clkbuf_8", 1],
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__dfrtp_2", 7],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 2],
         ["sky130_fd_sc_hd__dfrtp_4", 1],
         ["sky130_fd_sc_hd__clkbuf_16", 9],
         ["sky130_fd_sc_hd__clkbuf_4", 1],
         ["sky130_fd_sc_hd__buf_6", 1 ]
       ], [
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_fd_sc_hd__mux2_1", 76 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_fd_sc_hd__buf_4", 4 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 130 ],
         ["sky130_fd_sc_hd__conb_1", 36 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_fd_sc_hd__diode_2", 193 ],
         ["sky130_fd_sc_hd__clkbuf_2", 33 ],
         ["sky130_fd_sc_hd__dfrtp_1", 64 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 38 ],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 77 ],
         ["sky130_fd_sc_hd__clkbuf_1", 95 ],
         ["sky130_fd_sc_hd__buf_12", 61 ],
         ["sky130_fd_sc_hd__clkbuf_8", 1 ],
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__dfrtp_2", 7 ],
         ["sky130_fd_sc_hd__dlygate4sd3_1", 2 ],
         ["sky130_fd_sc_hd__dfrtp_4", 1 ],
         ["sky130_fd_sc_hd__clkbuf_16", 9 ],
         ["sky130_fd_sc_hd__clkbuf_4", 1 ],
         ["sky130_fd_sc_hd__buf_6", 1 ]
       ]
   ],
   "nets": [
    745,
    745
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_",
        "ccff_tail",
        "chany_top_out[28]",
        "chany_top_out[27]",
        "chany_top_out[26]",
        "chany_top_out[25]",
        "chanx_right_out[16]",
        "chany_top_out[29]",
        "chany_top_out[17]",
        "chanx_right_out[12]",
        "chanx_right_out[5]",
        "chany_top_out[24]",
        "chany_top_out[5]",
        "chanx_right_out[7]",
        "chanx_right_out[13]",
        "chanx_right_out[6]",
        "chanx_right_out[18]",
        "chany_top_out[0]",
        "chany_top_out[3]",
        "chany_top_out[2]",
        "chany_top_out[19]",
        "chany_top_out[16]",
        "chany_top_out[9]",
        "chany_top_out[8]",
        "chanx_right_out[3]",
        "chanx_right_out[27]",
        "chany_top_out[21]",
        "chanx_right_out[15]",
        "chanx_right_out[22]",
        "chanx_right_out[23]",
        "chanx_right_out[4]",
        "chany_top_out[20]",
        "chany_top_out[15]",
        "chany_top_out[4]",
        "chany_top_out[6]",
        "chanx_right_out[29]",
        "chany_top_out[7]",
        "chany_top_out[13]",
        "chany_top_out[12]",
        "chanx_right_out[25]",
        "chanx_right_out[28]",
        "chanx_right_out[24]",
        "chanx_right_out[26]",
        "chany_top_out[14]",
        "chany_top_out[22]",
        "chany_top_out[23]",
        "chanx_right_out[20]",
        "chanx_right_out[14]",
        "chanx_right_out[21]",
        "chanx_right_out[17]",
        "chanx_right_out[9]",
        "chanx_right_out[8]",
        "chany_top_out[11]",
        "chanx_right_out[19]",
        "chany_top_out[10]",
        "chany_top_out[1]",
        "chany_top_out[18]",
        "chanx_right_out[11]",
        "chanx_right_out[10]",
        "chanx_right_out[2]",
        "chanx_right_out[1]",
        "chanx_right_out[0]",
        "prog_clk",
        "ccff_head",
        "chany_top_in[26]",
        "chany_top_in[18]",
        "chany_top_in[10]",
        "chany_top_in[9]",
        "chany_top_in[16]",
        "chany_top_in[22]",
        "chany_top_in[28]",
        "chany_top_in[25]",
        "chany_top_in[29]",
        "prog_reset",
        "chany_top_in[13]",
        "chany_top_in[7]",
        "chany_top_in[17]",
        "chany_top_in[0]",
        "chany_top_in[14]",
        "chanx_right_in[19]",
        "chanx_right_in[22]",
        "chanx_right_in[23]",
        "chanx_right_in[3]",
        "chanx_right_in[4]",
        "chanx_right_in[5]",
        "chanx_right_in[6]",
        "chanx_right_in[11]",
        "chanx_right_in[12]",
        "chanx_right_in[14]",
        "chanx_right_in[7]",
        "chanx_right_in[1]",
        "chanx_right_in[18]",
        "chanx_right_in[2]",
        "chany_top_in[4]",
        "chany_top_in[19]",
        "chanx_right_in[15]",
        "chanx_right_in[29]",
        "chanx_right_in[8]",
        "chanx_right_in[16]",
        "chanx_right_in[25]",
        "chanx_right_in[28]",
        "chany_top_in[27]",
        "chanx_right_in[20]",
        "chanx_right_in[21]",
        "chanx_right_in[27]",
        "chanx_right_in[13]",
        "chany_top_in[15]",
        "chany_top_in[5]",
        "chany_top_in[6]",
        "chany_top_in[8]",
        "chany_top_in[21]",
        "chany_top_in[23]",
        "chany_top_in[24]",
        "chanx_right_in[24]",
        "chanx_right_in[26]",
        "chanx_right_in[10]",
        "chany_top_in[11]",
        "chany_top_in[2]",
        "chany_top_in[1]",
        "chanx_right_in[9]",
        "chanx_right_in[0]",
        "chanx_right_in[17]",
        "chany_top_in[12]",
        "chany_top_in[20]",
        "chany_top_in[3]",
        "VGND",
        "VPWR",
        "reset",
        "test_enable"
      ], [
        "right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_",
        "right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_",
        "top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_",
        "ccff_tail",
        "chany_top_out[28]",
        "chany_top_out[27]",
        "chany_top_out[26]",
        "chany_top_out[25]",
        "chanx_right_out[16]",
        "chany_top_out[29]",
        "chany_top_out[17]",
        "chanx_right_out[12]",
        "chanx_right_out[5]",
        "chany_top_out[24]",
        "chany_top_out[5]",
        "chanx_right_out[7]",
        "chanx_right_out[13]",
        "chanx_right_out[6]",
        "chanx_right_out[18]",
        "chany_top_out[0]",
        "chany_top_out[3]",
        "chany_top_out[2]",
        "chany_top_out[19]",
        "chany_top_out[16]",
        "chany_top_out[9]",
        "chany_top_out[8]",
        "chanx_right_out[3]",
        "chanx_right_out[27]",
        "chany_top_out[21]",
        "chanx_right_out[15]",
        "chanx_right_out[22]",
        "chanx_right_out[23]",
        "chanx_right_out[4]",
        "chany_top_out[20]",
        "chany_top_out[15]",
        "chany_top_out[4]",
        "chany_top_out[6]",
        "chanx_right_out[29]",
        "chany_top_out[7]",
        "chany_top_out[13]",
        "chany_top_out[12]",
        "chanx_right_out[25]",
        "chanx_right_out[28]",
        "chanx_right_out[24]",
        "chanx_right_out[26]",
        "chany_top_out[14]",
        "chany_top_out[22]",
        "chany_top_out[23]",
        "chanx_right_out[20]",
        "chanx_right_out[14]",
        "chanx_right_out[21]",
        "chanx_right_out[17]",
        "chanx_right_out[9]",
        "chanx_right_out[8]",
        "chany_top_out[11]",
        "chanx_right_out[19]",
        "chany_top_out[10]",
        "chany_top_out[1]",
        "chany_top_out[18]",
        "chanx_right_out[11]",
        "chanx_right_out[10]",
        "chanx_right_out[2]",
        "chanx_right_out[1]",
        "chanx_right_out[0]",
        "prog_clk",
        "ccff_head",
        "chany_top_in[26]",
        "chany_top_in[18]",
        "chany_top_in[10]",
        "chany_top_in[9]",
        "chany_top_in[16]",
        "chany_top_in[22]",
        "chany_top_in[28]",
        "chany_top_in[25]",
        "chany_top_in[29]",
        "prog_reset",
        "chany_top_in[13]",
        "chany_top_in[7]",
        "chany_top_in[17]",
        "chany_top_in[0]",
        "chany_top_in[14]",
        "chanx_right_in[19]",
        "chanx_right_in[22]",
        "chanx_right_in[23]",
        "chanx_right_in[3]",
        "chanx_right_in[4]",
        "chanx_right_in[5]",
        "chanx_right_in[6]",
        "chanx_right_in[11]",
        "chanx_right_in[12]",
        "chanx_right_in[14]",
        "chanx_right_in[7]",
        "chanx_right_in[1]",
        "chanx_right_in[18]",
        "chanx_right_in[2]",
        "chany_top_in[4]",
        "chany_top_in[19]",
        "chanx_right_in[15]",
        "chanx_right_in[29]",
        "chanx_right_in[8]",
        "chanx_right_in[16]",
        "chanx_right_in[25]",
        "chanx_right_in[28]",
        "chany_top_in[27]",
        "chanx_right_in[20]",
        "chanx_right_in[21]",
        "chanx_right_in[27]",
        "chanx_right_in[13]",
        "chany_top_in[15]",
        "chany_top_in[5]",
        "chany_top_in[6]",
        "chany_top_in[8]",
        "chany_top_in[21]",
        "chany_top_in[23]",
        "chany_top_in[24]",
        "chanx_right_in[24]",
        "chanx_right_in[26]",
        "chanx_right_in[10]",
        "chany_top_in[11]",
        "chany_top_in[2]",
        "chany_top_in[1]",
        "chanx_right_in[9]",
        "chanx_right_in[0]",
        "chanx_right_in[17]",
        "chany_top_in[12]",
        "chany_top_in[20]",
        "chany_top_in[3]",
        "VGND",
        "VPWR",
        "reset",
        "test_enable"
      ]
   ]
  },
  {
   "name": [
      "top_right_tile",
      "top_right_tile"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_fd_sc_hd__dfrtp_1", 443],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_fd_sc_hd__conb_1", 144],
         ["sky130_fd_sc_hd__mux2_1", 822],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 551],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 71],
         ["sky130_fd_sc_hd__clkbuf_16", 73],
         ["sky130_fd_sc_hd__diode_2", 315],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_fd_sc_hd__clkbuf_2", 114],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_fd_sc_hd__clkbuf_1", 159],
         ["sky130_fd_sc_hd__buf_4", 31],
         ["sky130_fd_sc_hd__inv_1", 8],
         ["sky130_fd_sc_hd__or2_1", 8],
         ["sky130_fd_sc_hd__mux2_4", 12],
         ["sky130_fd_sc_hd__buf_12", 89],
         ["sky130_fd_sc_hd__sdfrtp_1", 15],
         ["sky130_fd_sc_hd__mux2_8", 4],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 22],
         ["sky130_fd_sc_hd__clkbuf_4", 30],
         ["sky130_fd_sc_hd__or2b_2", 8],
         ["sky130_fd_sc_hd__dfrtp_2", 53],
         ["sky130_fd_sc_hd__sdfrtp_2", 1],
         ["sky130_fd_sc_hd__dfrtp_4", 28],
         ["sky130_fd_sc_hd__ebufn_8", 16],
         ["sky130_fd_sc_hd__buf_6", 11],
         ["sky130_fd_sc_hd__buf_2", 19],
         ["sky130_fd_sc_hd__clkbuf_8", 15],
         ["sky130_fd_sc_hd__mux2_2", 1 ]
       ], [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_fd_sc_hd__dfrtp_1", 443 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_fd_sc_hd__conb_1", 144 ],
         ["sky130_fd_sc_hd__mux2_1", 822 ],
         ["sky130_fd_sc_hd__clkdlybuf4s25_1", 551 ],
         ["sky130_fd_sc_hd__clkdlybuf4s50_1", 71 ],
         ["sky130_fd_sc_hd__clkbuf_16", 73 ],
         ["sky130_fd_sc_hd__diode_2", 315 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_fd_sc_hd__clkbuf_2", 114 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_fd_sc_hd__clkbuf_1", 159 ],
         ["sky130_fd_sc_hd__buf_4", 31 ],
         ["sky130_fd_sc_hd__inv_1", 8 ],
         ["sky130_fd_sc_hd__or2_1", 8 ],
         ["sky130_fd_sc_hd__mux2_4", 12 ],
         ["sky130_fd_sc_hd__buf_12", 89 ],
         ["sky130_fd_sc_hd__sdfrtp_1", 15 ],
         ["sky130_fd_sc_hd__mux2_8", 4 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 22 ],
         ["sky130_fd_sc_hd__clkbuf_4", 30 ],
         ["sky130_fd_sc_hd__or2b_2", 8 ],
         ["sky130_fd_sc_hd__dfrtp_2", 53 ],
         ["sky130_fd_sc_hd__sdfrtp_2", 1 ],
         ["sky130_fd_sc_hd__dfrtp_4", 28 ],
         ["sky130_fd_sc_hd__ebufn_8", 16 ],
         ["sky130_fd_sc_hd__buf_6", 11 ],
         ["sky130_fd_sc_hd__buf_2", 19 ],
         ["sky130_fd_sc_hd__clkbuf_8", 15 ],
         ["sky130_fd_sc_hd__mux2_2", 1 ]
       ]
   ],
   "nets": [
    2973,
    2973
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "left_width_0_height_0_subtile_3__pin_inpad_0_",
        "left_width_0_height_0_subtile_2__pin_inpad_0_",
        "left_width_0_height_0_subtile_0__pin_inpad_0_",
        "left_width_0_height_0_subtile_1__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_0__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_3__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_2__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_1__pin_inpad_0_",
        "gfpga_pad_io_soc_out_0[3]",
        "gfpga_pad_io_soc_out_0[1]",
        "gfpga_pad_io_soc_out_0[2]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out_0[0]",
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[0]",
        "top_width_0_height_0_subtile_0__pin_O_0_",
        "top_width_0_height_0_subtile_0__pin_O_5_",
        "top_width_0_height_0_subtile_0__pin_O_6_",
        "top_width_0_height_0_subtile_0__pin_O_4_",
        "top_width_0_height_0_subtile_0__pin_O_3_",
        "top_width_0_height_0_subtile_0__pin_O_2_",
        "top_width_0_height_0_subtile_0__pin_O_1_",
        "right_width_0_height_0_subtile_0__pin_O_8_",
        "top_width_0_height_0_subtile_0__pin_O_7_",
        "right_width_0_height_0_subtile_0__pin_O_15_",
        "right_width_0_height_0_subtile_0__pin_O_14_",
        "right_width_0_height_0_subtile_0__pin_O_13_",
        "right_width_0_height_0_subtile_0__pin_O_9_",
        "right_width_0_height_0_subtile_0__pin_O_12_",
        "right_width_0_height_0_subtile_0__pin_O_10_",
        "right_width_0_height_0_subtile_0__pin_O_11_",
        "bottom_width_0_height_0_subtile_0__pin_reg_out_0_",
        "ccff_tail_0",
        "ccff_tail",
        "chany_bottom_out[10]",
        "chany_bottom_out[12]",
        "chany_bottom_out[2]",
        "chany_bottom_out[19]",
        "chany_bottom_out[24]",
        "chany_bottom_out[9]",
        "chanx_left_out[0]",
        "chany_bottom_out[6]",
        "chany_bottom_out[23]",
        "chanx_left_out[3]",
        "chanx_left_out[5]",
        "chany_bottom_out[5]",
        "chany_bottom_out[15]",
        "chany_bottom_out[16]",
        "chany_bottom_out[3]",
        "chanx_left_out[10]",
        "chanx_left_out[6]",
        "chanx_left_out[2]",
        "chany_bottom_out[0]",
        "chanx_left_out[4]",
        "chany_bottom_out[4]",
        "gfpga_pad_io_soc_dir_0[1]",
        "gfpga_pad_io_soc_dir_0[2]",
        "gfpga_pad_io_soc_dir_0[0]",
        "gfpga_pad_io_soc_dir[2]",
        "chanx_left_out[12]",
        "chanx_left_out[18]",
        "chanx_left_out[20]",
        "chanx_left_out[22]",
        "chanx_left_out[7]",
        "chanx_left_out[9]",
        "chany_bottom_out[21]",
        "chanx_left_out[19]",
        "chanx_left_out[1]",
        "chanx_left_out[21]",
        "chanx_left_out[26]",
        "chanx_left_out[8]",
        "sc_out",
        "gfpga_pad_io_soc_dir[3]",
        "gfpga_pad_io_soc_dir[1]",
        "gfpga_pad_io_soc_dir[0]",
        "chanx_left_out[29]",
        "chany_bottom_out[26]",
        "chanx_left_out[27]",
        "chany_bottom_out[27]",
        "chany_bottom_out[8]",
        "bottom_width_0_height_0_subtile_0__pin_cout_0_",
        "chany_bottom_out[11]",
        "chany_bottom_out[25]",
        "chany_bottom_out[28]",
        "chany_bottom_out[29]",
        "chanx_left_out[28]",
        "chanx_left_out[25]",
        "chanx_left_out[14]",
        "chanx_left_out[24]",
        "chany_bottom_out[13]",
        "chany_bottom_out[14]",
        "chany_bottom_out[18]",
        "chany_bottom_out[20]",
        "chany_bottom_out[22]",
        "gfpga_pad_io_soc_dir_0[3]",
        "chanx_left_out[13]",
        "chanx_left_out[15]",
        "chanx_left_out[16]",
        "chany_bottom_out[1]",
        "chany_bottom_out[7]",
        "chanx_left_out[11]",
        "chanx_left_out[17]",
        "chany_bottom_out[17]",
        "chanx_left_out[23]",
        "clk0",
        "prog_clk",
        "chanx_left_in[21]",
        "chany_bottom_in[6]",
        "sc_in",
        "reset",
        "top_width_0_height_0_subtile_0__pin_reg_in_0_",
        "chanx_left_in[29]",
        "chanx_left_in[24]",
        "chanx_left_in[10]",
        "top_width_0_height_0_subtile_0__pin_cin_0_",
        "chanx_left_in[6]",
        "test_enable",
        "chanx_left_in[0]",
        "ccff_head_0_0",
        "ccff_head_1",
        "chany_bottom_in[14]",
        "chany_bottom_in[13]",
        "chany_bottom_in[1]",
        "chany_bottom_in[9]",
        "chany_bottom_in[19]",
        "chanx_left_in[16]",
        "chanx_left_in[22]",
        "chany_bottom_in[27]",
        "chanx_left_in[7]",
        "chanx_left_in[27]",
        "chanx_left_in[8]",
        "chany_bottom_in[24]",
        "chanx_left_in[9]",
        "chanx_left_in[2]",
        "chany_bottom_in[0]",
        "chanx_left_in[5]",
        "chany_bottom_in[23]",
        "chany_bottom_in[2]",
        "chany_bottom_in[4]",
        "chany_bottom_in[12]",
        "chany_bottom_in[18]",
        "chany_bottom_in[20]",
        "chany_bottom_in[5]",
        "chanx_left_in[23]",
        "chanx_left_in[19]",
        "chanx_left_in[17]",
        "chany_bottom_in[17]",
        "chanx_left_in[11]",
        "chany_bottom_in[3]",
        "chanx_left_in[3]",
        "chany_bottom_in[11]",
        "chanx_left_in[1]",
        "chany_bottom_in[21]",
        "chany_bottom_in[7]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "gfpga_pad_io_soc_in_0[0]",
        "gfpga_pad_io_soc_in_0[1]",
        "gfpga_pad_io_soc_in_0[2]",
        "gfpga_pad_io_soc_in_0[3]",
        "isol_n",
        "chany_bottom_in[29]",
        "chany_bottom_in[26]",
        "chanx_left_in[26]",
        "chany_bottom_in[25]",
        "chany_bottom_in[28]",
        "chanx_left_in[25]",
        "chanx_left_in[28]",
        "chanx_left_in[4]",
        "chanx_left_in[20]",
        "chany_bottom_in[8]",
        "prog_reset",
        "chanx_left_in[18]",
        "chanx_left_in[12]",
        "chany_bottom_in[22]",
        "chany_bottom_in[10]",
        "chanx_left_in[15]",
        "chanx_left_in[13]",
        "chany_bottom_in[16]",
        "chany_bottom_in[15]",
        "chanx_left_in[14]",
        "VGND",
        "VPWR"
      ], [
        "left_width_0_height_0_subtile_3__pin_inpad_0_",
        "left_width_0_height_0_subtile_2__pin_inpad_0_",
        "left_width_0_height_0_subtile_0__pin_inpad_0_",
        "left_width_0_height_0_subtile_1__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_0__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_3__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_2__pin_inpad_0_",
        "bottom_width_0_height_0_subtile_1__pin_inpad_0_",
        "gfpga_pad_io_soc_out_0[3]",
        "gfpga_pad_io_soc_out_0[1]",
        "gfpga_pad_io_soc_out_0[2]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out_0[0]",
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[0]",
        "top_width_0_height_0_subtile_0__pin_O_0_",
        "top_width_0_height_0_subtile_0__pin_O_5_",
        "top_width_0_height_0_subtile_0__pin_O_6_",
        "top_width_0_height_0_subtile_0__pin_O_4_",
        "top_width_0_height_0_subtile_0__pin_O_3_",
        "top_width_0_height_0_subtile_0__pin_O_2_",
        "top_width_0_height_0_subtile_0__pin_O_1_",
        "right_width_0_height_0_subtile_0__pin_O_8_",
        "top_width_0_height_0_subtile_0__pin_O_7_",
        "right_width_0_height_0_subtile_0__pin_O_15_",
        "right_width_0_height_0_subtile_0__pin_O_14_",
        "right_width_0_height_0_subtile_0__pin_O_13_",
        "right_width_0_height_0_subtile_0__pin_O_9_",
        "right_width_0_height_0_subtile_0__pin_O_12_",
        "right_width_0_height_0_subtile_0__pin_O_10_",
        "right_width_0_height_0_subtile_0__pin_O_11_",
        "bottom_width_0_height_0_subtile_0__pin_reg_out_0_",
        "ccff_tail_0",
        "ccff_tail",
        "chany_bottom_out[10]",
        "chany_bottom_out[12]",
        "chany_bottom_out[2]",
        "chany_bottom_out[19]",
        "chany_bottom_out[24]",
        "chany_bottom_out[9]",
        "chanx_left_out[0]",
        "chany_bottom_out[6]",
        "chany_bottom_out[23]",
        "chanx_left_out[3]",
        "chanx_left_out[5]",
        "chany_bottom_out[5]",
        "chany_bottom_out[15]",
        "chany_bottom_out[16]",
        "chany_bottom_out[3]",
        "chanx_left_out[10]",
        "chanx_left_out[6]",
        "chanx_left_out[2]",
        "chany_bottom_out[0]",
        "chanx_left_out[4]",
        "chany_bottom_out[4]",
        "gfpga_pad_io_soc_dir_0[1]",
        "gfpga_pad_io_soc_dir_0[2]",
        "gfpga_pad_io_soc_dir_0[0]",
        "gfpga_pad_io_soc_dir[2]",
        "chanx_left_out[12]",
        "chanx_left_out[18]",
        "chanx_left_out[20]",
        "chanx_left_out[22]",
        "chanx_left_out[7]",
        "chanx_left_out[9]",
        "chany_bottom_out[21]",
        "chanx_left_out[19]",
        "chanx_left_out[1]",
        "chanx_left_out[21]",
        "chanx_left_out[26]",
        "chanx_left_out[8]",
        "sc_out",
        "gfpga_pad_io_soc_dir[3]",
        "gfpga_pad_io_soc_dir[1]",
        "gfpga_pad_io_soc_dir[0]",
        "chanx_left_out[29]",
        "chany_bottom_out[26]",
        "chanx_left_out[27]",
        "chany_bottom_out[27]",
        "chany_bottom_out[8]",
        "bottom_width_0_height_0_subtile_0__pin_cout_0_",
        "chany_bottom_out[11]",
        "chany_bottom_out[25]",
        "chany_bottom_out[28]",
        "chany_bottom_out[29]",
        "chanx_left_out[28]",
        "chanx_left_out[25]",
        "chanx_left_out[14]",
        "chanx_left_out[24]",
        "chany_bottom_out[13]",
        "chany_bottom_out[14]",
        "chany_bottom_out[18]",
        "chany_bottom_out[20]",
        "chany_bottom_out[22]",
        "gfpga_pad_io_soc_dir_0[3]",
        "chanx_left_out[13]",
        "chanx_left_out[15]",
        "chanx_left_out[16]",
        "chany_bottom_out[1]",
        "chany_bottom_out[7]",
        "chanx_left_out[11]",
        "chanx_left_out[17]",
        "chany_bottom_out[17]",
        "chanx_left_out[23]",
        "clk0",
        "prog_clk",
        "chanx_left_in[21]",
        "chany_bottom_in[6]",
        "sc_in",
        "reset",
        "top_width_0_height_0_subtile_0__pin_reg_in_0_",
        "chanx_left_in[29]",
        "chanx_left_in[24]",
        "chanx_left_in[10]",
        "top_width_0_height_0_subtile_0__pin_cin_0_",
        "chanx_left_in[6]",
        "test_enable",
        "chanx_left_in[0]",
        "ccff_head_0_0",
        "ccff_head_1",
        "chany_bottom_in[14]",
        "chany_bottom_in[13]",
        "chany_bottom_in[1]",
        "chany_bottom_in[9]",
        "chany_bottom_in[19]",
        "chanx_left_in[16]",
        "chanx_left_in[22]",
        "chany_bottom_in[27]",
        "chanx_left_in[7]",
        "chanx_left_in[27]",
        "chanx_left_in[8]",
        "chany_bottom_in[24]",
        "chanx_left_in[9]",
        "chanx_left_in[2]",
        "chany_bottom_in[0]",
        "chanx_left_in[5]",
        "chany_bottom_in[23]",
        "chany_bottom_in[2]",
        "chany_bottom_in[4]",
        "chany_bottom_in[12]",
        "chany_bottom_in[18]",
        "chany_bottom_in[20]",
        "chany_bottom_in[5]",
        "chanx_left_in[23]",
        "chanx_left_in[19]",
        "chanx_left_in[17]",
        "chany_bottom_in[17]",
        "chanx_left_in[11]",
        "chany_bottom_in[3]",
        "chanx_left_in[3]",
        "chany_bottom_in[11]",
        "chanx_left_in[1]",
        "chany_bottom_in[21]",
        "chany_bottom_in[7]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[3]",
        "gfpga_pad_io_soc_in_0[0]",
        "gfpga_pad_io_soc_in_0[1]",
        "gfpga_pad_io_soc_in_0[2]",
        "gfpga_pad_io_soc_in_0[3]",
        "isol_n",
        "chany_bottom_in[29]",
        "chany_bottom_in[26]",
        "chanx_left_in[26]",
        "chany_bottom_in[25]",
        "chany_bottom_in[28]",
        "chanx_left_in[25]",
        "chanx_left_in[28]",
        "chanx_left_in[4]",
        "chanx_left_in[20]",
        "chany_bottom_in[8]",
        "prog_reset",
        "chanx_left_in[18]",
        "chanx_left_in[12]",
        "chany_bottom_in[22]",
        "chany_bottom_in[10]",
        "chanx_left_in[15]",
        "chanx_left_in[13]",
        "chany_bottom_in[16]",
        "chany_bottom_in[15]",
        "chanx_left_in[14]",
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "fpga_core",
      "fpga_core"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_fd_sc_hd__diode_2", 697],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__buf_12", 168],
         ["sky130_fd_sc_hd__clkbuf_16", 32],
         ["sky130_fd_sc_hd__buf_8", 24],
         ["sky130_fd_sc_hd__clkbuf_8", 24],
         ["right_tile", 7],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 25],
         ["sky130_fd_sc_hd__buf_4", 3],
         ["tile", 49],
         ["sky130_fd_sc_hd__conb_1", 17],
         ["sky130_fd_sc_hd__clkbuf_1", 36],
         ["bottom_tile", 7],
         ["top_tile", 7],
         ["sky130_fd_sc_hd__clkbuf_2", 36],
         ["sky130_fd_sc_hd__buf_6", 45],
         ["bottom_right_tile", 1],
         ["sky130_fd_sc_hd__buf_2", 29],
         ["sky130_fd_sc_hd__clkbuf_4", 4],
         ["top_left_tile", 1],
         ["left_tile", 7],
         ["bottom_left_tile", 1],
         ["top_right_tile", 1 ]
       ], [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_fd_sc_hd__diode_2", 697 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__buf_12", 168 ],
         ["sky130_fd_sc_hd__clkbuf_16", 32 ],
         ["sky130_fd_sc_hd__buf_8", 24 ],
         ["sky130_fd_sc_hd__clkbuf_8", 24 ],
         ["right_tile", 7 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 25 ],
         ["sky130_fd_sc_hd__buf_4", 3 ],
         ["tile", 49 ],
         ["sky130_fd_sc_hd__conb_1", 17 ],
         ["sky130_fd_sc_hd__clkbuf_1", 36 ],
         ["bottom_tile", 7 ],
         ["top_tile", 7 ],
         ["sky130_fd_sc_hd__clkbuf_2", 36 ],
         ["sky130_fd_sc_hd__buf_6", 45 ],
         ["bottom_right_tile", 1 ],
         ["sky130_fd_sc_hd__buf_2", 29 ],
         ["sky130_fd_sc_hd__clkbuf_4", 4 ],
         ["top_left_tile", 1 ],
         ["left_tile", 7 ],
         ["bottom_left_tile", 1 ],
         ["top_right_tile", 1 ]
       ]
   ],
   "nets": [
    11006,
    11006
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "gfpga_pad_io_soc_dir[7]",
        "gfpga_pad_io_soc_dir[6]",
        "gfpga_pad_io_soc_dir[89]",
        "gfpga_pad_io_soc_dir[79]",
        "gfpga_pad_io_soc_dir[98]",
        "gfpga_pad_io_soc_dir[102]",
        "gfpga_pad_io_soc_dir[110]",
        "gfpga_pad_io_soc_dir[14]",
        "gfpga_pad_io_soc_dir[11]",
        "gfpga_pad_io_soc_dir[10]",
        "gfpga_pad_io_soc_dir[101]",
        "gfpga_pad_io_soc_dir[109]",
        "gfpga_pad_io_soc_dir[32]",
        "gfpga_pad_io_soc_dir[31]",
        "gfpga_pad_io_soc_dir[127]",
        "gfpga_pad_io_soc_dir[106]",
        "gfpga_pad_io_soc_dir[3]",
        "gfpga_pad_io_soc_dir[2]",
        "gfpga_pad_io_soc_dir[105]",
        "gfpga_pad_io_soc_dir[19]",
        "gfpga_pad_io_soc_dir[23]",
        "gfpga_pad_io_soc_dir[27]",
        "gfpga_pad_io_soc_dir[113]",
        "gfpga_pad_io_soc_dir[117]",
        "gfpga_pad_io_soc_dir[121]",
        "gfpga_pad_io_soc_dir[15]",
        "gfpga_pad_io_soc_dir[33]",
        "gfpga_pad_io_soc_dir[86]",
        "gfpga_pad_io_soc_dir[83]",
        "gfpga_pad_io_soc_dir[92]",
        "gfpga_pad_io_soc_dir[82]",
        "gfpga_pad_io_soc_dir[90]",
        "gfpga_pad_io_soc_dir[9]",
        "gfpga_pad_io_soc_dir[8]",
        "gfpga_pad_io_soc_dir[99]",
        "gfpga_pad_io_soc_dir[88]",
        "gfpga_pad_io_soc_dir[97]",
        "gfpga_pad_io_soc_dir[0]",
        "gfpga_pad_io_soc_dir[13]",
        "ccff_tail",
        "gfpga_pad_io_soc_dir[12]",
        "gfpga_pad_io_soc_dir[100]",
        "gfpga_pad_io_soc_dir[108]",
        "gfpga_pad_io_soc_dir[41]",
        "gfpga_pad_io_soc_dir[107]",
        "gfpga_pad_io_soc_dir[40]",
        "gfpga_pad_io_soc_dir[30]",
        "gfpga_pad_io_soc_dir[126]",
        "gfpga_pad_io_soc_dir[1]",
        "gfpga_pad_io_soc_dir[125]",
        "gfpga_pad_io_soc_dir[39]",
        "gfpga_pad_io_soc_dir[29]",
        "gfpga_pad_io_soc_dir[124]",
        "gfpga_pad_io_soc_dir[104]",
        "gfpga_pad_io_soc_dir[38]",
        "gfpga_pad_io_soc_dir[28]",
        "gfpga_pad_io_soc_dir[18]",
        "gfpga_pad_io_soc_dir[22]",
        "gfpga_pad_io_soc_dir[115]",
        "gfpga_pad_io_soc_dir[119]",
        "gfpga_pad_io_soc_dir[123]",
        "gfpga_pad_io_soc_dir[103]",
        "gfpga_pad_io_soc_dir[111]",
        "gfpga_pad_io_soc_dir[37]",
        "gfpga_pad_io_soc_dir[17]",
        "gfpga_pad_io_soc_dir[21]",
        "gfpga_pad_io_soc_dir[114]",
        "gfpga_pad_io_soc_dir[118]",
        "gfpga_pad_io_soc_dir[122]",
        "gfpga_pad_io_soc_dir[112]",
        "gfpga_pad_io_soc_dir[116]",
        "gfpga_pad_io_soc_dir[120]",
        "gfpga_pad_io_soc_dir[36]",
        "gfpga_pad_io_soc_dir[26]",
        "gfpga_pad_io_soc_dir[16]",
        "gfpga_pad_io_soc_dir[20]",
        "gfpga_pad_io_soc_dir[35]",
        "gfpga_pad_io_soc_dir[25]",
        "gfpga_pad_io_soc_dir[34]",
        "gfpga_pad_io_soc_dir[24]",
        "gfpga_pad_io_soc_dir[50]",
        "gfpga_pad_io_soc_dir[5]",
        "gfpga_pad_io_soc_dir[4]",
        "gfpga_pad_io_soc_dir[69]",
        "gfpga_pad_io_soc_dir[59]",
        "gfpga_pad_io_soc_dir[49]",
        "gfpga_pad_io_soc_dir[78]",
        "gfpga_pad_io_soc_dir[68]",
        "gfpga_pad_io_soc_dir[58]",
        "gfpga_pad_io_soc_dir[48]",
        "gfpga_pad_io_soc_dir[87]",
        "gfpga_pad_io_soc_dir[77]",
        "gfpga_pad_io_soc_dir[67]",
        "gfpga_pad_io_soc_dir[57]",
        "gfpga_pad_io_soc_dir[47]",
        "gfpga_pad_io_soc_dir[96]",
        "gfpga_pad_io_soc_dir[76]",
        "gfpga_pad_io_soc_dir[66]",
        "gfpga_pad_io_soc_dir[56]",
        "gfpga_pad_io_soc_dir[46]",
        "gfpga_pad_io_soc_dir[95]",
        "gfpga_pad_io_soc_dir[85]",
        "gfpga_pad_io_soc_dir[75]",
        "gfpga_pad_io_soc_dir[65]",
        "gfpga_pad_io_soc_dir[55]",
        "gfpga_pad_io_soc_dir[45]",
        "gfpga_pad_io_soc_dir[94]",
        "gfpga_pad_io_soc_dir[84]",
        "gfpga_pad_io_soc_dir[74]",
        "gfpga_pad_io_soc_dir[64]",
        "gfpga_pad_io_soc_dir[54]",
        "gfpga_pad_io_soc_dir[44]",
        "gfpga_pad_io_soc_dir[93]",
        "gfpga_pad_io_soc_dir[73]",
        "gfpga_pad_io_soc_dir[63]",
        "gfpga_pad_io_soc_dir[53]",
        "gfpga_pad_io_soc_dir[43]",
        "gfpga_pad_io_soc_dir[72]",
        "gfpga_pad_io_soc_dir[62]",
        "gfpga_pad_io_soc_dir[52]",
        "gfpga_pad_io_soc_dir[42]",
        "gfpga_pad_io_soc_dir[91]",
        "gfpga_pad_io_soc_dir[81]",
        "gfpga_pad_io_soc_dir[71]",
        "gfpga_pad_io_soc_dir[61]",
        "gfpga_pad_io_soc_dir[51]",
        "sc_tail",
        "gfpga_pad_io_soc_dir[80]",
        "gfpga_pad_io_soc_dir[70]",
        "gfpga_pad_io_soc_dir[60]",
        "gfpga_pad_io_soc_out[96]",
        "gfpga_pad_io_soc_out[97]",
        "gfpga_pad_io_soc_out[98]",
        "gfpga_pad_io_soc_out[99]",
        "gfpga_pad_io_soc_out[104]",
        "gfpga_pad_io_soc_out[105]",
        "gfpga_pad_io_soc_out[106]",
        "gfpga_pad_io_soc_out[107]",
        "gfpga_pad_io_soc_out[100]",
        "gfpga_pad_io_soc_out[108]",
        "gfpga_pad_io_soc_out[101]",
        "gfpga_pad_io_soc_out[109]",
        "gfpga_pad_io_soc_out[102]",
        "gfpga_pad_io_soc_out[110]",
        "gfpga_pad_io_soc_out[103]",
        "gfpga_pad_io_soc_out[111]",
        "gfpga_pad_io_soc_out[112]",
        "gfpga_pad_io_soc_out[116]",
        "gfpga_pad_io_soc_out[120]",
        "gfpga_pad_io_soc_out[113]",
        "gfpga_pad_io_soc_out[117]",
        "gfpga_pad_io_soc_out[121]",
        "gfpga_pad_io_soc_out[114]",
        "gfpga_pad_io_soc_out[118]",
        "gfpga_pad_io_soc_out[122]",
        "gfpga_pad_io_soc_out[115]",
        "gfpga_pad_io_soc_out[119]",
        "gfpga_pad_io_soc_out[123]",
        "gfpga_pad_io_soc_out[124]",
        "gfpga_pad_io_soc_out[125]",
        "gfpga_pad_io_soc_out[126]",
        "gfpga_pad_io_soc_out[127]",
        "gfpga_pad_io_soc_out[92]",
        "gfpga_pad_io_soc_out[93]",
        "gfpga_pad_io_soc_out[94]",
        "gfpga_pad_io_soc_out[95]",
        "gfpga_pad_io_soc_out[0]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[88]",
        "gfpga_pad_io_soc_out[89]",
        "gfpga_pad_io_soc_out[90]",
        "gfpga_pad_io_soc_out[91]",
        "gfpga_pad_io_soc_out[4]",
        "gfpga_pad_io_soc_out[5]",
        "gfpga_pad_io_soc_out[6]",
        "gfpga_pad_io_soc_out[7]",
        "gfpga_pad_io_soc_out[84]",
        "gfpga_pad_io_soc_out[85]",
        "gfpga_pad_io_soc_out[86]",
        "gfpga_pad_io_soc_out[87]",
        "gfpga_pad_io_soc_out[8]",
        "gfpga_pad_io_soc_out[9]",
        "gfpga_pad_io_soc_out[10]",
        "gfpga_pad_io_soc_out[11]",
        "gfpga_pad_io_soc_out[80]",
        "gfpga_pad_io_soc_out[81]",
        "gfpga_pad_io_soc_out[82]",
        "gfpga_pad_io_soc_out[83]",
        "gfpga_pad_io_soc_out[12]",
        "gfpga_pad_io_soc_out[13]",
        "gfpga_pad_io_soc_out[14]",
        "gfpga_pad_io_soc_out[15]",
        "gfpga_pad_io_soc_out[76]",
        "gfpga_pad_io_soc_out[77]",
        "gfpga_pad_io_soc_out[78]",
        "gfpga_pad_io_soc_out[79]",
        "gfpga_pad_io_soc_out[72]",
        "gfpga_pad_io_soc_out[73]",
        "gfpga_pad_io_soc_out[74]",
        "gfpga_pad_io_soc_out[75]",
        "gfpga_pad_io_soc_out[16]",
        "gfpga_pad_io_soc_out[20]",
        "gfpga_pad_io_soc_out[17]",
        "gfpga_pad_io_soc_out[21]",
        "gfpga_pad_io_soc_out[18]",
        "gfpga_pad_io_soc_out[22]",
        "gfpga_pad_io_soc_out[19]",
        "gfpga_pad_io_soc_out[23]",
        "gfpga_pad_io_soc_out[68]",
        "gfpga_pad_io_soc_out[69]",
        "gfpga_pad_io_soc_out[70]",
        "gfpga_pad_io_soc_out[71]",
        "gfpga_pad_io_soc_out[24]",
        "gfpga_pad_io_soc_out[25]",
        "gfpga_pad_io_soc_out[26]",
        "gfpga_pad_io_soc_out[27]",
        "gfpga_pad_io_soc_out[64]",
        "gfpga_pad_io_soc_out[65]",
        "gfpga_pad_io_soc_out[66]",
        "gfpga_pad_io_soc_out[67]",
        "gfpga_pad_io_soc_out[60]",
        "gfpga_pad_io_soc_out[61]",
        "gfpga_pad_io_soc_out[62]",
        "gfpga_pad_io_soc_out[63]",
        "gfpga_pad_io_soc_out[56]",
        "gfpga_pad_io_soc_out[57]",
        "gfpga_pad_io_soc_out[58]",
        "gfpga_pad_io_soc_out[59]",
        "gfpga_pad_io_soc_out[52]",
        "gfpga_pad_io_soc_out[53]",
        "gfpga_pad_io_soc_out[54]",
        "gfpga_pad_io_soc_out[55]",
        "gfpga_pad_io_soc_out[48]",
        "gfpga_pad_io_soc_out[49]",
        "gfpga_pad_io_soc_out[50]",
        "gfpga_pad_io_soc_out[51]",
        "gfpga_pad_io_soc_out[44]",
        "gfpga_pad_io_soc_out[45]",
        "gfpga_pad_io_soc_out[46]",
        "gfpga_pad_io_soc_out[47]",
        "gfpga_pad_io_soc_out[40]",
        "gfpga_pad_io_soc_out[41]",
        "gfpga_pad_io_soc_out[42]",
        "gfpga_pad_io_soc_out[43]",
        "gfpga_pad_io_soc_out[36]",
        "gfpga_pad_io_soc_out[37]",
        "gfpga_pad_io_soc_out[38]",
        "gfpga_pad_io_soc_out[39]",
        "gfpga_pad_io_soc_out[28]",
        "gfpga_pad_io_soc_out[29]",
        "gfpga_pad_io_soc_out[30]",
        "gfpga_pad_io_soc_out[31]",
        "gfpga_pad_io_soc_out[32]",
        "gfpga_pad_io_soc_out[33]",
        "gfpga_pad_io_soc_out[34]",
        "gfpga_pad_io_soc_out[35]",
        "isol_n",
        "prog_reset",
        "reset",
        "test_enable",
        "gfpga_pad_io_soc_in[34]",
        "gfpga_pad_io_soc_in[35]",
        "gfpga_pad_io_soc_in[107]",
        "gfpga_pad_io_soc_in[7]",
        "gfpga_pad_io_soc_in[99]",
        "gfpga_pad_io_soc_in[89]",
        "gfpga_pad_io_soc_in[79]",
        "gfpga_pad_io_soc_in[88]",
        "gfpga_pad_io_soc_in[111]",
        "gfpga_pad_io_soc_in[103]",
        "gfpga_pad_io_soc_in[86]",
        "gfpga_pad_io_soc_in[85]",
        "gfpga_pad_io_soc_in[115]",
        "gfpga_pad_io_soc_in[119]",
        "gfpga_pad_io_soc_in[123]",
        "gfpga_pad_io_soc_in[83]",
        "gfpga_pad_io_soc_in[92]",
        "gfpga_pad_io_soc_in[82]",
        "gfpga_pad_io_soc_in[114]",
        "gfpga_pad_io_soc_in[118]",
        "gfpga_pad_io_soc_in[122]",
        "gfpga_pad_io_soc_in[124]",
        "gfpga_pad_io_soc_in[28]",
        "gfpga_pad_io_soc_in[24]",
        "gfpga_pad_io_soc_in[64]",
        "gfpga_pad_io_soc_in[13]",
        "gfpga_pad_io_soc_in[42]",
        "gfpga_pad_io_soc_in[108]",
        "gfpga_pad_io_soc_in[61]",
        "gfpga_pad_io_soc_in[31]",
        "gfpga_pad_io_soc_in[50]",
        "gfpga_pad_io_soc_in[126]",
        "gfpga_pad_io_soc_in[60]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[49]",
        "gfpga_pad_io_soc_in[38]",
        "gfpga_pad_io_soc_in[67]",
        "gfpga_pad_io_soc_in[57]",
        "gfpga_pad_io_soc_in[46]",
        "gfpga_pad_io_soc_in[14]",
        "gfpga_pad_io_soc_in[80]",
        "gfpga_pad_io_soc_in[109]",
        "gfpga_pad_io_soc_in[101]",
        "gfpga_pad_io_soc_in[70]",
        "gfpga_pad_io_soc_in[9]",
        "gfpga_pad_io_soc_in[97]",
        "gfpga_pad_io_soc_in[77]",
        "gfpga_pad_io_soc_in[76]",
        "gfpga_pad_io_soc_in[18]",
        "gfpga_pad_io_soc_in[22]",
        "gfpga_pad_io_soc_in[95]",
        "gfpga_pad_io_soc_in[105]",
        "gfpga_pad_io_soc_in[112]",
        "gfpga_pad_io_soc_in[116]",
        "gfpga_pad_io_soc_in[120]",
        "gfpga_pad_io_soc_in[94]",
        "gfpga_pad_io_soc_in[73]",
        "gfpga_pad_io_soc_in[53]",
        "gfpga_pad_io_soc_in[26]",
        "gfpga_pad_io_soc_in[5]",
        "gfpga_pad_io_soc_in[32]",
        "gfpga_pad_io_soc_in[10]",
        "gfpga_pad_io_soc_in[71]",
        "gfpga_pad_io_soc_in[127]",
        "gfpga_pad_io_soc_in[54]",
        "gfpga_pad_io_soc_in[27]",
        "gfpga_pad_io_soc_in[6]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[33]",
        "gfpga_pad_io_soc_in[102]",
        "gfpga_pad_io_soc_in[39]",
        "gfpga_pad_io_soc_in[62]",
        "gfpga_pad_io_soc_in[19]",
        "gfpga_pad_io_soc_in[23]",
        "gfpga_pad_io_soc_in[47]",
        "ccff_head",
        "gfpga_pad_io_soc_in[43]",
        "gfpga_pad_io_soc_in[113]",
        "gfpga_pad_io_soc_in[117]",
        "gfpga_pad_io_soc_in[121]",
        "gfpga_pad_io_soc_in[51]",
        "gfpga_pad_io_soc_in[58]",
        "gfpga_pad_io_soc_in[84]",
        "gfpga_pad_io_soc_in[74]",
        "gfpga_pad_io_soc_in[91]",
        "gfpga_pad_io_soc_in[98]",
        "gfpga_pad_io_soc_in[36]",
        "gfpga_pad_io_soc_in[44]",
        "gfpga_pad_io_soc_in[25]",
        "gfpga_pad_io_soc_in[52]",
        "gfpga_pad_io_soc_in[17]",
        "gfpga_pad_io_soc_in[21]",
        "gfpga_pad_io_soc_in[104]",
        "gfpga_pad_io_soc_in[40]",
        "gfpga_pad_io_soc_in[12]",
        "gfpga_pad_io_soc_in[68]",
        "gfpga_pad_io_soc_in[100]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[69]",
        "gfpga_pad_io_soc_in[41]",
        "gfpga_pad_io_soc_in[65]",
        "gfpga_pad_io_soc_in[48]",
        "gfpga_pad_io_soc_in[16]",
        "gfpga_pad_io_soc_in[20]",
        "gfpga_pad_io_soc_in[4]",
        "gfpga_pad_io_soc_in[56]",
        "gfpga_pad_io_soc_in[72]",
        "gfpga_pad_io_soc_in[29]",
        "gfpga_pad_io_soc_in[45]",
        "gfpga_pad_io_soc_in[8]",
        "gfpga_pad_io_soc_in[30]",
        "gfpga_pad_io_soc_in[96]",
        "gfpga_pad_io_soc_in[37]",
        "gfpga_pad_io_soc_in[125]",
        "gfpga_pad_io_soc_in[66]",
        "gfpga_pad_io_soc_in[15]",
        "gfpga_pad_io_soc_in[63]",
        "gfpga_pad_io_soc_in[106]",
        "gfpga_pad_io_soc_in[11]",
        "gfpga_pad_io_soc_in[59]",
        "gfpga_pad_io_soc_in[3]",
        "gfpga_pad_io_soc_in[55]",
        "gfpga_pad_io_soc_in[90]",
        "gfpga_pad_io_soc_in[81]",
        "gfpga_pad_io_soc_in[78]",
        "gfpga_pad_io_soc_in[110]",
        "gfpga_pad_io_soc_in[87]",
        "sc_head",
        "gfpga_pad_io_soc_in[93]",
        "gfpga_pad_io_soc_in[75]",
        "prog_clk",
        "clk",
        "VGND",
        "VPWR"
      ], [
        "gfpga_pad_io_soc_dir[7]",
        "gfpga_pad_io_soc_dir[6]",
        "gfpga_pad_io_soc_dir[89]",
        "gfpga_pad_io_soc_dir[79]",
        "gfpga_pad_io_soc_dir[98]",
        "gfpga_pad_io_soc_dir[102]",
        "gfpga_pad_io_soc_dir[110]",
        "gfpga_pad_io_soc_dir[14]",
        "gfpga_pad_io_soc_dir[11]",
        "gfpga_pad_io_soc_dir[10]",
        "gfpga_pad_io_soc_dir[101]",
        "gfpga_pad_io_soc_dir[109]",
        "gfpga_pad_io_soc_dir[32]",
        "gfpga_pad_io_soc_dir[31]",
        "gfpga_pad_io_soc_dir[127]",
        "gfpga_pad_io_soc_dir[106]",
        "gfpga_pad_io_soc_dir[3]",
        "gfpga_pad_io_soc_dir[2]",
        "gfpga_pad_io_soc_dir[105]",
        "gfpga_pad_io_soc_dir[19]",
        "gfpga_pad_io_soc_dir[23]",
        "gfpga_pad_io_soc_dir[27]",
        "gfpga_pad_io_soc_dir[113]",
        "gfpga_pad_io_soc_dir[117]",
        "gfpga_pad_io_soc_dir[121]",
        "gfpga_pad_io_soc_dir[15]",
        "gfpga_pad_io_soc_dir[33]",
        "gfpga_pad_io_soc_dir[86]",
        "gfpga_pad_io_soc_dir[83]",
        "gfpga_pad_io_soc_dir[92]",
        "gfpga_pad_io_soc_dir[82]",
        "gfpga_pad_io_soc_dir[90]",
        "gfpga_pad_io_soc_dir[9]",
        "gfpga_pad_io_soc_dir[8]",
        "gfpga_pad_io_soc_dir[99]",
        "gfpga_pad_io_soc_dir[88]",
        "gfpga_pad_io_soc_dir[97]",
        "gfpga_pad_io_soc_dir[0]",
        "gfpga_pad_io_soc_dir[13]",
        "ccff_tail",
        "gfpga_pad_io_soc_dir[12]",
        "gfpga_pad_io_soc_dir[100]",
        "gfpga_pad_io_soc_dir[108]",
        "gfpga_pad_io_soc_dir[41]",
        "gfpga_pad_io_soc_dir[107]",
        "gfpga_pad_io_soc_dir[40]",
        "gfpga_pad_io_soc_dir[30]",
        "gfpga_pad_io_soc_dir[126]",
        "gfpga_pad_io_soc_dir[1]",
        "gfpga_pad_io_soc_dir[125]",
        "gfpga_pad_io_soc_dir[39]",
        "gfpga_pad_io_soc_dir[29]",
        "gfpga_pad_io_soc_dir[124]",
        "gfpga_pad_io_soc_dir[104]",
        "gfpga_pad_io_soc_dir[38]",
        "gfpga_pad_io_soc_dir[28]",
        "gfpga_pad_io_soc_dir[18]",
        "gfpga_pad_io_soc_dir[22]",
        "gfpga_pad_io_soc_dir[115]",
        "gfpga_pad_io_soc_dir[119]",
        "gfpga_pad_io_soc_dir[123]",
        "gfpga_pad_io_soc_dir[103]",
        "gfpga_pad_io_soc_dir[111]",
        "gfpga_pad_io_soc_dir[37]",
        "gfpga_pad_io_soc_dir[17]",
        "gfpga_pad_io_soc_dir[21]",
        "gfpga_pad_io_soc_dir[114]",
        "gfpga_pad_io_soc_dir[118]",
        "gfpga_pad_io_soc_dir[122]",
        "gfpga_pad_io_soc_dir[112]",
        "gfpga_pad_io_soc_dir[116]",
        "gfpga_pad_io_soc_dir[120]",
        "gfpga_pad_io_soc_dir[36]",
        "gfpga_pad_io_soc_dir[26]",
        "gfpga_pad_io_soc_dir[16]",
        "gfpga_pad_io_soc_dir[20]",
        "gfpga_pad_io_soc_dir[35]",
        "gfpga_pad_io_soc_dir[25]",
        "gfpga_pad_io_soc_dir[34]",
        "gfpga_pad_io_soc_dir[24]",
        "gfpga_pad_io_soc_dir[50]",
        "gfpga_pad_io_soc_dir[5]",
        "gfpga_pad_io_soc_dir[4]",
        "gfpga_pad_io_soc_dir[69]",
        "gfpga_pad_io_soc_dir[59]",
        "gfpga_pad_io_soc_dir[49]",
        "gfpga_pad_io_soc_dir[78]",
        "gfpga_pad_io_soc_dir[68]",
        "gfpga_pad_io_soc_dir[58]",
        "gfpga_pad_io_soc_dir[48]",
        "gfpga_pad_io_soc_dir[87]",
        "gfpga_pad_io_soc_dir[77]",
        "gfpga_pad_io_soc_dir[67]",
        "gfpga_pad_io_soc_dir[57]",
        "gfpga_pad_io_soc_dir[47]",
        "gfpga_pad_io_soc_dir[96]",
        "gfpga_pad_io_soc_dir[76]",
        "gfpga_pad_io_soc_dir[66]",
        "gfpga_pad_io_soc_dir[56]",
        "gfpga_pad_io_soc_dir[46]",
        "gfpga_pad_io_soc_dir[95]",
        "gfpga_pad_io_soc_dir[85]",
        "gfpga_pad_io_soc_dir[75]",
        "gfpga_pad_io_soc_dir[65]",
        "gfpga_pad_io_soc_dir[55]",
        "gfpga_pad_io_soc_dir[45]",
        "gfpga_pad_io_soc_dir[94]",
        "gfpga_pad_io_soc_dir[84]",
        "gfpga_pad_io_soc_dir[74]",
        "gfpga_pad_io_soc_dir[64]",
        "gfpga_pad_io_soc_dir[54]",
        "gfpga_pad_io_soc_dir[44]",
        "gfpga_pad_io_soc_dir[93]",
        "gfpga_pad_io_soc_dir[73]",
        "gfpga_pad_io_soc_dir[63]",
        "gfpga_pad_io_soc_dir[53]",
        "gfpga_pad_io_soc_dir[43]",
        "gfpga_pad_io_soc_dir[72]",
        "gfpga_pad_io_soc_dir[62]",
        "gfpga_pad_io_soc_dir[52]",
        "gfpga_pad_io_soc_dir[42]",
        "gfpga_pad_io_soc_dir[91]",
        "gfpga_pad_io_soc_dir[81]",
        "gfpga_pad_io_soc_dir[71]",
        "gfpga_pad_io_soc_dir[61]",
        "gfpga_pad_io_soc_dir[51]",
        "sc_tail",
        "gfpga_pad_io_soc_dir[80]",
        "gfpga_pad_io_soc_dir[70]",
        "gfpga_pad_io_soc_dir[60]",
        "gfpga_pad_io_soc_out[96]",
        "gfpga_pad_io_soc_out[97]",
        "gfpga_pad_io_soc_out[98]",
        "gfpga_pad_io_soc_out[99]",
        "gfpga_pad_io_soc_out[104]",
        "gfpga_pad_io_soc_out[105]",
        "gfpga_pad_io_soc_out[106]",
        "gfpga_pad_io_soc_out[107]",
        "gfpga_pad_io_soc_out[100]",
        "gfpga_pad_io_soc_out[108]",
        "gfpga_pad_io_soc_out[101]",
        "gfpga_pad_io_soc_out[109]",
        "gfpga_pad_io_soc_out[102]",
        "gfpga_pad_io_soc_out[110]",
        "gfpga_pad_io_soc_out[103]",
        "gfpga_pad_io_soc_out[111]",
        "gfpga_pad_io_soc_out[112]",
        "gfpga_pad_io_soc_out[116]",
        "gfpga_pad_io_soc_out[120]",
        "gfpga_pad_io_soc_out[113]",
        "gfpga_pad_io_soc_out[117]",
        "gfpga_pad_io_soc_out[121]",
        "gfpga_pad_io_soc_out[114]",
        "gfpga_pad_io_soc_out[118]",
        "gfpga_pad_io_soc_out[122]",
        "gfpga_pad_io_soc_out[115]",
        "gfpga_pad_io_soc_out[119]",
        "gfpga_pad_io_soc_out[123]",
        "gfpga_pad_io_soc_out[124]",
        "gfpga_pad_io_soc_out[125]",
        "gfpga_pad_io_soc_out[126]",
        "gfpga_pad_io_soc_out[127]",
        "gfpga_pad_io_soc_out[92]",
        "gfpga_pad_io_soc_out[93]",
        "gfpga_pad_io_soc_out[94]",
        "gfpga_pad_io_soc_out[95]",
        "gfpga_pad_io_soc_out[0]",
        "gfpga_pad_io_soc_out[1]",
        "gfpga_pad_io_soc_out[2]",
        "gfpga_pad_io_soc_out[3]",
        "gfpga_pad_io_soc_out[88]",
        "gfpga_pad_io_soc_out[89]",
        "gfpga_pad_io_soc_out[90]",
        "gfpga_pad_io_soc_out[91]",
        "gfpga_pad_io_soc_out[4]",
        "gfpga_pad_io_soc_out[5]",
        "gfpga_pad_io_soc_out[6]",
        "gfpga_pad_io_soc_out[7]",
        "gfpga_pad_io_soc_out[84]",
        "gfpga_pad_io_soc_out[85]",
        "gfpga_pad_io_soc_out[86]",
        "gfpga_pad_io_soc_out[87]",
        "gfpga_pad_io_soc_out[8]",
        "gfpga_pad_io_soc_out[9]",
        "gfpga_pad_io_soc_out[10]",
        "gfpga_pad_io_soc_out[11]",
        "gfpga_pad_io_soc_out[80]",
        "gfpga_pad_io_soc_out[81]",
        "gfpga_pad_io_soc_out[82]",
        "gfpga_pad_io_soc_out[83]",
        "gfpga_pad_io_soc_out[12]",
        "gfpga_pad_io_soc_out[13]",
        "gfpga_pad_io_soc_out[14]",
        "gfpga_pad_io_soc_out[15]",
        "gfpga_pad_io_soc_out[76]",
        "gfpga_pad_io_soc_out[77]",
        "gfpga_pad_io_soc_out[78]",
        "gfpga_pad_io_soc_out[79]",
        "gfpga_pad_io_soc_out[72]",
        "gfpga_pad_io_soc_out[73]",
        "gfpga_pad_io_soc_out[74]",
        "gfpga_pad_io_soc_out[75]",
        "gfpga_pad_io_soc_out[16]",
        "gfpga_pad_io_soc_out[20]",
        "gfpga_pad_io_soc_out[17]",
        "gfpga_pad_io_soc_out[21]",
        "gfpga_pad_io_soc_out[18]",
        "gfpga_pad_io_soc_out[22]",
        "gfpga_pad_io_soc_out[19]",
        "gfpga_pad_io_soc_out[23]",
        "gfpga_pad_io_soc_out[68]",
        "gfpga_pad_io_soc_out[69]",
        "gfpga_pad_io_soc_out[70]",
        "gfpga_pad_io_soc_out[71]",
        "gfpga_pad_io_soc_out[24]",
        "gfpga_pad_io_soc_out[25]",
        "gfpga_pad_io_soc_out[26]",
        "gfpga_pad_io_soc_out[27]",
        "gfpga_pad_io_soc_out[64]",
        "gfpga_pad_io_soc_out[65]",
        "gfpga_pad_io_soc_out[66]",
        "gfpga_pad_io_soc_out[67]",
        "gfpga_pad_io_soc_out[60]",
        "gfpga_pad_io_soc_out[61]",
        "gfpga_pad_io_soc_out[62]",
        "gfpga_pad_io_soc_out[63]",
        "gfpga_pad_io_soc_out[56]",
        "gfpga_pad_io_soc_out[57]",
        "gfpga_pad_io_soc_out[58]",
        "gfpga_pad_io_soc_out[59]",
        "gfpga_pad_io_soc_out[52]",
        "gfpga_pad_io_soc_out[53]",
        "gfpga_pad_io_soc_out[54]",
        "gfpga_pad_io_soc_out[55]",
        "gfpga_pad_io_soc_out[48]",
        "gfpga_pad_io_soc_out[49]",
        "gfpga_pad_io_soc_out[50]",
        "gfpga_pad_io_soc_out[51]",
        "gfpga_pad_io_soc_out[44]",
        "gfpga_pad_io_soc_out[45]",
        "gfpga_pad_io_soc_out[46]",
        "gfpga_pad_io_soc_out[47]",
        "gfpga_pad_io_soc_out[40]",
        "gfpga_pad_io_soc_out[41]",
        "gfpga_pad_io_soc_out[42]",
        "gfpga_pad_io_soc_out[43]",
        "gfpga_pad_io_soc_out[36]",
        "gfpga_pad_io_soc_out[37]",
        "gfpga_pad_io_soc_out[38]",
        "gfpga_pad_io_soc_out[39]",
        "gfpga_pad_io_soc_out[28]",
        "gfpga_pad_io_soc_out[29]",
        "gfpga_pad_io_soc_out[30]",
        "gfpga_pad_io_soc_out[31]",
        "gfpga_pad_io_soc_out[32]",
        "gfpga_pad_io_soc_out[33]",
        "gfpga_pad_io_soc_out[34]",
        "gfpga_pad_io_soc_out[35]",
        "isol_n",
        "prog_reset",
        "reset",
        "test_enable",
        "gfpga_pad_io_soc_in[34]",
        "gfpga_pad_io_soc_in[35]",
        "gfpga_pad_io_soc_in[107]",
        "gfpga_pad_io_soc_in[7]",
        "gfpga_pad_io_soc_in[99]",
        "gfpga_pad_io_soc_in[89]",
        "gfpga_pad_io_soc_in[79]",
        "gfpga_pad_io_soc_in[88]",
        "gfpga_pad_io_soc_in[111]",
        "gfpga_pad_io_soc_in[103]",
        "gfpga_pad_io_soc_in[86]",
        "gfpga_pad_io_soc_in[85]",
        "gfpga_pad_io_soc_in[115]",
        "gfpga_pad_io_soc_in[119]",
        "gfpga_pad_io_soc_in[123]",
        "gfpga_pad_io_soc_in[83]",
        "gfpga_pad_io_soc_in[92]",
        "gfpga_pad_io_soc_in[82]",
        "gfpga_pad_io_soc_in[114]",
        "gfpga_pad_io_soc_in[118]",
        "gfpga_pad_io_soc_in[122]",
        "gfpga_pad_io_soc_in[124]",
        "gfpga_pad_io_soc_in[28]",
        "gfpga_pad_io_soc_in[24]",
        "gfpga_pad_io_soc_in[64]",
        "gfpga_pad_io_soc_in[13]",
        "gfpga_pad_io_soc_in[42]",
        "gfpga_pad_io_soc_in[108]",
        "gfpga_pad_io_soc_in[61]",
        "gfpga_pad_io_soc_in[31]",
        "gfpga_pad_io_soc_in[50]",
        "gfpga_pad_io_soc_in[126]",
        "gfpga_pad_io_soc_in[60]",
        "gfpga_pad_io_soc_in[1]",
        "gfpga_pad_io_soc_in[49]",
        "gfpga_pad_io_soc_in[38]",
        "gfpga_pad_io_soc_in[67]",
        "gfpga_pad_io_soc_in[57]",
        "gfpga_pad_io_soc_in[46]",
        "gfpga_pad_io_soc_in[14]",
        "gfpga_pad_io_soc_in[80]",
        "gfpga_pad_io_soc_in[109]",
        "gfpga_pad_io_soc_in[101]",
        "gfpga_pad_io_soc_in[70]",
        "gfpga_pad_io_soc_in[9]",
        "gfpga_pad_io_soc_in[97]",
        "gfpga_pad_io_soc_in[77]",
        "gfpga_pad_io_soc_in[76]",
        "gfpga_pad_io_soc_in[18]",
        "gfpga_pad_io_soc_in[22]",
        "gfpga_pad_io_soc_in[95]",
        "gfpga_pad_io_soc_in[105]",
        "gfpga_pad_io_soc_in[112]",
        "gfpga_pad_io_soc_in[116]",
        "gfpga_pad_io_soc_in[120]",
        "gfpga_pad_io_soc_in[94]",
        "gfpga_pad_io_soc_in[73]",
        "gfpga_pad_io_soc_in[53]",
        "gfpga_pad_io_soc_in[26]",
        "gfpga_pad_io_soc_in[5]",
        "gfpga_pad_io_soc_in[32]",
        "gfpga_pad_io_soc_in[10]",
        "gfpga_pad_io_soc_in[71]",
        "gfpga_pad_io_soc_in[127]",
        "gfpga_pad_io_soc_in[54]",
        "gfpga_pad_io_soc_in[27]",
        "gfpga_pad_io_soc_in[6]",
        "gfpga_pad_io_soc_in[2]",
        "gfpga_pad_io_soc_in[33]",
        "gfpga_pad_io_soc_in[102]",
        "gfpga_pad_io_soc_in[39]",
        "gfpga_pad_io_soc_in[62]",
        "gfpga_pad_io_soc_in[19]",
        "gfpga_pad_io_soc_in[23]",
        "gfpga_pad_io_soc_in[47]",
        "ccff_head",
        "gfpga_pad_io_soc_in[43]",
        "gfpga_pad_io_soc_in[113]",
        "gfpga_pad_io_soc_in[117]",
        "gfpga_pad_io_soc_in[121]",
        "gfpga_pad_io_soc_in[51]",
        "gfpga_pad_io_soc_in[58]",
        "gfpga_pad_io_soc_in[84]",
        "gfpga_pad_io_soc_in[74]",
        "gfpga_pad_io_soc_in[91]",
        "gfpga_pad_io_soc_in[98]",
        "gfpga_pad_io_soc_in[36]",
        "gfpga_pad_io_soc_in[44]",
        "gfpga_pad_io_soc_in[25]",
        "gfpga_pad_io_soc_in[52]",
        "gfpga_pad_io_soc_in[17]",
        "gfpga_pad_io_soc_in[21]",
        "gfpga_pad_io_soc_in[104]",
        "gfpga_pad_io_soc_in[40]",
        "gfpga_pad_io_soc_in[12]",
        "gfpga_pad_io_soc_in[68]",
        "gfpga_pad_io_soc_in[100]",
        "gfpga_pad_io_soc_in[0]",
        "gfpga_pad_io_soc_in[69]",
        "gfpga_pad_io_soc_in[41]",
        "gfpga_pad_io_soc_in[65]",
        "gfpga_pad_io_soc_in[48]",
        "gfpga_pad_io_soc_in[16]",
        "gfpga_pad_io_soc_in[20]",
        "gfpga_pad_io_soc_in[4]",
        "gfpga_pad_io_soc_in[56]",
        "gfpga_pad_io_soc_in[72]",
        "gfpga_pad_io_soc_in[29]",
        "gfpga_pad_io_soc_in[45]",
        "gfpga_pad_io_soc_in[8]",
        "gfpga_pad_io_soc_in[30]",
        "gfpga_pad_io_soc_in[96]",
        "gfpga_pad_io_soc_in[37]",
        "gfpga_pad_io_soc_in[125]",
        "gfpga_pad_io_soc_in[66]",
        "gfpga_pad_io_soc_in[15]",
        "gfpga_pad_io_soc_in[63]",
        "gfpga_pad_io_soc_in[106]",
        "gfpga_pad_io_soc_in[11]",
        "gfpga_pad_io_soc_in[59]",
        "gfpga_pad_io_soc_in[3]",
        "gfpga_pad_io_soc_in[55]",
        "gfpga_pad_io_soc_in[90]",
        "gfpga_pad_io_soc_in[81]",
        "gfpga_pad_io_soc_in[78]",
        "gfpga_pad_io_soc_in[110]",
        "gfpga_pad_io_soc_in[87]",
        "sc_head",
        "gfpga_pad_io_soc_in[93]",
        "gfpga_pad_io_soc_in[75]",
        "prog_clk",
        "clk",
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "user_project_wrapper",
      "user_project_wrapper"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__decap_6", 1],
         ["sky130_fd_sc_hd__fill_1", 1],
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
         ["sky130_fd_sc_hd__decap_3", 1],
         ["sky130_ef_sc_hd__decap_12", 1],
         ["sky130_fd_sc_hd__decap_4", 1],
         ["sky130_fd_sc_hd__decap_8", 1],
         ["sky130_fd_sc_hd__diode_2", 453],
         ["sky130_fd_sc_hd__fill_2", 1],
         ["sky130_fd_sc_hd__buf_8", 150],
         ["sky130_fd_sc_hd__conb_1", 141],
         ["sky130_fd_sc_hd__buf_12", 18],
         ["sky130_fd_sc_hd__buf_6", 133],
         ["fpga_core", 1],
         ["sky130_fd_sc_hd__buf_4", 8],
         ["sky130_fd_sc_hd__clkbuf_4", 3],
         ["sky130_fd_sc_hd__buf_2", 33],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 1],
         ["sky130_fd_sc_hd__clkbuf_1", 2],
         ["sky130_fd_sc_hd__clkbuf_2", 2],
         ["sky130_fd_sc_hd__clkbuf_8", 1],
         ["sky130_fd_sc_hd__mux2_1", 1 ]
       ], [
         ["sky130_fd_sc_hd__decap_6", 1 ],
         ["sky130_fd_sc_hd__fill_1", 1 ],
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
         ["sky130_fd_sc_hd__decap_3", 1 ],
         ["sky130_ef_sc_hd__decap_12", 1 ],
         ["sky130_fd_sc_hd__decap_4", 1 ],
         ["sky130_fd_sc_hd__decap_8", 1 ],
         ["sky130_fd_sc_hd__diode_2", 453 ],
         ["sky130_fd_sc_hd__fill_2", 1 ],
         ["sky130_fd_sc_hd__buf_8", 150 ],
         ["sky130_fd_sc_hd__conb_1", 141 ],
         ["sky130_fd_sc_hd__buf_12", 18 ],
         ["sky130_fd_sc_hd__buf_6", 133 ],
         ["fpga_core", 1 ],
         ["sky130_fd_sc_hd__buf_4", 8 ],
         ["sky130_fd_sc_hd__clkbuf_4", 3 ],
         ["sky130_fd_sc_hd__buf_2", 33 ],
         ["sky130_fd_sc_hd__dlymetal6s2s_1", 1 ],
         ["sky130_fd_sc_hd__clkbuf_1", 2 ],
         ["sky130_fd_sc_hd__clkbuf_2", 2 ],
         ["sky130_fd_sc_hd__clkbuf_8", 1 ],
         ["sky130_fd_sc_hd__mux2_1", 1 ]
       ]
   ],
   "nets": [
    1003,
    1003
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "io_out[24]",
        "io_out[25]",
        "io_out[26]",
        "io_out[27]",
        "io_out[28]",
        "io_out[30]",
        "io_out[31]",
        "io_out[32]",
        "io_out[33]",
        "la_data_out[56]",
        "la_data_out[57]",
        "la_data_out[58]",
        "la_data_out[59]",
        "la_data_out[60]",
        "la_data_out[61]",
        "la_data_out[62]",
        "la_data_out[63]",
        "la_data_out[64]",
        "la_data_out[65]",
        "la_data_out[66]",
        "la_data_out[67]",
        "la_data_out[68]",
        "la_data_out[69]",
        "la_data_out[70]",
        "la_data_out[71]",
        "la_data_out[72]",
        "la_data_out[73]",
        "la_data_out[74]",
        "la_data_out[75]",
        "la_data_out[76]",
        "la_data_out[77]",
        "la_data_out[78]",
        "la_data_out[79]",
        "la_data_out[80]",
        "la_data_out[81]",
        "la_data_out[82]",
        "la_data_out[83]",
        "la_data_out[84]",
        "la_data_out[85]",
        "la_data_out[86]",
        "la_data_out[87]",
        "la_data_out[88]",
        "la_data_out[89]",
        "la_data_out[90]",
        "la_data_out[91]",
        "la_data_out[92]",
        "la_data_out[93]",
        "la_data_out[94]",
        "la_data_out[95]",
        "la_data_out[96]",
        "la_data_out[97]",
        "la_data_out[98]",
        "la_data_out[99]",
        "la_data_out[100]",
        "la_data_out[101]",
        "la_data_out[102]",
        "la_data_out[103]",
        "la_data_out[104]",
        "la_data_out[105]",
        "la_data_out[106]",
        "la_data_out[107]",
        "la_data_out[108]",
        "la_data_out[109]",
        "la_data_out[110]",
        "la_data_out[111]",
        "la_data_out[112]",
        "la_data_out[113]",
        "la_data_out[114]",
        "la_data_out[115]",
        "la_data_out[116]",
        "la_data_out[117]",
        "la_data_out[118]",
        "la_data_out[119]",
        "la_data_out[120]",
        "la_data_out[121]",
        "la_data_out[122]",
        "la_data_out[123]",
        "la_data_out[124]",
        "la_data_out[125]",
        "la_data_out[126]",
        "la_data_out[127]",
        "io_out[0]",
        "io_out[2]",
        "io_out[3]",
        "io_out[4]",
        "io_out[5]",
        "io_out[6]",
        "io_out[7]",
        "io_out[8]",
        "io_out[11]",
        "io_out[12]",
        "io_out[13]",
        "io_out[15]",
        "io_out[16]",
        "io_out[17]",
        "io_out[18]",
        "io_out[19]",
        "io_out[20]",
        "io_out[21]",
        "io_out[14]",
        "io_oeb[21]",
        "io_out[23]",
        "io_oeb[20]",
        "io_oeb[19]",
        "io_oeb[18]",
        "io_oeb[17]",
        "io_oeb[16]",
        "io_oeb[27]",
        "io_oeb[13]",
        "io_oeb[26]",
        "io_oeb[12]",
        "io_oeb[25]",
        "io_oeb[11]",
        "io_oeb[24]",
        "io_oeb[15]",
        "io_oeb[28]",
        "io_oeb[30]",
        "io_oeb[33]",
        "io_oeb[31]",
        "io_oeb[4]",
        "io_oeb[0]",
        "io_oeb[32]",
        "io_oeb[2]",
        "io_oeb[6]",
        "io_oeb[5]",
        "io_oeb[3]",
        "io_oeb[7]",
        "io_oeb[8]",
        "io_oeb[36]",
        "io_oeb[35]",
        "io_oeb[34]",
        "io_oeb[29]",
        "io_oeb[22]",
        "io_oeb[10]",
        "io_oeb[9]",
        "io_oeb[1]",
        "wbs_dat_o[9]",
        "wbs_dat_o[23]",
        "wbs_dat_o[7]",
        "wbs_dat_o[21]",
        "wbs_dat_o[6]",
        "wbs_dat_o[19]",
        "wbs_dat_o[5]",
        "wbs_dat_o[18]",
        "wbs_dat_o[3]",
        "wbs_dat_o[16]",
        "wbs_dat_o[2]",
        "wbs_dat_o[31]",
        "wbs_dat_o[15]",
        "wbs_dat_o[1]",
        "wbs_dat_o[30]",
        "wbs_dat_o[13]",
        "wbs_dat_o[0]",
        "wbs_dat_o[28]",
        "wbs_dat_o[12]",
        "wbs_ack_o",
        "wbs_dat_o[27]",
        "wbs_dat_o[11]",
        "io_oeb[37]",
        "wbs_dat_o[26]",
        "wbs_dat_o[10]",
        "wbs_dat_o[25]",
        "la_data_out[26]",
        "la_data_out[43]",
        "la_data_out[27]",
        "la_data_out[44]",
        "io_out[34]",
        "la_data_out[28]",
        "la_data_out[45]",
        "io_out[35]",
        "la_data_out[29]",
        "la_data_out[46]",
        "io_out[36]",
        "la_data_out[30]",
        "la_data_out[47]",
        "io_out[37]",
        "la_data_out[48]",
        "la_data_out[49]",
        "la_data_out[50]",
        "user_irq[2]",
        "user_irq[1]",
        "la_data_out[0]",
        "user_irq[0]",
        "wbs_dat_o[29]",
        "io_oeb[23]",
        "la_data_out[11]",
        "wbs_dat_o[24]",
        "io_oeb[14]",
        "la_data_out[12]",
        "wbs_dat_o[22]",
        "la_data_out[13]",
        "wbs_dat_o[20]",
        "la_data_out[14]",
        "la_data_out[31]",
        "wbs_dat_o[17]",
        "la_data_out[15]",
        "la_data_out[32]",
        "wbs_dat_o[14]",
        "la_data_out[16]",
        "la_data_out[33]",
        "wbs_dat_o[8]",
        "la_data_out[17]",
        "la_data_out[34]",
        "la_data_out[51]",
        "wbs_dat_o[4]",
        "la_data_out[18]",
        "la_data_out[35]",
        "la_data_out[52]",
        "la_data_out[19]",
        "la_data_out[36]",
        "la_data_out[53]",
        "la_data_out[1]",
        "la_data_out[20]",
        "la_data_out[37]",
        "la_data_out[54]",
        "la_data_out[2]",
        "la_data_out[38]",
        "la_data_out[55]",
        "la_data_out[3]",
        "la_data_out[39]",
        "io_out[1]",
        "la_data_out[4]",
        "la_data_out[40]",
        "io_out[9]",
        "la_data_out[5]",
        "io_out[10]",
        "la_data_out[6]",
        "io_out[22]",
        "la_data_out[7]",
        "io_out[29]",
        "la_data_out[8]",
        "la_data_out[9]",
        "la_data_out[10]",
        "la_data_out[21]",
        "la_data_out[22]",
        "la_data_out[23]",
        "la_data_out[24]",
        "la_data_out[41]",
        "la_data_out[25]",
        "la_data_out[42]",
        "wb_clk_i",
        "io_in[20]",
        "io_in[35]",
        "io_in[25]",
        "io_in[36]",
        "io_in[22]",
        "io_in[37]",
        "io_in[24]",
        "io_in[9]",
        "io_in[29]",
        "io_in[19]",
        "io_in[21]",
        "io_in[26]",
        "io_in[13]",
        "io_in[28]",
        "io_in[11]",
        "la_data_in[58]",
        "la_data_in[124]",
        "la_data_in[80]",
        "la_data_in[69]",
        "io_in[17]",
        "la_data_in[91]",
        "la_data_in[70]",
        "la_data_in[81]",
        "la_data_in[92]",
        "la_data_in[93]",
        "io_in[31]",
        "io_in[8]",
        "la_data_in[114]",
        "la_data_in[115]",
        "la_data_in[116]",
        "la_data_in[59]",
        "la_data_in[60]",
        "la_data_in[61]",
        "la_data_in[71]",
        "la_data_in[122]",
        "io_in[4]",
        "la_data_in[82]",
        "la_data_in[72]",
        "la_data_in[123]",
        "io_in[3]",
        "la_data_in[105]",
        "la_data_in[102]",
        "la_data_in[94]",
        "la_data_in[95]",
        "la_data_in[99]",
        "io_in[30]",
        "la_data_in[100]",
        "la_data_in[101]",
        "la_data_in[106]",
        "la_data_in[107]",
        "la_data_in[108]",
        "la_data_in[112]",
        "la_data_in[113]",
        "io_in[15]",
        "la_data_in[57]",
        "la_data_in[64]",
        "la_data_in[68]",
        "io_in[32]",
        "la_data_in[89]",
        "la_data_in[117]",
        "la_data_in[85]",
        "la_data_in[90]",
        "io_in[0]",
        "io_in[2]",
        "la_data_in[75]",
        "la_data_in[76]",
        "la_data_in[79]",
        "la_data_in[96]",
        "la_data_in[97]",
        "la_data_in[98]",
        "la_data_in[109]",
        "la_data_in[110]",
        "la_data_in[111]",
        "la_data_in[62]",
        "la_data_in[56]",
        "la_data_in[63]",
        "la_data_in[65]",
        "io_in[16]",
        "la_data_in[77]",
        "io_in[33]",
        "la_data_in[120]",
        "io_in[7]",
        "io_in[5]",
        "la_data_in[87]",
        "la_data_in[119]",
        "io_in[6]",
        "la_data_in[84]",
        "la_data_in[121]",
        "la_data_in[86]",
        "la_data_in[88]",
        "la_data_in[66]",
        "la_data_in[67]",
        "la_data_in[125]",
        "la_data_in[126]",
        "la_data_in[127]",
        "la_data_in[73]",
        "la_data_in[74]",
        "la_data_in[78]",
        "la_data_in[118]",
        "la_data_in[83]",
        "io_in[18]",
        "io_in[1]",
        "la_data_in[104]",
        "io_in[34]",
        "la_data_in[103]",
        "io_in[10]",
        "io_in[12]",
        "io_in[27]",
        "vssd1",
        "vccd1",
        "analog_io[0]",
        "analog_io[10]",
        "analog_io[11]",
        "analog_io[12]",
        "analog_io[13]",
        "analog_io[14]",
        "analog_io[15]",
        "analog_io[16]",
        "analog_io[17]",
        "analog_io[18]",
        "analog_io[19]",
        "analog_io[1]",
        "analog_io[20]",
        "analog_io[21]",
        "analog_io[22]",
        "analog_io[23]",
        "analog_io[24]",
        "analog_io[25]",
        "analog_io[26]",
        "analog_io[27]",
        "analog_io[28]",
        "analog_io[2]",
        "analog_io[3]",
        "analog_io[4]",
        "analog_io[5]",
        "analog_io[6]",
        "analog_io[7]",
        "analog_io[8]",
        "analog_io[9]",
        "io_in[14]",
        "io_in[23]",
        "la_data_in[0]",
        "la_data_in[10]",
        "la_data_in[11]",
        "la_data_in[12]",
        "la_data_in[13]",
        "la_data_in[14]",
        "la_data_in[15]",
        "la_data_in[16]",
        "la_data_in[17]",
        "la_data_in[18]",
        "la_data_in[19]",
        "la_data_in[1]",
        "la_data_in[20]",
        "la_data_in[21]",
        "la_data_in[22]",
        "la_data_in[23]",
        "la_data_in[24]",
        "la_data_in[25]",
        "la_data_in[26]",
        "la_data_in[27]",
        "la_data_in[28]",
        "la_data_in[29]",
        "la_data_in[2]",
        "la_data_in[30]",
        "la_data_in[31]",
        "la_data_in[32]",
        "la_data_in[33]",
        "la_data_in[34]",
        "la_data_in[35]",
        "la_data_in[36]",
        "la_data_in[37]",
        "la_data_in[38]",
        "la_data_in[39]",
        "la_data_in[3]",
        "la_data_in[40]",
        "la_data_in[41]",
        "la_data_in[42]",
        "la_data_in[43]",
        "la_data_in[44]",
        "la_data_in[45]",
        "la_data_in[46]",
        "la_data_in[47]",
        "la_data_in[48]",
        "la_data_in[49]",
        "la_data_in[4]",
        "la_data_in[50]",
        "la_data_in[51]",
        "la_data_in[52]",
        "la_data_in[53]",
        "la_data_in[54]",
        "la_data_in[55]",
        "la_data_in[5]",
        "la_data_in[6]",
        "la_data_in[7]",
        "la_data_in[8]",
        "la_data_in[9]",
        "la_oenb[0]",
        "la_oenb[100]",
        "la_oenb[101]",
        "la_oenb[102]",
        "la_oenb[103]",
        "la_oenb[104]",
        "la_oenb[105]",
        "la_oenb[106]",
        "la_oenb[107]",
        "la_oenb[108]",
        "la_oenb[109]",
        "la_oenb[10]",
        "la_oenb[110]",
        "la_oenb[111]",
        "la_oenb[112]",
        "la_oenb[113]",
        "la_oenb[114]",
        "la_oenb[115]",
        "la_oenb[116]",
        "la_oenb[117]",
        "la_oenb[118]",
        "la_oenb[119]",
        "la_oenb[11]",
        "la_oenb[120]",
        "la_oenb[121]",
        "la_oenb[122]",
        "la_oenb[123]",
        "la_oenb[124]",
        "la_oenb[125]",
        "la_oenb[126]",
        "la_oenb[127]",
        "la_oenb[12]",
        "la_oenb[13]",
        "la_oenb[14]",
        "la_oenb[15]",
        "la_oenb[16]",
        "la_oenb[17]",
        "la_oenb[18]",
        "la_oenb[19]",
        "la_oenb[1]",
        "la_oenb[20]",
        "la_oenb[21]",
        "la_oenb[22]",
        "la_oenb[23]",
        "la_oenb[24]",
        "la_oenb[25]",
        "la_oenb[26]",
        "la_oenb[27]",
        "la_oenb[28]",
        "la_oenb[29]",
        "la_oenb[2]",
        "la_oenb[30]",
        "la_oenb[31]",
        "la_oenb[32]",
        "la_oenb[33]",
        "la_oenb[34]",
        "la_oenb[35]",
        "la_oenb[36]",
        "la_oenb[37]",
        "la_oenb[38]",
        "la_oenb[39]",
        "la_oenb[3]",
        "la_oenb[40]",
        "la_oenb[41]",
        "la_oenb[42]",
        "la_oenb[43]",
        "la_oenb[44]",
        "la_oenb[45]",
        "la_oenb[46]",
        "la_oenb[47]",
        "la_oenb[48]",
        "la_oenb[49]",
        "la_oenb[4]",
        "la_oenb[50]",
        "la_oenb[51]",
        "la_oenb[52]",
        "la_oenb[53]",
        "la_oenb[54]",
        "la_oenb[55]",
        "la_oenb[56]",
        "la_oenb[57]",
        "la_oenb[58]",
        "la_oenb[59]",
        "la_oenb[5]",
        "la_oenb[60]",
        "la_oenb[61]",
        "la_oenb[62]",
        "la_oenb[63]",
        "la_oenb[64]",
        "la_oenb[65]",
        "la_oenb[66]",
        "la_oenb[67]",
        "la_oenb[68]",
        "la_oenb[69]",
        "la_oenb[6]",
        "la_oenb[70]",
        "la_oenb[71]",
        "la_oenb[72]",
        "la_oenb[73]",
        "la_oenb[74]",
        "la_oenb[75]",
        "la_oenb[76]",
        "la_oenb[77]",
        "la_oenb[78]",
        "la_oenb[79]",
        "la_oenb[7]",
        "la_oenb[80]",
        "la_oenb[81]",
        "la_oenb[82]",
        "la_oenb[83]",
        "la_oenb[84]",
        "la_oenb[85]",
        "la_oenb[86]",
        "la_oenb[87]",
        "la_oenb[88]",
        "la_oenb[89]",
        "la_oenb[8]",
        "la_oenb[90]",
        "la_oenb[91]",
        "la_oenb[92]",
        "la_oenb[93]",
        "la_oenb[94]",
        "la_oenb[95]",
        "la_oenb[96]",
        "la_oenb[97]",
        "la_oenb[98]",
        "la_oenb[99]",
        "la_oenb[9]",
        "user_clock2",
        "vccd2",
        "vdda1",
        "vdda2",
        "vssa1",
        "vssa2",
        "vssd2",
        "wb_rst_i",
        "wbs_adr_i[0]",
        "wbs_adr_i[10]",
        "wbs_adr_i[11]",
        "wbs_adr_i[12]",
        "wbs_adr_i[13]",
        "wbs_adr_i[14]",
        "wbs_adr_i[15]",
        "wbs_adr_i[16]",
        "wbs_adr_i[17]",
        "wbs_adr_i[18]",
        "wbs_adr_i[19]",
        "wbs_adr_i[1]",
        "wbs_adr_i[20]",
        "wbs_adr_i[21]",
        "wbs_adr_i[22]",
        "wbs_adr_i[23]",
        "wbs_adr_i[24]",
        "wbs_adr_i[25]",
        "wbs_adr_i[26]",
        "wbs_adr_i[27]",
        "wbs_adr_i[28]",
        "wbs_adr_i[29]",
        "wbs_adr_i[2]",
        "wbs_adr_i[30]",
        "wbs_adr_i[31]",
        "wbs_adr_i[3]",
        "wbs_adr_i[4]",
        "wbs_adr_i[5]",
        "wbs_adr_i[6]",
        "wbs_adr_i[7]",
        "wbs_adr_i[8]",
        "wbs_adr_i[9]",
        "wbs_cyc_i",
        "wbs_dat_i[0]",
        "wbs_dat_i[10]",
        "wbs_dat_i[11]",
        "wbs_dat_i[12]",
        "wbs_dat_i[13]",
        "wbs_dat_i[14]",
        "wbs_dat_i[15]",
        "wbs_dat_i[16]",
        "wbs_dat_i[17]",
        "wbs_dat_i[18]",
        "wbs_dat_i[19]",
        "wbs_dat_i[1]",
        "wbs_dat_i[20]",
        "wbs_dat_i[21]",
        "wbs_dat_i[22]",
        "wbs_dat_i[23]",
        "wbs_dat_i[24]",
        "wbs_dat_i[25]",
        "wbs_dat_i[26]",
        "wbs_dat_i[27]",
        "wbs_dat_i[28]",
        "wbs_dat_i[29]",
        "wbs_dat_i[2]",
        "wbs_dat_i[30]",
        "wbs_dat_i[31]",
        "wbs_dat_i[3]",
        "wbs_dat_i[4]",
        "wbs_dat_i[5]",
        "wbs_dat_i[6]",
        "wbs_dat_i[7]",
        "wbs_dat_i[8]",
        "wbs_dat_i[9]",
        "wbs_sel_i[0]",
        "wbs_sel_i[1]",
        "wbs_sel_i[2]",
        "wbs_sel_i[3]",
        "wbs_stb_i",
        "wbs_we_i"
      ], [
        "io_out[24]",
        "io_out[25]",
        "io_out[26]",
        "io_out[27]",
        "io_out[28]",
        "io_out[30]",
        "io_out[31]",
        "io_out[32]",
        "io_out[33]",
        "la_data_out[56]",
        "la_data_out[57]",
        "la_data_out[58]",
        "la_data_out[59]",
        "la_data_out[60]",
        "la_data_out[61]",
        "la_data_out[62]",
        "la_data_out[63]",
        "la_data_out[64]",
        "la_data_out[65]",
        "la_data_out[66]",
        "la_data_out[67]",
        "la_data_out[68]",
        "la_data_out[69]",
        "la_data_out[70]",
        "la_data_out[71]",
        "la_data_out[72]",
        "la_data_out[73]",
        "la_data_out[74]",
        "la_data_out[75]",
        "la_data_out[76]",
        "la_data_out[77]",
        "la_data_out[78]",
        "la_data_out[79]",
        "la_data_out[80]",
        "la_data_out[81]",
        "la_data_out[82]",
        "la_data_out[83]",
        "la_data_out[84]",
        "la_data_out[85]",
        "la_data_out[86]",
        "la_data_out[87]",
        "la_data_out[88]",
        "la_data_out[89]",
        "la_data_out[90]",
        "la_data_out[91]",
        "la_data_out[92]",
        "la_data_out[93]",
        "la_data_out[94]",
        "la_data_out[95]",
        "la_data_out[96]",
        "la_data_out[97]",
        "la_data_out[98]",
        "la_data_out[99]",
        "la_data_out[100]",
        "la_data_out[101]",
        "la_data_out[102]",
        "la_data_out[103]",
        "la_data_out[104]",
        "la_data_out[105]",
        "la_data_out[106]",
        "la_data_out[107]",
        "la_data_out[108]",
        "la_data_out[109]",
        "la_data_out[110]",
        "la_data_out[111]",
        "la_data_out[112]",
        "la_data_out[113]",
        "la_data_out[114]",
        "la_data_out[115]",
        "la_data_out[116]",
        "la_data_out[117]",
        "la_data_out[118]",
        "la_data_out[119]",
        "la_data_out[120]",
        "la_data_out[121]",
        "la_data_out[122]",
        "la_data_out[123]",
        "la_data_out[124]",
        "la_data_out[125]",
        "la_data_out[126]",
        "la_data_out[127]",
        "io_out[0]",
        "io_out[2]",
        "io_out[3]",
        "io_out[4]",
        "io_out[5]",
        "io_out[6]",
        "io_out[7]",
        "io_out[8]",
        "io_out[11]",
        "io_out[12]",
        "io_out[13]",
        "io_out[15]",
        "io_out[16]",
        "io_out[17]",
        "io_out[18]",
        "io_out[19]",
        "io_out[20]",
        "io_out[21]",
        "io_out[14]",
        "io_oeb[21]",
        "io_out[23]",
        "io_oeb[20]",
        "io_oeb[19]",
        "io_oeb[18]",
        "io_oeb[17]",
        "io_oeb[16]",
        "io_oeb[27]",
        "io_oeb[13]",
        "io_oeb[26]",
        "io_oeb[12]",
        "io_oeb[25]",
        "io_oeb[11]",
        "io_oeb[24]",
        "io_oeb[15]",
        "io_oeb[28]",
        "io_oeb[30]",
        "io_oeb[33]",
        "io_oeb[31]",
        "io_oeb[4]",
        "io_oeb[0]",
        "io_oeb[32]",
        "io_oeb[2]",
        "io_oeb[6]",
        "io_oeb[5]",
        "io_oeb[3]",
        "io_oeb[7]",
        "io_oeb[8]",
        "io_oeb[36]",
        "io_oeb[35]",
        "io_oeb[34]",
        "io_oeb[29]",
        "io_oeb[22]",
        "io_oeb[10]",
        "io_oeb[9]",
        "io_oeb[1]",
        "wbs_dat_o[9]",
        "wbs_dat_o[23]",
        "wbs_dat_o[7]",
        "wbs_dat_o[21]",
        "wbs_dat_o[6]",
        "wbs_dat_o[19]",
        "wbs_dat_o[5]",
        "wbs_dat_o[18]",
        "wbs_dat_o[3]",
        "wbs_dat_o[16]",
        "wbs_dat_o[2]",
        "wbs_dat_o[31]",
        "wbs_dat_o[15]",
        "wbs_dat_o[1]",
        "wbs_dat_o[30]",
        "wbs_dat_o[13]",
        "wbs_dat_o[0]",
        "wbs_dat_o[28]",
        "wbs_dat_o[12]",
        "wbs_ack_o",
        "wbs_dat_o[27]",
        "wbs_dat_o[11]",
        "io_oeb[37]",
        "wbs_dat_o[26]",
        "wbs_dat_o[10]",
        "wbs_dat_o[25]",
        "la_data_out[26]",
        "la_data_out[43]",
        "la_data_out[27]",
        "la_data_out[44]",
        "io_out[34]",
        "la_data_out[28]",
        "la_data_out[45]",
        "io_out[35]",
        "la_data_out[29]",
        "la_data_out[46]",
        "io_out[36]",
        "la_data_out[30]",
        "la_data_out[47]",
        "io_out[37]",
        "la_data_out[48]",
        "la_data_out[49]",
        "la_data_out[50]",
        "user_irq[2]",
        "user_irq[1]",
        "la_data_out[0]",
        "user_irq[0]",
        "wbs_dat_o[29]",
        "io_oeb[23]",
        "la_data_out[11]",
        "wbs_dat_o[24]",
        "io_oeb[14]",
        "la_data_out[12]",
        "wbs_dat_o[22]",
        "la_data_out[13]",
        "wbs_dat_o[20]",
        "la_data_out[14]",
        "la_data_out[31]",
        "wbs_dat_o[17]",
        "la_data_out[15]",
        "la_data_out[32]",
        "wbs_dat_o[14]",
        "la_data_out[16]",
        "la_data_out[33]",
        "wbs_dat_o[8]",
        "la_data_out[17]",
        "la_data_out[34]",
        "la_data_out[51]",
        "wbs_dat_o[4]",
        "la_data_out[18]",
        "la_data_out[35]",
        "la_data_out[52]",
        "la_data_out[19]",
        "la_data_out[36]",
        "la_data_out[53]",
        "la_data_out[1]",
        "la_data_out[20]",
        "la_data_out[37]",
        "la_data_out[54]",
        "la_data_out[2]",
        "la_data_out[38]",
        "la_data_out[55]",
        "la_data_out[3]",
        "la_data_out[39]",
        "io_out[1]",
        "la_data_out[4]",
        "la_data_out[40]",
        "io_out[9]",
        "la_data_out[5]",
        "io_out[10]",
        "la_data_out[6]",
        "io_out[22]",
        "la_data_out[7]",
        "io_out[29]",
        "la_data_out[8]",
        "la_data_out[9]",
        "la_data_out[10]",
        "la_data_out[21]",
        "la_data_out[22]",
        "la_data_out[23]",
        "la_data_out[24]",
        "la_data_out[41]",
        "la_data_out[25]",
        "la_data_out[42]",
        "wb_clk_i",
        "io_in[20]",
        "io_in[35]",
        "io_in[25]",
        "io_in[36]",
        "io_in[22]",
        "io_in[37]",
        "io_in[24]",
        "io_in[9]",
        "io_in[29]",
        "io_in[19]",
        "io_in[21]",
        "io_in[26]",
        "io_in[13]",
        "io_in[28]",
        "io_in[11]",
        "la_data_in[58]",
        "la_data_in[124]",
        "la_data_in[80]",
        "la_data_in[69]",
        "io_in[17]",
        "la_data_in[91]",
        "la_data_in[70]",
        "la_data_in[81]",
        "la_data_in[92]",
        "la_data_in[93]",
        "io_in[31]",
        "io_in[8]",
        "la_data_in[114]",
        "la_data_in[115]",
        "la_data_in[116]",
        "la_data_in[59]",
        "la_data_in[60]",
        "la_data_in[61]",
        "la_data_in[71]",
        "la_data_in[122]",
        "io_in[4]",
        "la_data_in[82]",
        "la_data_in[72]",
        "la_data_in[123]",
        "io_in[3]",
        "la_data_in[105]",
        "la_data_in[102]",
        "la_data_in[94]",
        "la_data_in[95]",
        "la_data_in[99]",
        "io_in[30]",
        "la_data_in[100]",
        "la_data_in[101]",
        "la_data_in[106]",
        "la_data_in[107]",
        "la_data_in[108]",
        "la_data_in[112]",
        "la_data_in[113]",
        "io_in[15]",
        "la_data_in[57]",
        "la_data_in[64]",
        "la_data_in[68]",
        "io_in[32]",
        "la_data_in[89]",
        "la_data_in[117]",
        "la_data_in[85]",
        "la_data_in[90]",
        "io_in[0]",
        "io_in[2]",
        "la_data_in[75]",
        "la_data_in[76]",
        "la_data_in[79]",
        "la_data_in[96]",
        "la_data_in[97]",
        "la_data_in[98]",
        "la_data_in[109]",
        "la_data_in[110]",
        "la_data_in[111]",
        "la_data_in[62]",
        "la_data_in[56]",
        "la_data_in[63]",
        "la_data_in[65]",
        "io_in[16]",
        "la_data_in[77]",
        "io_in[33]",
        "la_data_in[120]",
        "io_in[7]",
        "io_in[5]",
        "la_data_in[87]",
        "la_data_in[119]",
        "io_in[6]",
        "la_data_in[84]",
        "la_data_in[121]",
        "la_data_in[86]",
        "la_data_in[88]",
        "la_data_in[66]",
        "la_data_in[67]",
        "la_data_in[125]",
        "la_data_in[126]",
        "la_data_in[127]",
        "la_data_in[73]",
        "la_data_in[74]",
        "la_data_in[78]",
        "la_data_in[118]",
        "la_data_in[83]",
        "io_in[18]",
        "io_in[1]",
        "la_data_in[104]",
        "io_in[34]",
        "la_data_in[103]",
        "io_in[10]",
        "io_in[12]",
        "io_in[27]",
        "vssd1",
        "vccd1",
        "analog_io[0]",
        "analog_io[10]",
        "analog_io[11]",
        "analog_io[12]",
        "analog_io[13]",
        "analog_io[14]",
        "analog_io[15]",
        "analog_io[16]",
        "analog_io[17]",
        "analog_io[18]",
        "analog_io[19]",
        "analog_io[1]",
        "analog_io[20]",
        "analog_io[21]",
        "analog_io[22]",
        "analog_io[23]",
        "analog_io[24]",
        "analog_io[25]",
        "analog_io[26]",
        "analog_io[27]",
        "analog_io[28]",
        "analog_io[2]",
        "analog_io[3]",
        "analog_io[4]",
        "analog_io[5]",
        "analog_io[6]",
        "analog_io[7]",
        "analog_io[8]",
        "analog_io[9]",
        "io_in[14]",
        "io_in[23]",
        "la_data_in[0]",
        "la_data_in[10]",
        "la_data_in[11]",
        "la_data_in[12]",
        "la_data_in[13]",
        "la_data_in[14]",
        "la_data_in[15]",
        "la_data_in[16]",
        "la_data_in[17]",
        "la_data_in[18]",
        "la_data_in[19]",
        "la_data_in[1]",
        "la_data_in[20]",
        "la_data_in[21]",
        "la_data_in[22]",
        "la_data_in[23]",
        "la_data_in[24]",
        "la_data_in[25]",
        "la_data_in[26]",
        "la_data_in[27]",
        "la_data_in[28]",
        "la_data_in[29]",
        "la_data_in[2]",
        "la_data_in[30]",
        "la_data_in[31]",
        "la_data_in[32]",
        "la_data_in[33]",
        "la_data_in[34]",
        "la_data_in[35]",
        "la_data_in[36]",
        "la_data_in[37]",
        "la_data_in[38]",
        "la_data_in[39]",
        "la_data_in[3]",
        "la_data_in[40]",
        "la_data_in[41]",
        "la_data_in[42]",
        "la_data_in[43]",
        "la_data_in[44]",
        "la_data_in[45]",
        "la_data_in[46]",
        "la_data_in[47]",
        "la_data_in[48]",
        "la_data_in[49]",
        "la_data_in[4]",
        "la_data_in[50]",
        "la_data_in[51]",
        "la_data_in[52]",
        "la_data_in[53]",
        "la_data_in[54]",
        "la_data_in[55]",
        "la_data_in[5]",
        "la_data_in[6]",
        "la_data_in[7]",
        "la_data_in[8]",
        "la_data_in[9]",
        "la_oenb[0]",
        "la_oenb[100]",
        "la_oenb[101]",
        "la_oenb[102]",
        "la_oenb[103]",
        "la_oenb[104]",
        "la_oenb[105]",
        "la_oenb[106]",
        "la_oenb[107]",
        "la_oenb[108]",
        "la_oenb[109]",
        "la_oenb[10]",
        "la_oenb[110]",
        "la_oenb[111]",
        "la_oenb[112]",
        "la_oenb[113]",
        "la_oenb[114]",
        "la_oenb[115]",
        "la_oenb[116]",
        "la_oenb[117]",
        "la_oenb[118]",
        "la_oenb[119]",
        "la_oenb[11]",
        "la_oenb[120]",
        "la_oenb[121]",
        "la_oenb[122]",
        "la_oenb[123]",
        "la_oenb[124]",
        "la_oenb[125]",
        "la_oenb[126]",
        "la_oenb[127]",
        "la_oenb[12]",
        "la_oenb[13]",
        "la_oenb[14]",
        "la_oenb[15]",
        "la_oenb[16]",
        "la_oenb[17]",
        "la_oenb[18]",
        "la_oenb[19]",
        "la_oenb[1]",
        "la_oenb[20]",
        "la_oenb[21]",
        "la_oenb[22]",
        "la_oenb[23]",
        "la_oenb[24]",
        "la_oenb[25]",
        "la_oenb[26]",
        "la_oenb[27]",
        "la_oenb[28]",
        "la_oenb[29]",
        "la_oenb[2]",
        "la_oenb[30]",
        "la_oenb[31]",
        "la_oenb[32]",
        "la_oenb[33]",
        "la_oenb[34]",
        "la_oenb[35]",
        "la_oenb[36]",
        "la_oenb[37]",
        "la_oenb[38]",
        "la_oenb[39]",
        "la_oenb[3]",
        "la_oenb[40]",
        "la_oenb[41]",
        "la_oenb[42]",
        "la_oenb[43]",
        "la_oenb[44]",
        "la_oenb[45]",
        "la_oenb[46]",
        "la_oenb[47]",
        "la_oenb[48]",
        "la_oenb[49]",
        "la_oenb[4]",
        "la_oenb[50]",
        "la_oenb[51]",
        "la_oenb[52]",
        "la_oenb[53]",
        "la_oenb[54]",
        "la_oenb[55]",
        "la_oenb[56]",
        "la_oenb[57]",
        "la_oenb[58]",
        "la_oenb[59]",
        "la_oenb[5]",
        "la_oenb[60]",
        "la_oenb[61]",
        "la_oenb[62]",
        "la_oenb[63]",
        "la_oenb[64]",
        "la_oenb[65]",
        "la_oenb[66]",
        "la_oenb[67]",
        "la_oenb[68]",
        "la_oenb[69]",
        "la_oenb[6]",
        "la_oenb[70]",
        "la_oenb[71]",
        "la_oenb[72]",
        "la_oenb[73]",
        "la_oenb[74]",
        "la_oenb[75]",
        "la_oenb[76]",
        "la_oenb[77]",
        "la_oenb[78]",
        "la_oenb[79]",
        "la_oenb[7]",
        "la_oenb[80]",
        "la_oenb[81]",
        "la_oenb[82]",
        "la_oenb[83]",
        "la_oenb[84]",
        "la_oenb[85]",
        "la_oenb[86]",
        "la_oenb[87]",
        "la_oenb[88]",
        "la_oenb[89]",
        "la_oenb[8]",
        "la_oenb[90]",
        "la_oenb[91]",
        "la_oenb[92]",
        "la_oenb[93]",
        "la_oenb[94]",
        "la_oenb[95]",
        "la_oenb[96]",
        "la_oenb[97]",
        "la_oenb[98]",
        "la_oenb[99]",
        "la_oenb[9]",
        "user_clock2",
        "vccd2",
        "vdda1",
        "vdda2",
        "vssa1",
        "vssa2",
        "vssd2",
        "wb_rst_i",
        "wbs_adr_i[0]",
        "wbs_adr_i[10]",
        "wbs_adr_i[11]",
        "wbs_adr_i[12]",
        "wbs_adr_i[13]",
        "wbs_adr_i[14]",
        "wbs_adr_i[15]",
        "wbs_adr_i[16]",
        "wbs_adr_i[17]",
        "wbs_adr_i[18]",
        "wbs_adr_i[19]",
        "wbs_adr_i[1]",
        "wbs_adr_i[20]",
        "wbs_adr_i[21]",
        "wbs_adr_i[22]",
        "wbs_adr_i[23]",
        "wbs_adr_i[24]",
        "wbs_adr_i[25]",
        "wbs_adr_i[26]",
        "wbs_adr_i[27]",
        "wbs_adr_i[28]",
        "wbs_adr_i[29]",
        "wbs_adr_i[2]",
        "wbs_adr_i[30]",
        "wbs_adr_i[31]",
        "wbs_adr_i[3]",
        "wbs_adr_i[4]",
        "wbs_adr_i[5]",
        "wbs_adr_i[6]",
        "wbs_adr_i[7]",
        "wbs_adr_i[8]",
        "wbs_adr_i[9]",
        "wbs_cyc_i",
        "wbs_dat_i[0]",
        "wbs_dat_i[10]",
        "wbs_dat_i[11]",
        "wbs_dat_i[12]",
        "wbs_dat_i[13]",
        "wbs_dat_i[14]",
        "wbs_dat_i[15]",
        "wbs_dat_i[16]",
        "wbs_dat_i[17]",
        "wbs_dat_i[18]",
        "wbs_dat_i[19]",
        "wbs_dat_i[1]",
        "wbs_dat_i[20]",
        "wbs_dat_i[21]",
        "wbs_dat_i[22]",
        "wbs_dat_i[23]",
        "wbs_dat_i[24]",
        "wbs_dat_i[25]",
        "wbs_dat_i[26]",
        "wbs_dat_i[27]",
        "wbs_dat_i[28]",
        "wbs_dat_i[29]",
        "wbs_dat_i[2]",
        "wbs_dat_i[30]",
        "wbs_dat_i[31]",
        "wbs_dat_i[3]",
        "wbs_dat_i[4]",
        "wbs_dat_i[5]",
        "wbs_dat_i[6]",
        "wbs_dat_i[7]",
        "wbs_dat_i[8]",
        "wbs_dat_i[9]",
        "wbs_sel_i[0]",
        "wbs_sel_i[1]",
        "wbs_sel_i[2]",
        "wbs_sel_i[3]",
        "wbs_stb_i",
        "wbs_we_i"
      ]
   ]
  }
]
