Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:10:50 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge/post_synth_timing_summary.rpt
| Design       : RLE_BlobMerging
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.971      -11.096                      4                 1161        0.242        0.000                      0                 1161        4.500        0.000                       0                   575  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.971      -11.096                      4                 1161        0.242        0.000                      0                 1161        4.500        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            4  Failing Endpoints,  Worst Slack       -3.971ns,  Total Violation      -11.096ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.971ns  (required time - arrival time)
  Source:                 avgSizeXaxis_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oAvgSizeXaxis_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.969ns  (logic 7.126ns (51.013%)  route 6.843ns (48.987%))
  Logic Levels:           31  (CARRY4=16 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=574, unset)          0.704     0.704    clk
                         FDRE                                         r  avgSizeXaxis_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  avgSizeXaxis_reg[7]/Q
                         net (fo=10, unplaced)        0.562     1.659    avgSizeXaxis_reg_n_0_[7]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.858 r  oAvgSizeXaxis[7]_i_8/O
                         net (fo=1, unplaced)         0.000     1.858    oAvgSizeXaxis[7]_i_8_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.339 r  oAvgSizeXaxis_reg[7]_i_3/O[3]
                         net (fo=21, unplaced)        0.518     2.857    inst_x/p_0_in
                         LUT4 (Prop_lut4_I1_O)        0.222     3.079 r  oAvgSizeXaxis[6]_i_6/O
                         net (fo=1, unplaced)         0.319     3.398    oAvgSizeXaxis[6]_i_6_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     3.696 r  oAvgSizeXaxis_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     3.703    oAvgSizeXaxis_reg[6]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167     3.870 r  oAvgSizeXaxis_reg[6]_i_2/O[0]
                         net (fo=21, unplaced)        0.269     4.139    oAvgSizeXaxis_reg[6]_i_2_n_7
                         LUT5 (Prop_lut5_I3_O)        0.209     4.348 r  oAvgSizeXaxis[5]_i_14/O
                         net (fo=3, unplaced)         0.319     4.667    oAvgSizeXaxis[5]_i_14_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097     4.764 r  oAvgSizeXaxis[5]_i_11/O
                         net (fo=1, unplaced)         0.000     4.764    oAvgSizeXaxis[5]_i_11_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     5.050 r  oAvgSizeXaxis_reg[5]_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     5.057    oAvgSizeXaxis_reg[5]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     5.291 r  oAvgSizeXaxis_reg[5]_i_2/O[1]
                         net (fo=22, unplaced)        0.268     5.559    oAvgSizeXaxis_reg[5]_i_2_n_6
                         LUT3 (Prop_lut3_I1_O)        0.216     5.775 r  oAvgSizeXaxis[4]_i_19/O
                         net (fo=12, unplaced)        0.349     6.124    oAvgSizeXaxis[4]_i_19_n_0
                         LUT4 (Prop_lut4_I3_O)        0.097     6.221 r  oAvgSizeXaxis[4]_i_12/O
                         net (fo=1, unplaced)         0.000     6.221    oAvgSizeXaxis[4]_i_12_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.505 r  oAvgSizeXaxis_reg[4]_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     6.512    oAvgSizeXaxis_reg[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     6.705 r  oAvgSizeXaxis_reg[4]_i_2/O[2]
                         net (fo=53, unplaced)        0.386     7.091    oAvgSizeXaxis_reg[4]_i_2_n_5
                         LUT6 (Prop_lut6_I1_O)        0.217     7.308 r  oAvgSizeXaxis[3]_i_11/O
                         net (fo=2, unplaced)         0.312     7.620    oAvgSizeXaxis[3]_i_11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.097     7.717 r  oAvgSizeXaxis[3]_i_14/O
                         net (fo=1, unplaced)         0.000     7.717    oAvgSizeXaxis[3]_i_14_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.001 r  oAvgSizeXaxis_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     8.008    oAvgSizeXaxis_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.258 r  oAvgSizeXaxis_reg[3]_i_2/O[3]
                         net (fo=46, unplaced)        0.537     8.795    oAvgSizeXaxis_reg[3]_i_2_n_4
                         LUT4 (Prop_lut4_I2_O)        0.222     9.017 r  oAvgSizeXaxis[1]_i_28/O
                         net (fo=3, unplaced)         0.529     9.546    oAvgSizeXaxis[1]_i_28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097     9.643 r  oAvgSizeXaxis[2]_i_17/O
                         net (fo=1, unplaced)         0.000     9.643    oAvgSizeXaxis[2]_i_17_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.927 r  oAvgSizeXaxis_reg[2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     9.934    oAvgSizeXaxis_reg[2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.026 r  oAvgSizeXaxis_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.026    oAvgSizeXaxis_reg[2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167    10.193 r  oAvgSizeXaxis_reg[2]_i_2/O[0]
                         net (fo=40, unplaced)        0.285    10.478    oAvgSizeXaxis_reg[2]_i_2_n_7
                         LUT6 (Prop_lut6_I4_O)        0.209    10.687 r  oAvgSizeXaxis[1]_i_10/O
                         net (fo=2, unplaced)         0.482    11.169    oAvgSizeXaxis[1]_i_10_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    11.555 r  oAvgSizeXaxis_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.555    oAvgSizeXaxis_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234    11.789 r  oAvgSizeXaxis_reg[1]_i_2/O[1]
                         net (fo=24, unplaced)        0.270    12.059    oAvgSizeXaxis_reg[1]_i_2_n_6
                         LUT2 (Prop_lut2_I1_O)        0.221    12.280 f  oAvgSizeXaxis[0]_i_22/O
                         net (fo=5, unplaced)         0.329    12.609    oAvgSizeXaxis[0]_i_22_n_0
                         LUT6 (Prop_lut6_I2_O)        0.097    12.706 r  oAvgSizeXaxis[0]_i_34/O
                         net (fo=1, unplaced)         0.301    13.007    oAvgSizeXaxis[0]_i_34_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097    13.104 r  oAvgSizeXaxis[0]_i_12/O
                         net (fo=1, unplaced)         0.471    13.575    oAvgSizeXaxis[0]_i_12_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    13.961 r  oAvgSizeXaxis_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.961    oAvgSizeXaxis_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193    14.154 f  oAvgSizeXaxis_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.302    14.456    oAvgSizeXaxis_reg[0]_i_2_n_5
                         LUT1 (Prop_lut1_I0_O)        0.217    14.673 r  oAvgSizeXaxis[0]_i_1/O
                         net (fo=1, unplaced)         0.000    14.673    divider_res_x[0]
                         FDRE                                         r  oAvgSizeXaxis_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=574, unset)          0.669    10.669    clk
                         FDRE                                         r  oAvgSizeXaxis_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.069    10.702    oAvgSizeXaxis_reg[0]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -14.673    
  -------------------------------------------------------------------
                         slack                                 -3.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 oReadFifoRequest_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oReadFifoRequest_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.262ns (68.345%)  route 0.121ns (31.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=574, unset)          0.411     0.411    clk
                         FDRE                                         r  oReadFifoRequest_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  oReadFifoRequest_reg/Q
                         net (fo=1, unplaced)         0.121     0.696    oReadFifoRequest
                         LUT5 (Prop_lut5_I4_O)        0.098     0.794 r  oReadFifoRequest_i_1/O
                         net (fo=1, unplaced)         0.000     0.794    oReadFifoRequest_i_1_n_0
                         FDRE                                         r  oReadFifoRequest_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=574, unset)          0.432     0.432    clk
                         FDRE                                         r  oReadFifoRequest_reg/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    oReadFifoRequest_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                blob1maxX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                blob1maxX_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                blob1maxX_reg[1]/C



