<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>xilpuf: xpuf_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">xilpuf
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xpuf__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xpuf_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>This file contains PUF hardware interface. </p>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver   Who  Date        Changes
</p>
<hr/>
<p>
1.0   kal  08/01/2019 Initial release
1.1   har  01/27/2020 Added offsets and register definitions for registers of
                      EFUSE_CACHE module
                      Moved definition of XPuf_ReadReg and XPuf_WriteReg to
                      <a class="el" href="xpuf_8c.html" title="This file contains PUF hardware interface API definitions. ">xpuf.c</a>
                      Renamed macros related to PUF Command register
1.2     am   08/19/2020 Resolved MISRA C violations.
      har  09/30/2020 Removed header files which were not required
1.3   har  01/06/2021 Added offset for PUF_CLEAR register and its definition
      har  03/08/2021 Added offset for IRO frequency
1.4   har  07/09/2021 Fixed doxygen warnings
1.5   har  03/21/2022 Added offset for GLOBAL_CNTRL register
      kpt  03/24/2021 Added macro XPUF_IRO_TRIM_FUSE_SEL_BIT
2.2   vss  09/07/2023 Fixed MISRA-C Rule 2.5 violation
      vss  09/21/2023 Fixed doxygen warnings
2.3   ng   11/22/2023 Fixed doxygen grouping</pre><pre></pre> </div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a7c9cea801d83c73aac586671710c492b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a7c9cea801d83c73aac586671710c492b">XPUF_PMC_GLOBAL_BASEADDR</a>&#160;&#160;&#160;(0xF1110000U)</td></tr>
<tr class="memdesc:a7c9cea801d83c73aac586671710c492b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC_GLOBAL Base Address.  <a href="#a7c9cea801d83c73aac586671710c492b">More...</a><br/></td></tr>
<tr class="separator:a7c9cea801d83c73aac586671710c492b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa434bf16a400f338385e4b9df797a1da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#aa434bf16a400f338385e4b9df797a1da">XPUF_CLEAR_ID</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:aa434bf16a400f338385e4b9df797a1da"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; Clear PUF ID bit in PUF_STATUS register  <a href="#aa434bf16a400f338385e4b9df797a1da">More...</a><br/></td></tr>
<tr class="separator:aa434bf16a400f338385e4b9df797a1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05a5f926d7fabab36cd15465af42a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#ac05a5f926d7fabab36cd15465af42a29">XPUF_EFUSE_CACHE_BASEADDR</a>&#160;&#160;&#160;(0xF1250000U)</td></tr>
<tr class="memdesc:ac05a5f926d7fabab36cd15465af42a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFUSE_CACHE Base Address.  <a href="#ac05a5f926d7fabab36cd15465af42a29">More...</a><br/></td></tr>
<tr class="separator:ac05a5f926d7fabab36cd15465af42a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47aa8fff1c7dc4f7446c3c47f5c97345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a47aa8fff1c7dc4f7446c3c47f5c97345">XPUF_EFUSE_CTRL_BASEADDR</a>&#160;&#160;&#160;(0xF1240000U)</td></tr>
<tr class="memdesc:a47aa8fff1c7dc4f7446c3c47f5c97345"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFUSE_CTRL Base Address.  <a href="#a47aa8fff1c7dc4f7446c3c47f5c97345">More...</a><br/></td></tr>
<tr class="separator:a47aa8fff1c7dc4f7446c3c47f5c97345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3aaa77ba8b82a6d378efc51ea07fe84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#aa3aaa77ba8b82a6d378efc51ea07fe84">XPUF_ANLG_OSC_SW_1LP_OFFSET</a>&#160;&#160;&#160;(0x00000060U)</td></tr>
<tr class="memdesc:aa3aaa77ba8b82a6d378efc51ea07fe84"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRO Trim Fuse Select.  <a href="#aa3aaa77ba8b82a6d378efc51ea07fe84">More...</a><br/></td></tr>
<tr class="separator:aa3aaa77ba8b82a6d378efc51ea07fe84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23787562ac46a31b83d121601344e352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a23787562ac46a31b83d121601344e352">XPUF_IRO_TRIM_FUSE_SEL_BIT</a>&#160;&#160;&#160;((u32)0x01U &lt;&lt; 0U)</td></tr>
<tr class="memdesc:a23787562ac46a31b83d121601344e352"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRO Trim Fuse Select bit.  <a href="#a23787562ac46a31b83d121601344e352">More...</a><br/></td></tr>
<tr class="separator:a23787562ac46a31b83d121601344e352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf191715da27ed501cc199ea17e99c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#abf191715da27ed501cc199ea17e99c81">XPUF_EFUSE_CTRL_IRO_TRIM_FAST</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:abf191715da27ed501cc199ea17e99c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trim IRO to fast frequency.  <a href="#abf191715da27ed501cc199ea17e99c81">More...</a><br/></td></tr>
<tr class="separator:abf191715da27ed501cc199ea17e99c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89631b9267e14c3aa2370943281e5683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a89631b9267e14c3aa2370943281e5683">XPUF_EFUSE_CTRL_WR_LOCK_OFFSET</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:a89631b9267e14c3aa2370943281e5683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write lock offset.  <a href="#a89631b9267e14c3aa2370943281e5683">More...</a><br/></td></tr>
<tr class="separator:a89631b9267e14c3aa2370943281e5683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7894423c8954999c82ebdfe7ed6f7efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a7894423c8954999c82ebdfe7ed6f7efd">XPUF_EFUSE_CTRL_WR_UNLOCK_VAL</a>&#160;&#160;&#160;(0x0000DF0DU)</td></tr>
<tr class="memdesc:a7894423c8954999c82ebdfe7ed6f7efd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write unlock value.  <a href="#a7894423c8954999c82ebdfe7ed6f7efd">More...</a><br/></td></tr>
<tr class="separator:a7894423c8954999c82ebdfe7ed6f7efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e691dad0f2a76c12a30e5ada0ed953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a97e691dad0f2a76c12a30e5ada0ed953">XPUF_EFUSE_CTRL_WR_LOCK_VAL</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:a97e691dad0f2a76c12a30e5ada0ed953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write lock value.  <a href="#a97e691dad0f2a76c12a30e5ada0ed953">More...</a><br/></td></tr>
<tr class="separator:a97e691dad0f2a76c12a30e5ada0ed953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Offsets for PUF registers in PMC_GLOBAL module</div></td></tr>
<tr class="memitem:aab39c63597c59d4264e55fa34baa2f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#aab39c63597c59d4264e55fa34baa2f37">XPUF_PMC_GLOBAL_GLOBAL_CNTRL_OFFSET</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:aab39c63597c59d4264e55fa34baa2f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; PUF register offsets  <a href="#aab39c63597c59d4264e55fa34baa2f37">More...</a><br/></td></tr>
<tr class="separator:aab39c63597c59d4264e55fa34baa2f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5e442fd02d18441bd8f689b81c2c64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d5e442fd02d18441bd8f689b81c2c64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_CMD_OFFSET</b>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="separator:a6d5e442fd02d18441bd8f689b81c2c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afccc0a6d12552e0b6d235e2a9cb029e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afccc0a6d12552e0b6d235e2a9cb029e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_CFG0_OFFSET</b>&#160;&#160;&#160;(0x00040004U)</td></tr>
<tr class="separator:afccc0a6d12552e0b6d235e2a9cb029e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d9d63c38224c4628b057cb35c39085"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1d9d63c38224c4628b057cb35c39085"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_CFG1_OFFSET</b>&#160;&#160;&#160;(0x00040008U)</td></tr>
<tr class="separator:ac1d9d63c38224c4628b057cb35c39085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a610d71835e328915650b14d009764"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1a610d71835e328915650b14d009764"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_SHUT_OFFSET</b>&#160;&#160;&#160;(0x0004000CU)</td></tr>
<tr class="separator:ad1a610d71835e328915650b14d009764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7feea0f76057cffd0a7dfb70c0543b01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7feea0f76057cffd0a7dfb70c0543b01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_STATUS_OFFSET</b>&#160;&#160;&#160;(0x00040010U)</td></tr>
<tr class="separator:a7feea0f76057cffd0a7dfb70c0543b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3e86acad406321946b3565325dae27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada3e86acad406321946b3565325dae27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_WORD_OFFSET</b>&#160;&#160;&#160;(0x00040018U)</td></tr>
<tr class="separator:ada3e86acad406321946b3565325dae27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06060913ac7e56d07177e3caed027f0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06060913ac7e56d07177e3caed027f0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_SYN_ADDR_OFFSET</b>&#160;&#160;&#160;(0x00040020U)</td></tr>
<tr class="separator:a06060913ac7e56d07177e3caed027f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471190dbb5c73ebc6de697cc5140b5e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a471190dbb5c73ebc6de697cc5140b5e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_AUX_OFFSET</b>&#160;&#160;&#160;(0x00040024U)</td></tr>
<tr class="separator:a471190dbb5c73ebc6de697cc5140b5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a03fa4865c378242ac48339e896919"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4a03fa4865c378242ac48339e896919"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_CHASH_OFFSET</b>&#160;&#160;&#160;(0x00040028U)</td></tr>
<tr class="separator:aa4a03fa4865c378242ac48339e896919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc70b6f35bcdee82e2fc151262d05518"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc70b6f35bcdee82e2fc151262d05518"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_CLEAR_OFFSET</b>&#160;&#160;&#160;(0x0004002CU)</td></tr>
<tr class="separator:acc70b6f35bcdee82e2fc151262d05518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd38f0e57b5784aad04e37ab14fd3af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefd38f0e57b5784aad04e37ab14fd3af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PMC_GLOBAL_PUF_ID_0_OFFSET</b>&#160;&#160;&#160;(0x00040030U)</td></tr>
<tr class="separator:aefd38f0e57b5784aad04e37ab14fd3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">GLOBAL Control register definition</div></td></tr>
<tr class="memitem:a2ac90f23a92b5051042f6656df5f30a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a2ac90f23a92b5051042f6656df5f30a1">XPUF_SLVERR_ENABLE_MASK</a>&#160;&#160;&#160;(0x1U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:a2ac90f23a92b5051042f6656df5f30a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; GLOBAL_CNTRL register definition  <a href="#a2ac90f23a92b5051042f6656df5f30a1">More...</a><br/></td></tr>
<tr class="separator:a2ac90f23a92b5051042f6656df5f30a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PUF Command register definition</div></td></tr>
<tr class="memitem:a6ecccb5394199541d2b158e7390b13c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a6ecccb5394199541d2b158e7390b13c4">XPUF_CMD_REGISTRATION</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a6ecccb5394199541d2b158e7390b13c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; PUF_CMD register definition  <a href="#a6ecccb5394199541d2b158e7390b13c4">More...</a><br/></td></tr>
<tr class="separator:a6ecccb5394199541d2b158e7390b13c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ccf6d2d29f56d0fcbc04a32aa38221"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88ccf6d2d29f56d0fcbc04a32aa38221"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_CMD_REGEN_ON_DEMAND</b>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="separator:a88ccf6d2d29f56d0fcbc04a32aa38221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab69c5ab018fb78bbca0a1e3c4beba63f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab69c5ab018fb78bbca0a1e3c4beba63f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_CMD_REGEN_ID_ONLY</b>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="separator:ab69c5ab018fb78bbca0a1e3c4beba63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PUF Configuration 0 register definition</div></td></tr>
<tr class="memitem:a04b11f4601b82448c5873cd0e2126b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a04b11f4601b82448c5873cd0e2126b7d">XPUF_CFG0_GLOBAL_FILTER_ENABLE</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a04b11f4601b82448c5873cd0e2126b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; PUF_CFG0 register definition  <a href="#a04b11f4601b82448c5873cd0e2126b7d">More...</a><br/></td></tr>
<tr class="separator:a04b11f4601b82448c5873cd0e2126b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb1e7102ad6d1438b2738732d8ef590"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bb1e7102ad6d1438b2738732d8ef590"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_CFG0_HASH_SEL</b>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="separator:a5bb1e7102ad6d1438b2738732d8ef590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PUF Configuration 1 register definition</div></td></tr>
<tr class="memitem:a8de92777769beec92be582cbeea6f374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a8de92777769beec92be582cbeea6f374">XPUF_CFG1_INIT_VAL_4K</a>&#160;&#160;&#160;(0x0C230090U)</td></tr>
<tr class="memdesc:a8de92777769beec92be582cbeea6f374"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; PUF_CFG1 register definition  <a href="#a8de92777769beec92be582cbeea6f374">More...</a><br/></td></tr>
<tr class="separator:a8de92777769beec92be582cbeea6f374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac0b26c2868656d07b26636b3efb24f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ac0b26c2868656d07b26636b3efb24f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_CFG1_INIT_VAL_12K</b>&#160;&#160;&#160;(0x00230150U)</td></tr>
<tr class="separator:a6ac0b26c2868656d07b26636b3efb24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PUF Status register definition</div></td></tr>
<tr class="memitem:a9baa264f1f50fc83fe50e4ffd18b44b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a9baa264f1f50fc83fe50e4ffd18b44b2">XPUF_STATUS_SYNDROME_WORD_RDY</a>&#160;&#160;&#160;((u32)0x01U &lt;&lt; 0U)</td></tr>
<tr class="memdesc:a9baa264f1f50fc83fe50e4ffd18b44b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; PUF_STATUS register definition  <a href="#a9baa264f1f50fc83fe50e4ffd18b44b2">More...</a><br/></td></tr>
<tr class="separator:a9baa264f1f50fc83fe50e4ffd18b44b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc0edf21ac7dffef28649d67b298fc11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc0edf21ac7dffef28649d67b298fc11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_STATUS_ID_ZERO</b>&#160;&#160;&#160;((u32)0x01U &lt;&lt; 1U)</td></tr>
<tr class="separator:acc0edf21ac7dffef28649d67b298fc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4111120822284bb20d3d583259417e69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4111120822284bb20d3d583259417e69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_STATUS_ID_RDY</b>&#160;&#160;&#160;((u32)0x01U &lt;&lt; 2U)</td></tr>
<tr class="separator:a4111120822284bb20d3d583259417e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e613c480a5234d7b9bd38a0358db75b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e613c480a5234d7b9bd38a0358db75b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_STATUS_KEY_RDY</b>&#160;&#160;&#160;((u32)0x01U &lt;&lt; 3U)</td></tr>
<tr class="separator:a1e613c480a5234d7b9bd38a0358db75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34450e4b7084935ada94ea403e5a2bf5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34450e4b7084935ada94ea403e5a2bf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_STATUS_PUF_DONE</b>&#160;&#160;&#160;((u32)0x01U &lt;&lt; 30U)</td></tr>
<tr class="separator:a34450e4b7084935ada94ea403e5a2bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Offsets for registers in EFUSE_CACHE module</div></td></tr>
<tr class="memitem:a497359d898346d6fef21fb3397f023f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xpuf__hw_8h.html#a497359d898346d6fef21fb3397f023f3">XPUF_PUF_ECC_PUF_CTRL_OFFSET</a>&#160;&#160;&#160;(0x000000A4U)</td></tr>
<tr class="memdesc:a497359d898346d6fef21fb3397f023f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; EFUSE_CACHE register offsets.  <a href="#a497359d898346d6fef21fb3397f023f3">More...</a><br/></td></tr>
<tr class="separator:a497359d898346d6fef21fb3397f023f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae267082f02bec1f40617cd5354fd14a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae267082f02bec1f40617cd5354fd14a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_EFUSE_CACHE_SECURITY_CONTROL</b>&#160;&#160;&#160;(0x000000ACU)</td></tr>
<tr class="separator:ae267082f02bec1f40617cd5354fd14a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55d60747b91611810f24f92d8cde7cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af55d60747b91611810f24f92d8cde7cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PUF_REGEN_DIS</b>&#160;&#160;&#160;((u32)1U &lt;&lt; 31U)</td></tr>
<tr class="separator:af55d60747b91611810f24f92d8cde7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3bdca983eb2f278b0eb41c1f05b250"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f3bdca983eb2f278b0eb41c1f05b250"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PUF_HD_INVLD</b>&#160;&#160;&#160;((u32)1U &lt;&lt; 30U)</td></tr>
<tr class="separator:a8f3bdca983eb2f278b0eb41c1f05b250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed90ff52ffd4a193c73c76a7e47092f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed90ff52ffd4a193c73c76a7e47092f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPUF_PUF_DIS</b>&#160;&#160;&#160;((u32)1U &lt;&lt; 18U)</td></tr>
<tr class="separator:aed90ff52ffd4a193c73c76a7e47092f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="aa3aaa77ba8b82a6d378efc51ea07fe84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_ANLG_OSC_SW_1LP_OFFSET&#160;&#160;&#160;(0x00000060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRO Trim Fuse Select. </p>

</div>
</div>
<a class="anchor" id="a04b11f4601b82448c5873cd0e2126b7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_CFG0_GLOBAL_FILTER_ENABLE&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; PUF_CFG0 register definition </p>

</div>
</div>
<a class="anchor" id="a8de92777769beec92be582cbeea6f374"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_CFG1_INIT_VAL_4K&#160;&#160;&#160;(0x0C230090U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; PUF_CFG1 register definition </p>

<p>Referenced by <a class="el" href="group__xpuf__server__apis.html#ga2f60c4624b046d3f5c74d8cb01f8f90d">XPuf_Regeneration()</a>, and <a class="el" href="group__xpuf__server__apis.html#gae2607f20a8f0199c8f0eb53d0dfc9f0a">XPuf_Registration()</a>.</p>

</div>
</div>
<a class="anchor" id="aa434bf16a400f338385e4b9df797a1da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_CLEAR_ID&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; Clear PUF ID bit in PUF_STATUS register </p>

<p>Referenced by <a class="el" href="group__xpuf__server__apis.html#ga651bbcfe2834f71fa821e1cb113a723f">XPuf_ClearPufID()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ecccb5394199541d2b158e7390b13c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_CMD_REGISTRATION&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; PUF_CMD register definition </p>

<p>Referenced by <a class="el" href="group__xpuf__server__apis.html#gae2607f20a8f0199c8f0eb53d0dfc9f0a">XPuf_Registration()</a>.</p>

</div>
</div>
<a class="anchor" id="ac05a5f926d7fabab36cd15465af42a29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_EFUSE_CACHE_BASEADDR&#160;&#160;&#160;(0xF1250000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EFUSE_CACHE Base Address. </p>

</div>
</div>
<a class="anchor" id="a47aa8fff1c7dc4f7446c3c47f5c97345"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_EFUSE_CTRL_BASEADDR&#160;&#160;&#160;(0xF1240000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EFUSE_CTRL Base Address. </p>

</div>
</div>
<a class="anchor" id="abf191715da27ed501cc199ea17e99c81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_EFUSE_CTRL_IRO_TRIM_FAST&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trim IRO to fast frequency. </p>

</div>
</div>
<a class="anchor" id="a89631b9267e14c3aa2370943281e5683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_EFUSE_CTRL_WR_LOCK_OFFSET&#160;&#160;&#160;(0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write lock offset. </p>

</div>
</div>
<a class="anchor" id="a97e691dad0f2a76c12a30e5ada0ed953"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_EFUSE_CTRL_WR_LOCK_VAL&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write lock value. </p>

</div>
</div>
<a class="anchor" id="a7894423c8954999c82ebdfe7ed6f7efd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_EFUSE_CTRL_WR_UNLOCK_VAL&#160;&#160;&#160;(0x0000DF0DU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write unlock value. </p>

</div>
</div>
<a class="anchor" id="a23787562ac46a31b83d121601344e352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_IRO_TRIM_FUSE_SEL_BIT&#160;&#160;&#160;((u32)0x01U &lt;&lt; 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRO Trim Fuse Select bit. </p>

</div>
</div>
<a class="anchor" id="a7c9cea801d83c73aac586671710c492b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_PMC_GLOBAL_BASEADDR&#160;&#160;&#160;(0xF1110000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMC_GLOBAL Base Address. </p>

<p>Referenced by <a class="el" href="group__xpuf__server__apis.html#ga651bbcfe2834f71fa821e1cb113a723f">XPuf_ClearPufID()</a>, <a class="el" href="group__xpuf__server__apis.html#ga2f60c4624b046d3f5c74d8cb01f8f90d">XPuf_Regeneration()</a>, and <a class="el" href="group__xpuf__server__apis.html#gae2607f20a8f0199c8f0eb53d0dfc9f0a">XPuf_Registration()</a>.</p>

</div>
</div>
<a class="anchor" id="aab39c63597c59d4264e55fa34baa2f37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_PMC_GLOBAL_GLOBAL_CNTRL_OFFSET&#160;&#160;&#160;(0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; PUF register offsets </p>

<p>Referenced by <a class="el" href="group__xpuf__server__apis.html#ga2f60c4624b046d3f5c74d8cb01f8f90d">XPuf_Regeneration()</a>.</p>

</div>
</div>
<a class="anchor" id="a497359d898346d6fef21fb3397f023f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_PUF_ECC_PUF_CTRL_OFFSET&#160;&#160;&#160;(0x000000A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; EFUSE_CACHE register offsets. </p>

</div>
</div>
<a class="anchor" id="a2ac90f23a92b5051042f6656df5f30a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_SLVERR_ENABLE_MASK&#160;&#160;&#160;(0x1U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; GLOBAL_CNTRL register definition </p>

<p>Referenced by <a class="el" href="group__xpuf__server__apis.html#ga2f60c4624b046d3f5c74d8cb01f8f90d">XPuf_Regeneration()</a>.</p>

</div>
</div>
<a class="anchor" id="a9baa264f1f50fc83fe50e4ffd18b44b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPUF_STATUS_SYNDROME_WORD_RDY&#160;&#160;&#160;((u32)0x01U &lt;&lt; 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; PUF_STATUS register definition </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
