<pragmas>
<pragma file="AXI_M/core.cpp" line="8" pragmaType="interface" parentfunction="setMem" mode="s_axilite" port="op" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="AXI_M/core.cpp" line="9" pragmaType="interface" parentfunction="setMem" mode="s_axilite" port="a" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="AXI_M/core.cpp" line="10" pragmaType="interface" parentfunction="setMem" mode="s_axilite" port="b" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="AXI_M/core.cpp" line="11" pragmaType="interface" parentfunction="setMem" mode="s_axilite" port="c" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="AXI_M/core.cpp" line="13" pragmaType="interface" parentfunction="setMem" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="AXI_M/core.cpp" line="15" pragmaType="interface" parentfunction="setMem" mode="m_axi" port="a" bundle="gmem0" offset="slave" name="" depth="50" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="AXI_M/core.cpp" line="16" pragmaType="interface" parentfunction="setMem" mode="m_axi" port="b" bundle="gmem1" offset="slave" name="" depth="50" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="AXI_M/core.cpp" line="17" pragmaType="interface" parentfunction="setMem" mode="m_axi" port="c" bundle="gmem2" offset="slave" name="" depth="50" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
</pragmas>
