// Seed: 2752985315
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1 - !1;
endmodule
module module_1 (
    output wor id_0,
    input  tri id_1
);
  tri1 id_3;
  reg  id_4;
  wire id_5;
  always begin
    return id_3;
    id_4 <= (1);
  end
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  always
  fork
    id_0 = id_4 == id_1 ? 1 : id_3;
  join
  always $display(1);
endmodule
