// Seed: 1244043813
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_4;
  type_7 id_5 (
      .id_0(id_2),
      .id_1(id_1 == 1),
      .id_2(1),
      .id_3(1),
      .id_4(1)
  );
endmodule
`define pp_4 0
`define pp_5 0
