Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\top\main_pll\main_pll.ip --block-symbol-file --output-directory=E:\Z8\Z8_out_fiber20210207\src\top\main_pll\main_pll --family="Arria 10" --part=10AX027H4F34E3SG
Info: main_pll.iopll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\top\main_pll\main_pll.ip --synthesis=VERILOG --output-directory=E:\Z8\Z8_out_fiber20210207\src\top\main_pll\main_pll --family="Arria 10" --part=10AX027H4F34E3SG
Info: main_pll.iopll_0: Able to implement PLL with user settings
Info: main_pll: "Transforming system: main_pll"
Info: main_pll: "Naming system components in system: main_pll"
Info: main_pll: "Processing generation queue"
Info: main_pll: "Generating: main_pll"
Info: main_pll: "Generating: main_pll_altera_iopll_181_rajv6oy"
Info: main_pll: Done "main_pll" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in main_pll. No files generated.
Info: Finished: Generate IP Core Documentation
