

================================================================
== Vivado HLS Report for 'Loop_TIMESTEP_proc34'
================================================================
* Date:           Mon Aug 30 19:39:42 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.317 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       78|       79| 0.390 us | 0.395 us |   72|   72| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        +------------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                    |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |              Instance              |         Module         |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_simple_0_0_0_0_1_fu_1227  |dense_simple_0_0_0_0_1  |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |grp_sigmoid_1_fu_1279               |sigmoid_1               |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_sigmoid_1_fu_1293               |sigmoid_1               |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_sigmoid_1_fu_1307               |sigmoid_1               |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_dense_simple_0_0_1_fu_1321      |dense_simple_0_0_1      |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |grp_lstm_tail_02_1_fu_1326          |lstm_tail_02_1          |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |call_ret4_hard_tanh_3_fu_1378       |hard_tanh_3             |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TIMESTEP  |       78|       78|        16|          9|          1|     8|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|    1228|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |       12|    273|     7601|   12899|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     992|    -|
|Register             |        -|      -|     3604|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |       12|    273|    11205|   15119|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      9|        1|       4|  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      4|    ~0   |       2|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------+---------+-------+------+------+-----+
    |              Instance              |         Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------------+------------------------+---------+-------+------+------+-----+
    |grp_dense_simple_0_0_0_0_1_fu_1227  |dense_simple_0_0_0_0_1  |        0|    221|  4752|  6864|    0|
    |grp_dense_simple_0_0_1_fu_1321      |dense_simple_0_0_1      |        0|     28|   967|  1209|    0|
    |call_ret4_hard_tanh_3_fu_1378       |hard_tanh_3             |        0|      0|     0|   416|    0|
    |grp_lstm_tail_02_1_fu_1326          |lstm_tail_02_1          |        0|     24|  1633|   840|    0|
    |grp_sigmoid_1_fu_1279               |sigmoid_1               |        4|      0|    83|  1190|    0|
    |grp_sigmoid_1_fu_1293               |sigmoid_1               |        4|      0|    83|  1190|    0|
    |grp_sigmoid_1_fu_1307               |sigmoid_1               |        4|      0|    83|  1190|    0|
    +------------------------------------+------------------------+---------+-------+------+------+-----+
    |Total                               |                        |       12|    273|  7601| 12899|    0|
    +------------------------------------+------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |its_fu_1894_p2                     |     +    |      0|  0|   11|           1|           3|
    |sub_ln203_1_fu_1440_p2             |     -    |      0|  0|   15|           8|           8|
    |sub_ln203_2_fu_1470_p2             |     -    |      0|  0|   15|           7|           8|
    |sub_ln203_fu_1428_p2               |     -    |      0|  0|   15|           8|           8|
    |and_ln203_fu_1495_p2               |    and   |      0|  0|  128|         128|         128|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage6_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1340                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1354                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1361                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_350                   |    and   |      0|  0|    2|           1|           1|
    |icmp_ln203_fu_1404_p2              |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln377_fu_1504_p2              |   icmp   |      0|  0|    9|           3|           2|
    |lshr_ln203_1_fu_1489_p2            |   lshr   |      0|  0|  423|           2|         128|
    |lshr_ln203_fu_1480_p2              |   lshr   |      0|  0|  423|         128|         128|
    |ap_block_state1                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state17_pp0_stage6_iter1  |    or    |      0|  0|    2|           1|           1|
    |empty_346_fu_1398_p2               |    or    |      0|  0|    7|           7|           4|
    |select_ln203_1_fu_1454_p3          |  select  |      0|  0|  127|           1|         128|
    |select_ln203_2_fu_1462_p3          |  select  |      0|  0|    8|           1|           8|
    |select_ln203_fu_1446_p3            |  select  |      0|  0|    8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|    2|           1|           2|
    |xor_ln203_fu_1434_p2               |    xor   |      0|  0|    8|           8|           7|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      0|  0| 1228|         320|         586|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  50|         11|    1|         11|
    |ap_done                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_933_p6                 |  15|          3|    1|          3|
    |ap_phi_mux_h_pre_V_0_0_i140_phi_fu_1051_p6       |  15|          3|   16|         48|
    |ap_phi_mux_h_pre_V_1_0265_i141_phi_fu_1036_p6    |  15|          3|   16|         48|
    |ap_phi_mux_h_pre_V_2_0_i142_phi_fu_1021_p6       |  15|          3|   16|         48|
    |ap_phi_mux_h_pre_V_3_0_i143_phi_fu_1006_p6       |  15|          3|   16|         48|
    |ap_phi_mux_h_pre_V_4_0_i144_phi_fu_991_p6        |  15|          3|   16|         48|
    |ap_phi_mux_h_pre_V_5_0_i139_phi_fu_1066_p6       |  15|          3|   16|         48|
    |ap_phi_mux_h_pre_V_6_0_i138_phi_fu_1081_p6       |  15|          3|   16|         48|
    |ap_phi_mux_h_pre_V_7_0_i137_phi_fu_1096_p6       |  15|          3|   16|         48|
    |ap_phi_mux_input_1_V_load_rewin_phi_fu_949_p6    |   9|          2|  128|        256|
    |ap_phi_mux_its_0_i_i145_phi_fu_964_p6            |  15|          3|    3|          9|
    |ap_phi_reg_pp0_iter0_input_1_V_load_phi_reg_975  |   9|          2|  128|        256|
    |c_pre_V_0_0_i136_reg_1107                        |   9|          2|   16|         32|
    |c_pre_V_1_0_i135_reg_1122                        |   9|          2|   16|         32|
    |c_pre_V_2_0_i134_reg_1137                        |   9|          2|   16|         32|
    |c_pre_V_3_0_i133_reg_1152                        |   9|          2|   16|         32|
    |c_pre_V_4_0_i132_reg_1167                        |   9|          2|   16|         32|
    |c_pre_V_5_0_i131_reg_1182                        |   9|          2|   16|         32|
    |c_pre_V_6_0_i130_reg_1197                        |   9|          2|   16|         32|
    |c_pre_V_7_0_i129_reg_1212                        |   9|          2|   16|         32|
    |h_pre_V_0_0_i140_reg_1047                        |   9|          2|   16|         32|
    |h_pre_V_1_0265_i141_reg_1032                     |   9|          2|   16|         32|
    |h_pre_V_2_0_i142_reg_1017                        |   9|          2|   16|         32|
    |h_pre_V_3_0_i143_reg_1002                        |   9|          2|   16|         32|
    |h_pre_V_4_0_i144_reg_987                         |   9|          2|   16|         32|
    |h_pre_V_5_0_i139_reg_1062                        |   9|          2|   16|         32|
    |h_pre_V_6_0_i138_reg_1077                        |   9|          2|   16|         32|
    |h_pre_V_7_0_i137_reg_1092                        |   9|          2|   16|         32|
    |input_1_V_blk_n                                  |   9|          2|    1|          2|
    |its_0_i_i145_reg_960                             |   9|          2|    3|          6|
    |layer2_out_0_V_out_blk_n                         |   9|          2|    1|          2|
    |layer2_out_10_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_11_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_12_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_13_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_14_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_15_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_16_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_17_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_18_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_19_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_1_V_out_blk_n                         |   9|          2|    1|          2|
    |layer2_out_20_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_21_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_22_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_23_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_24_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_25_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_26_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_27_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_28_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_29_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_2_V_out_blk_n                         |   9|          2|    1|          2|
    |layer2_out_30_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_31_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_32_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_33_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_34_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_35_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_36_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_37_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_38_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_39_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_3_V_out_blk_n                         |   9|          2|    1|          2|
    |layer2_out_40_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_41_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_42_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_43_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_44_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_45_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_46_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_47_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_48_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_49_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_4_V_out_blk_n                         |   9|          2|    1|          2|
    |layer2_out_50_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_51_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_52_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_53_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_54_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_55_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_56_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_57_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_58_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_59_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_5_V_out_blk_n                         |   9|          2|    1|          2|
    |layer2_out_60_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_61_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_62_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_63_V_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_6_V_out_blk_n                         |   9|          2|    1|          2|
    |layer2_out_7_V_out_blk_n                         |   9|          2|    1|          2|
    |layer2_out_8_V_out_blk_n                         |   9|          2|    1|          2|
    |layer2_out_9_V_out_blk_n                         |   9|          2|    1|          2|
    |real_start                                       |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 992|        217|  717|       1575|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+-----+----+-----+-----------+
    |                       Name                      |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+-----+----+-----+-----------+
    |acc_x_0_V_reg_2950                               |   16|   0|   16|          0|
    |acc_x_10_V_reg_3000                              |   16|   0|   16|          0|
    |acc_x_11_V_reg_3005                              |   16|   0|   16|          0|
    |acc_x_12_V_reg_3010                              |   16|   0|   16|          0|
    |acc_x_13_V_reg_3015                              |   16|   0|   16|          0|
    |acc_x_14_V_reg_3020                              |   16|   0|   16|          0|
    |acc_x_15_V_reg_3025                              |   16|   0|   16|          0|
    |acc_x_16_V_reg_3030                              |   16|   0|   16|          0|
    |acc_x_17_V_reg_3035                              |   16|   0|   16|          0|
    |acc_x_18_V_reg_3040                              |   16|   0|   16|          0|
    |acc_x_19_V_reg_3045                              |   16|   0|   16|          0|
    |acc_x_1_V_reg_2955                               |   16|   0|   16|          0|
    |acc_x_20_V_reg_3050                              |   16|   0|   16|          0|
    |acc_x_21_V_reg_3055                              |   16|   0|   16|          0|
    |acc_x_22_V_reg_3060                              |   16|   0|   16|          0|
    |acc_x_23_V_reg_3065                              |   16|   0|   16|          0|
    |acc_x_24_V_reg_3070                              |   16|   0|   16|          0|
    |acc_x_25_V_reg_3075                              |   16|   0|   16|          0|
    |acc_x_26_V_reg_3080                              |   16|   0|   16|          0|
    |acc_x_27_V_reg_3085                              |   16|   0|   16|          0|
    |acc_x_28_V_reg_3090                              |   16|   0|   16|          0|
    |acc_x_29_V_reg_3095                              |   16|   0|   16|          0|
    |acc_x_2_V_reg_2960                               |   16|   0|   16|          0|
    |acc_x_30_V_reg_3100                              |   16|   0|   16|          0|
    |acc_x_31_V_reg_3105                              |   16|   0|   16|          0|
    |acc_x_3_V_reg_2965                               |   16|   0|   16|          0|
    |acc_x_4_V_reg_2970                               |   16|   0|   16|          0|
    |acc_x_5_V_reg_2975                               |   16|   0|   16|          0|
    |acc_x_6_V_reg_2980                               |   16|   0|   16|          0|
    |acc_x_7_V_reg_2985                               |   16|   0|   16|          0|
    |acc_x_8_V_reg_2990                               |   16|   0|   16|          0|
    |acc_x_9_V_reg_2995                               |   16|   0|   16|          0|
    |ap_CS_fsm                                        |   10|   0|   10|          0|
    |ap_done_reg                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_input_1_V_load_phi_reg_975  |  128|   0|  128|          0|
    |c_pre_0_V_reg_3475                               |   16|   0|   16|          0|
    |c_pre_1_V_reg_3480                               |   16|   0|   16|          0|
    |c_pre_2_V_reg_3485                               |   16|   0|   16|          0|
    |c_pre_3_V_reg_3490                               |   16|   0|   16|          0|
    |c_pre_4_V_reg_3495                               |   16|   0|   16|          0|
    |c_pre_5_V_reg_3500                               |   16|   0|   16|          0|
    |c_pre_6_V_reg_3505                               |   16|   0|   16|          0|
    |c_pre_7_V_reg_3510                               |   16|   0|   16|          0|
    |c_pre_V_0_0_i136_reg_1107                        |   16|   0|   16|          0|
    |c_pre_V_1_0_i135_reg_1122                        |   16|   0|   16|          0|
    |c_pre_V_2_0_i134_reg_1137                        |   16|   0|   16|          0|
    |c_pre_V_3_0_i133_reg_1152                        |   16|   0|   16|          0|
    |c_pre_V_4_0_i132_reg_1167                        |   16|   0|   16|          0|
    |c_pre_V_5_0_i131_reg_1182                        |   16|   0|   16|          0|
    |c_pre_V_6_0_i130_reg_1197                        |   16|   0|   16|          0|
    |c_pre_V_7_0_i129_reg_1212                        |   16|   0|   16|          0|
    |do_init_reg_928                                  |    1|   0|    1|          0|
    |gate_f_0_V_reg_3150                              |   16|   0|   16|          0|
    |gate_f_1_V_reg_3155                              |   16|   0|   16|          0|
    |gate_f_2_V_reg_3160                              |   16|   0|   16|          0|
    |gate_f_3_V_reg_3165                              |   16|   0|   16|          0|
    |gate_f_4_V_reg_3170                              |   16|   0|   16|          0|
    |gate_f_5_V_reg_3175                              |   16|   0|   16|          0|
    |gate_f_6_V_reg_3180                              |   16|   0|   16|          0|
    |gate_f_7_V_reg_3185                              |   16|   0|   16|          0|
    |gate_f_activ_0_V_reg_3350                        |   16|   0|   16|          0|
    |gate_f_activ_1_V_reg_3355                        |   16|   0|   16|          0|
    |gate_f_activ_2_V_reg_3360                        |   16|   0|   16|          0|
    |gate_f_activ_3_V_reg_3365                        |   16|   0|   16|          0|
    |gate_f_activ_4_V_reg_3370                        |   16|   0|   16|          0|
    |gate_f_activ_5_V_reg_3375                        |   16|   0|   16|          0|
    |gate_f_activ_6_V_reg_3380                        |   16|   0|   16|          0|
    |gate_f_activ_7_V_reg_3385                        |   16|   0|   16|          0|
    |gate_g_0_V_reg_3190                              |   16|   0|   16|          0|
    |gate_g_1_V_reg_3195                              |   16|   0|   16|          0|
    |gate_g_2_V_reg_3200                              |   16|   0|   16|          0|
    |gate_g_3_V_reg_3205                              |   16|   0|   16|          0|
    |gate_g_4_V_reg_3210                              |   16|   0|   16|          0|
    |gate_g_5_V_reg_3215                              |   16|   0|   16|          0|
    |gate_g_6_V_reg_3220                              |   16|   0|   16|          0|
    |gate_g_7_V_reg_3225                              |   16|   0|   16|          0|
    |gate_g_activ_0_V_reg_3270                        |   12|   0|   12|          0|
    |gate_g_activ_1_V_reg_3275                        |   12|   0|   12|          0|
    |gate_g_activ_2_V_reg_3280                        |   12|   0|   12|          0|
    |gate_g_activ_3_V_reg_3285                        |   12|   0|   12|          0|
    |gate_g_activ_4_V_reg_3290                        |   12|   0|   12|          0|
    |gate_g_activ_5_V_reg_3295                        |   12|   0|   12|          0|
    |gate_g_activ_6_V_reg_3300                        |   12|   0|   12|          0|
    |gate_g_activ_7_V_reg_3305                        |   12|   0|   12|          0|
    |gate_i_0_V_reg_3110                              |   16|   0|   16|          0|
    |gate_i_1_V_reg_3115                              |   16|   0|   16|          0|
    |gate_i_2_V_reg_3120                              |   16|   0|   16|          0|
    |gate_i_3_V_reg_3125                              |   16|   0|   16|          0|
    |gate_i_4_V_reg_3130                              |   16|   0|   16|          0|
    |gate_i_5_V_reg_3135                              |   16|   0|   16|          0|
    |gate_i_6_V_reg_3140                              |   16|   0|   16|          0|
    |gate_i_7_V_reg_3145                              |   16|   0|   16|          0|
    |gate_i_activ_0_V_reg_3310                        |   16|   0|   16|          0|
    |gate_i_activ_1_V_reg_3315                        |   16|   0|   16|          0|
    |gate_i_activ_2_V_reg_3320                        |   16|   0|   16|          0|
    |gate_i_activ_3_V_reg_3325                        |   16|   0|   16|          0|
    |gate_i_activ_4_V_reg_3330                        |   16|   0|   16|          0|
    |gate_i_activ_5_V_reg_3335                        |   16|   0|   16|          0|
    |gate_i_activ_6_V_reg_3340                        |   16|   0|   16|          0|
    |gate_i_activ_7_V_reg_3345                        |   16|   0|   16|          0|
    |gate_o_0_V_reg_3230                              |   16|   0|   16|          0|
    |gate_o_1_V_reg_3235                              |   16|   0|   16|          0|
    |gate_o_2_V_reg_3240                              |   16|   0|   16|          0|
    |gate_o_3_V_reg_3245                              |   16|   0|   16|          0|
    |gate_o_4_V_reg_3250                              |   16|   0|   16|          0|
    |gate_o_5_V_reg_3255                              |   16|   0|   16|          0|
    |gate_o_6_V_reg_3260                              |   16|   0|   16|          0|
    |gate_o_7_V_reg_3265                              |   16|   0|   16|          0|
    |gate_o_activ_0_V_reg_3390                        |   16|   0|   16|          0|
    |gate_o_activ_1_V_reg_3395                        |   16|   0|   16|          0|
    |gate_o_activ_2_V_reg_3400                        |   16|   0|   16|          0|
    |gate_o_activ_3_V_reg_3405                        |   16|   0|   16|          0|
    |gate_o_activ_4_V_reg_3410                        |   16|   0|   16|          0|
    |gate_o_activ_5_V_reg_3415                        |   16|   0|   16|          0|
    |gate_o_activ_6_V_reg_3420                        |   16|   0|   16|          0|
    |gate_o_activ_7_V_reg_3425                        |   16|   0|   16|          0|
    |grp_sigmoid_1_fu_1279_ap_start_reg               |    1|   0|    1|          0|
    |grp_sigmoid_1_fu_1293_ap_start_reg               |    1|   0|    1|          0|
    |grp_sigmoid_1_fu_1307_ap_start_reg               |    1|   0|    1|          0|
    |h_pre_1_V_reg_3465                               |   16|   0|   16|          0|
    |h_pre_2_V_reg_3460                               |   16|   0|   16|          0|
    |h_pre_3_V_reg_3455                               |   16|   0|   16|          0|
    |h_pre_4_V_reg_3450                               |   16|   0|   16|          0|
    |h_pre_5_V_reg_3445                               |   16|   0|   16|          0|
    |h_pre_6_V_reg_3440                               |   16|   0|   16|          0|
    |h_pre_7_V_reg_3435                               |   16|   0|   16|          0|
    |h_pre_V_0_0_i140_reg_1047                        |   16|   0|   16|          0|
    |h_pre_V_1_0265_i141_reg_1032                     |   16|   0|   16|          0|
    |h_pre_V_2_0_i142_reg_1017                        |   16|   0|   16|          0|
    |h_pre_V_3_0_i143_reg_1002                        |   16|   0|   16|          0|
    |h_pre_V_4_0_i144_reg_987                         |   16|   0|   16|          0|
    |h_pre_V_5_0_i139_reg_1062                        |   16|   0|   16|          0|
    |h_pre_V_6_0_i138_reg_1077                        |   16|   0|   16|          0|
    |h_pre_V_7_0_i137_reg_1092                        |   16|   0|   16|          0|
    |icmp_ln377_reg_2946                              |    1|   0|    1|          0|
    |icmp_ln377_reg_2946_pp0_iter1_reg                |    1|   0|    1|          0|
    |input_1_V_load_phi_reg_975                       |  128|   0|  128|          0|
    |input_1_V_load_rewin_reg_945                     |  128|   0|  128|          0|
    |input_x_0_V_reg_2941                             |   16|   0|   16|          0|
    |its_0_i_i145_reg_960                             |    3|   0|    3|          0|
    |its_0_i_i145_reg_960_pp0_iter1_reg               |    3|   0|    3|          0|
    |its_reg_3430                                     |    3|   0|    3|          0|
    |layer2_out_0_V_reg_3470                          |   16|   0|   16|          0|
    |layer2_out_56_V_1_fu_414                         |   16|   0|   16|          0|
    |layer2_out_56_V_2_fu_418                         |   16|   0|   16|          0|
    |layer2_out_56_V_3_fu_422                         |   16|   0|   16|          0|
    |layer2_out_56_V_4_fu_426                         |   16|   0|   16|          0|
    |layer2_out_56_V_5_fu_430                         |   16|   0|   16|          0|
    |layer2_out_56_V_6_fu_434                         |   16|   0|   16|          0|
    |layer2_out_56_V_7_fu_442                         |   16|   0|   16|          0|
    |layer2_out_56_V_fu_410                           |   16|   0|   16|          0|
    |layer2_out_57_V_1_fu_386                         |   16|   0|   16|          0|
    |layer2_out_57_V_2_fu_390                         |   16|   0|   16|          0|
    |layer2_out_57_V_3_fu_394                         |   16|   0|   16|          0|
    |layer2_out_57_V_4_fu_398                         |   16|   0|   16|          0|
    |layer2_out_57_V_5_fu_402                         |   16|   0|   16|          0|
    |layer2_out_57_V_6_fu_406                         |   16|   0|   16|          0|
    |layer2_out_57_V_7_fu_446                         |   16|   0|   16|          0|
    |layer2_out_57_V_fu_382                           |   16|   0|   16|          0|
    |layer2_out_58_V_1_fu_358                         |   16|   0|   16|          0|
    |layer2_out_58_V_2_fu_362                         |   16|   0|   16|          0|
    |layer2_out_58_V_3_fu_366                         |   16|   0|   16|          0|
    |layer2_out_58_V_4_fu_370                         |   16|   0|   16|          0|
    |layer2_out_58_V_5_fu_374                         |   16|   0|   16|          0|
    |layer2_out_58_V_6_fu_378                         |   16|   0|   16|          0|
    |layer2_out_58_V_7_fu_450                         |   16|   0|   16|          0|
    |layer2_out_58_V_fu_354                           |   16|   0|   16|          0|
    |layer2_out_59_V_1_fu_330                         |   16|   0|   16|          0|
    |layer2_out_59_V_2_fu_334                         |   16|   0|   16|          0|
    |layer2_out_59_V_3_fu_338                         |   16|   0|   16|          0|
    |layer2_out_59_V_4_fu_342                         |   16|   0|   16|          0|
    |layer2_out_59_V_5_fu_346                         |   16|   0|   16|          0|
    |layer2_out_59_V_6_fu_350                         |   16|   0|   16|          0|
    |layer2_out_59_V_7_fu_454                         |   16|   0|   16|          0|
    |layer2_out_59_V_fu_326                           |   16|   0|   16|          0|
    |layer2_out_60_V_1_fu_302                         |   16|   0|   16|          0|
    |layer2_out_60_V_2_fu_306                         |   16|   0|   16|          0|
    |layer2_out_60_V_3_fu_310                         |   16|   0|   16|          0|
    |layer2_out_60_V_4_fu_314                         |   16|   0|   16|          0|
    |layer2_out_60_V_5_fu_318                         |   16|   0|   16|          0|
    |layer2_out_60_V_6_fu_322                         |   16|   0|   16|          0|
    |layer2_out_60_V_7_fu_458                         |   16|   0|   16|          0|
    |layer2_out_60_V_fu_298                           |   16|   0|   16|          0|
    |layer2_out_61_V_1_fu_274                         |   16|   0|   16|          0|
    |layer2_out_61_V_2_fu_278                         |   16|   0|   16|          0|
    |layer2_out_61_V_3_fu_282                         |   16|   0|   16|          0|
    |layer2_out_61_V_4_fu_286                         |   16|   0|   16|          0|
    |layer2_out_61_V_5_fu_290                         |   16|   0|   16|          0|
    |layer2_out_61_V_6_fu_294                         |   16|   0|   16|          0|
    |layer2_out_61_V_7_fu_462                         |   16|   0|   16|          0|
    |layer2_out_61_V_fu_270                           |   16|   0|   16|          0|
    |layer2_out_62_V_1_fu_246                         |   16|   0|   16|          0|
    |layer2_out_62_V_2_fu_250                         |   16|   0|   16|          0|
    |layer2_out_62_V_3_fu_254                         |   16|   0|   16|          0|
    |layer2_out_62_V_4_fu_258                         |   16|   0|   16|          0|
    |layer2_out_62_V_5_fu_262                         |   16|   0|   16|          0|
    |layer2_out_62_V_6_fu_266                         |   16|   0|   16|          0|
    |layer2_out_62_V_7_fu_466                         |   16|   0|   16|          0|
    |layer2_out_62_V_fu_242                           |   16|   0|   16|          0|
    |layer2_out_63_V_1_fu_222                         |   16|   0|   16|          0|
    |layer2_out_63_V_2_fu_226                         |   16|   0|   16|          0|
    |layer2_out_63_V_3_fu_230                         |   16|   0|   16|          0|
    |layer2_out_63_V_4_fu_234                         |   16|   0|   16|          0|
    |layer2_out_63_V_5_fu_238                         |   16|   0|   16|          0|
    |layer2_out_63_V_6_fu_438                         |   16|   0|   16|          0|
    |layer2_out_63_V_7_fu_470                         |   16|   0|   16|          0|
    |layer2_out_63_V_fu_218                           |   16|   0|   16|          0|
    |lshr_ln203_reg_2936                              |  128|   0|  128|          0|
    |start_once_reg                                   |    1|   0|    1|          0|
    |sub_ln203_2_reg_2931                             |    7|   0|    8|          1|
    +-------------------------------------------------+-----+----+-----+-----------+
    |Total                                            | 3604|   0| 3605|          1|
    +-------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | Loop_TIMESTEP_proc34 | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | Loop_TIMESTEP_proc34 | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | Loop_TIMESTEP_proc34 | return value |
|start_full_n                |  in |    1| ap_ctrl_hs | Loop_TIMESTEP_proc34 | return value |
|ap_done                     | out |    1| ap_ctrl_hs | Loop_TIMESTEP_proc34 | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | Loop_TIMESTEP_proc34 | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | Loop_TIMESTEP_proc34 | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | Loop_TIMESTEP_proc34 | return value |
|start_out                   | out |    1| ap_ctrl_hs | Loop_TIMESTEP_proc34 | return value |
|start_write                 | out |    1| ap_ctrl_hs | Loop_TIMESTEP_proc34 | return value |
|input_1_V_dout              |  in |  128|   ap_fifo  |       input_1_V      |    pointer   |
|input_1_V_empty_n           |  in |    1|   ap_fifo  |       input_1_V      |    pointer   |
|input_1_V_read              | out |    1|   ap_fifo  |       input_1_V      |    pointer   |
|layer2_out_7_V_out_din      | out |   16|   ap_fifo  |  layer2_out_7_V_out  |    pointer   |
|layer2_out_7_V_out_full_n   |  in |    1|   ap_fifo  |  layer2_out_7_V_out  |    pointer   |
|layer2_out_7_V_out_write    | out |    1|   ap_fifo  |  layer2_out_7_V_out  |    pointer   |
|layer2_out_6_V_out_din      | out |   16|   ap_fifo  |  layer2_out_6_V_out  |    pointer   |
|layer2_out_6_V_out_full_n   |  in |    1|   ap_fifo  |  layer2_out_6_V_out  |    pointer   |
|layer2_out_6_V_out_write    | out |    1|   ap_fifo  |  layer2_out_6_V_out  |    pointer   |
|layer2_out_5_V_out_din      | out |   16|   ap_fifo  |  layer2_out_5_V_out  |    pointer   |
|layer2_out_5_V_out_full_n   |  in |    1|   ap_fifo  |  layer2_out_5_V_out  |    pointer   |
|layer2_out_5_V_out_write    | out |    1|   ap_fifo  |  layer2_out_5_V_out  |    pointer   |
|layer2_out_4_V_out_din      | out |   16|   ap_fifo  |  layer2_out_4_V_out  |    pointer   |
|layer2_out_4_V_out_full_n   |  in |    1|   ap_fifo  |  layer2_out_4_V_out  |    pointer   |
|layer2_out_4_V_out_write    | out |    1|   ap_fifo  |  layer2_out_4_V_out  |    pointer   |
|layer2_out_3_V_out_din      | out |   16|   ap_fifo  |  layer2_out_3_V_out  |    pointer   |
|layer2_out_3_V_out_full_n   |  in |    1|   ap_fifo  |  layer2_out_3_V_out  |    pointer   |
|layer2_out_3_V_out_write    | out |    1|   ap_fifo  |  layer2_out_3_V_out  |    pointer   |
|layer2_out_2_V_out_din      | out |   16|   ap_fifo  |  layer2_out_2_V_out  |    pointer   |
|layer2_out_2_V_out_full_n   |  in |    1|   ap_fifo  |  layer2_out_2_V_out  |    pointer   |
|layer2_out_2_V_out_write    | out |    1|   ap_fifo  |  layer2_out_2_V_out  |    pointer   |
|layer2_out_1_V_out_din      | out |   16|   ap_fifo  |  layer2_out_1_V_out  |    pointer   |
|layer2_out_1_V_out_full_n   |  in |    1|   ap_fifo  |  layer2_out_1_V_out  |    pointer   |
|layer2_out_1_V_out_write    | out |    1|   ap_fifo  |  layer2_out_1_V_out  |    pointer   |
|layer2_out_0_V_out_din      | out |   16|   ap_fifo  |  layer2_out_0_V_out  |    pointer   |
|layer2_out_0_V_out_full_n   |  in |    1|   ap_fifo  |  layer2_out_0_V_out  |    pointer   |
|layer2_out_0_V_out_write    | out |    1|   ap_fifo  |  layer2_out_0_V_out  |    pointer   |
|layer2_out_8_V_out_din      | out |   16|   ap_fifo  |  layer2_out_8_V_out  |    pointer   |
|layer2_out_8_V_out_full_n   |  in |    1|   ap_fifo  |  layer2_out_8_V_out  |    pointer   |
|layer2_out_8_V_out_write    | out |    1|   ap_fifo  |  layer2_out_8_V_out  |    pointer   |
|layer2_out_16_V_out_din     | out |   16|   ap_fifo  |  layer2_out_16_V_out |    pointer   |
|layer2_out_16_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_16_V_out |    pointer   |
|layer2_out_16_V_out_write   | out |    1|   ap_fifo  |  layer2_out_16_V_out |    pointer   |
|layer2_out_24_V_out_din     | out |   16|   ap_fifo  |  layer2_out_24_V_out |    pointer   |
|layer2_out_24_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_24_V_out |    pointer   |
|layer2_out_24_V_out_write   | out |    1|   ap_fifo  |  layer2_out_24_V_out |    pointer   |
|layer2_out_32_V_out_din     | out |   16|   ap_fifo  |  layer2_out_32_V_out |    pointer   |
|layer2_out_32_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_32_V_out |    pointer   |
|layer2_out_32_V_out_write   | out |    1|   ap_fifo  |  layer2_out_32_V_out |    pointer   |
|layer2_out_40_V_out_din     | out |   16|   ap_fifo  |  layer2_out_40_V_out |    pointer   |
|layer2_out_40_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_40_V_out |    pointer   |
|layer2_out_40_V_out_write   | out |    1|   ap_fifo  |  layer2_out_40_V_out |    pointer   |
|layer2_out_48_V_out_din     | out |   16|   ap_fifo  |  layer2_out_48_V_out |    pointer   |
|layer2_out_48_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_48_V_out |    pointer   |
|layer2_out_48_V_out_write   | out |    1|   ap_fifo  |  layer2_out_48_V_out |    pointer   |
|layer2_out_56_V_out_din     | out |   16|   ap_fifo  |  layer2_out_56_V_out |    pointer   |
|layer2_out_56_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_56_V_out |    pointer   |
|layer2_out_56_V_out_write   | out |    1|   ap_fifo  |  layer2_out_56_V_out |    pointer   |
|layer2_out_9_V_out_din      | out |   16|   ap_fifo  |  layer2_out_9_V_out  |    pointer   |
|layer2_out_9_V_out_full_n   |  in |    1|   ap_fifo  |  layer2_out_9_V_out  |    pointer   |
|layer2_out_9_V_out_write    | out |    1|   ap_fifo  |  layer2_out_9_V_out  |    pointer   |
|layer2_out_17_V_out_din     | out |   16|   ap_fifo  |  layer2_out_17_V_out |    pointer   |
|layer2_out_17_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_17_V_out |    pointer   |
|layer2_out_17_V_out_write   | out |    1|   ap_fifo  |  layer2_out_17_V_out |    pointer   |
|layer2_out_25_V_out_din     | out |   16|   ap_fifo  |  layer2_out_25_V_out |    pointer   |
|layer2_out_25_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_25_V_out |    pointer   |
|layer2_out_25_V_out_write   | out |    1|   ap_fifo  |  layer2_out_25_V_out |    pointer   |
|layer2_out_33_V_out_din     | out |   16|   ap_fifo  |  layer2_out_33_V_out |    pointer   |
|layer2_out_33_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_33_V_out |    pointer   |
|layer2_out_33_V_out_write   | out |    1|   ap_fifo  |  layer2_out_33_V_out |    pointer   |
|layer2_out_41_V_out_din     | out |   16|   ap_fifo  |  layer2_out_41_V_out |    pointer   |
|layer2_out_41_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_41_V_out |    pointer   |
|layer2_out_41_V_out_write   | out |    1|   ap_fifo  |  layer2_out_41_V_out |    pointer   |
|layer2_out_49_V_out_din     | out |   16|   ap_fifo  |  layer2_out_49_V_out |    pointer   |
|layer2_out_49_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_49_V_out |    pointer   |
|layer2_out_49_V_out_write   | out |    1|   ap_fifo  |  layer2_out_49_V_out |    pointer   |
|layer2_out_57_V_out_din     | out |   16|   ap_fifo  |  layer2_out_57_V_out |    pointer   |
|layer2_out_57_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_57_V_out |    pointer   |
|layer2_out_57_V_out_write   | out |    1|   ap_fifo  |  layer2_out_57_V_out |    pointer   |
|layer2_out_10_V_out_din     | out |   16|   ap_fifo  |  layer2_out_10_V_out |    pointer   |
|layer2_out_10_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_10_V_out |    pointer   |
|layer2_out_10_V_out_write   | out |    1|   ap_fifo  |  layer2_out_10_V_out |    pointer   |
|layer2_out_18_V_out_din     | out |   16|   ap_fifo  |  layer2_out_18_V_out |    pointer   |
|layer2_out_18_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_18_V_out |    pointer   |
|layer2_out_18_V_out_write   | out |    1|   ap_fifo  |  layer2_out_18_V_out |    pointer   |
|layer2_out_26_V_out_din     | out |   16|   ap_fifo  |  layer2_out_26_V_out |    pointer   |
|layer2_out_26_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_26_V_out |    pointer   |
|layer2_out_26_V_out_write   | out |    1|   ap_fifo  |  layer2_out_26_V_out |    pointer   |
|layer2_out_34_V_out_din     | out |   16|   ap_fifo  |  layer2_out_34_V_out |    pointer   |
|layer2_out_34_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_34_V_out |    pointer   |
|layer2_out_34_V_out_write   | out |    1|   ap_fifo  |  layer2_out_34_V_out |    pointer   |
|layer2_out_42_V_out_din     | out |   16|   ap_fifo  |  layer2_out_42_V_out |    pointer   |
|layer2_out_42_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_42_V_out |    pointer   |
|layer2_out_42_V_out_write   | out |    1|   ap_fifo  |  layer2_out_42_V_out |    pointer   |
|layer2_out_50_V_out_din     | out |   16|   ap_fifo  |  layer2_out_50_V_out |    pointer   |
|layer2_out_50_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_50_V_out |    pointer   |
|layer2_out_50_V_out_write   | out |    1|   ap_fifo  |  layer2_out_50_V_out |    pointer   |
|layer2_out_58_V_out_din     | out |   16|   ap_fifo  |  layer2_out_58_V_out |    pointer   |
|layer2_out_58_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_58_V_out |    pointer   |
|layer2_out_58_V_out_write   | out |    1|   ap_fifo  |  layer2_out_58_V_out |    pointer   |
|layer2_out_11_V_out_din     | out |   16|   ap_fifo  |  layer2_out_11_V_out |    pointer   |
|layer2_out_11_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_11_V_out |    pointer   |
|layer2_out_11_V_out_write   | out |    1|   ap_fifo  |  layer2_out_11_V_out |    pointer   |
|layer2_out_19_V_out_din     | out |   16|   ap_fifo  |  layer2_out_19_V_out |    pointer   |
|layer2_out_19_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_19_V_out |    pointer   |
|layer2_out_19_V_out_write   | out |    1|   ap_fifo  |  layer2_out_19_V_out |    pointer   |
|layer2_out_27_V_out_din     | out |   16|   ap_fifo  |  layer2_out_27_V_out |    pointer   |
|layer2_out_27_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_27_V_out |    pointer   |
|layer2_out_27_V_out_write   | out |    1|   ap_fifo  |  layer2_out_27_V_out |    pointer   |
|layer2_out_35_V_out_din     | out |   16|   ap_fifo  |  layer2_out_35_V_out |    pointer   |
|layer2_out_35_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_35_V_out |    pointer   |
|layer2_out_35_V_out_write   | out |    1|   ap_fifo  |  layer2_out_35_V_out |    pointer   |
|layer2_out_43_V_out_din     | out |   16|   ap_fifo  |  layer2_out_43_V_out |    pointer   |
|layer2_out_43_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_43_V_out |    pointer   |
|layer2_out_43_V_out_write   | out |    1|   ap_fifo  |  layer2_out_43_V_out |    pointer   |
|layer2_out_51_V_out_din     | out |   16|   ap_fifo  |  layer2_out_51_V_out |    pointer   |
|layer2_out_51_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_51_V_out |    pointer   |
|layer2_out_51_V_out_write   | out |    1|   ap_fifo  |  layer2_out_51_V_out |    pointer   |
|layer2_out_59_V_out_din     | out |   16|   ap_fifo  |  layer2_out_59_V_out |    pointer   |
|layer2_out_59_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_59_V_out |    pointer   |
|layer2_out_59_V_out_write   | out |    1|   ap_fifo  |  layer2_out_59_V_out |    pointer   |
|layer2_out_12_V_out_din     | out |   16|   ap_fifo  |  layer2_out_12_V_out |    pointer   |
|layer2_out_12_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_12_V_out |    pointer   |
|layer2_out_12_V_out_write   | out |    1|   ap_fifo  |  layer2_out_12_V_out |    pointer   |
|layer2_out_20_V_out_din     | out |   16|   ap_fifo  |  layer2_out_20_V_out |    pointer   |
|layer2_out_20_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_20_V_out |    pointer   |
|layer2_out_20_V_out_write   | out |    1|   ap_fifo  |  layer2_out_20_V_out |    pointer   |
|layer2_out_28_V_out_din     | out |   16|   ap_fifo  |  layer2_out_28_V_out |    pointer   |
|layer2_out_28_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_28_V_out |    pointer   |
|layer2_out_28_V_out_write   | out |    1|   ap_fifo  |  layer2_out_28_V_out |    pointer   |
|layer2_out_36_V_out_din     | out |   16|   ap_fifo  |  layer2_out_36_V_out |    pointer   |
|layer2_out_36_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_36_V_out |    pointer   |
|layer2_out_36_V_out_write   | out |    1|   ap_fifo  |  layer2_out_36_V_out |    pointer   |
|layer2_out_44_V_out_din     | out |   16|   ap_fifo  |  layer2_out_44_V_out |    pointer   |
|layer2_out_44_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_44_V_out |    pointer   |
|layer2_out_44_V_out_write   | out |    1|   ap_fifo  |  layer2_out_44_V_out |    pointer   |
|layer2_out_52_V_out_din     | out |   16|   ap_fifo  |  layer2_out_52_V_out |    pointer   |
|layer2_out_52_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_52_V_out |    pointer   |
|layer2_out_52_V_out_write   | out |    1|   ap_fifo  |  layer2_out_52_V_out |    pointer   |
|layer2_out_60_V_out_din     | out |   16|   ap_fifo  |  layer2_out_60_V_out |    pointer   |
|layer2_out_60_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_60_V_out |    pointer   |
|layer2_out_60_V_out_write   | out |    1|   ap_fifo  |  layer2_out_60_V_out |    pointer   |
|layer2_out_13_V_out_din     | out |   16|   ap_fifo  |  layer2_out_13_V_out |    pointer   |
|layer2_out_13_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_13_V_out |    pointer   |
|layer2_out_13_V_out_write   | out |    1|   ap_fifo  |  layer2_out_13_V_out |    pointer   |
|layer2_out_21_V_out_din     | out |   16|   ap_fifo  |  layer2_out_21_V_out |    pointer   |
|layer2_out_21_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_21_V_out |    pointer   |
|layer2_out_21_V_out_write   | out |    1|   ap_fifo  |  layer2_out_21_V_out |    pointer   |
|layer2_out_29_V_out_din     | out |   16|   ap_fifo  |  layer2_out_29_V_out |    pointer   |
|layer2_out_29_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_29_V_out |    pointer   |
|layer2_out_29_V_out_write   | out |    1|   ap_fifo  |  layer2_out_29_V_out |    pointer   |
|layer2_out_37_V_out_din     | out |   16|   ap_fifo  |  layer2_out_37_V_out |    pointer   |
|layer2_out_37_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_37_V_out |    pointer   |
|layer2_out_37_V_out_write   | out |    1|   ap_fifo  |  layer2_out_37_V_out |    pointer   |
|layer2_out_45_V_out_din     | out |   16|   ap_fifo  |  layer2_out_45_V_out |    pointer   |
|layer2_out_45_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_45_V_out |    pointer   |
|layer2_out_45_V_out_write   | out |    1|   ap_fifo  |  layer2_out_45_V_out |    pointer   |
|layer2_out_53_V_out_din     | out |   16|   ap_fifo  |  layer2_out_53_V_out |    pointer   |
|layer2_out_53_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_53_V_out |    pointer   |
|layer2_out_53_V_out_write   | out |    1|   ap_fifo  |  layer2_out_53_V_out |    pointer   |
|layer2_out_61_V_out_din     | out |   16|   ap_fifo  |  layer2_out_61_V_out |    pointer   |
|layer2_out_61_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_61_V_out |    pointer   |
|layer2_out_61_V_out_write   | out |    1|   ap_fifo  |  layer2_out_61_V_out |    pointer   |
|layer2_out_14_V_out_din     | out |   16|   ap_fifo  |  layer2_out_14_V_out |    pointer   |
|layer2_out_14_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_14_V_out |    pointer   |
|layer2_out_14_V_out_write   | out |    1|   ap_fifo  |  layer2_out_14_V_out |    pointer   |
|layer2_out_22_V_out_din     | out |   16|   ap_fifo  |  layer2_out_22_V_out |    pointer   |
|layer2_out_22_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_22_V_out |    pointer   |
|layer2_out_22_V_out_write   | out |    1|   ap_fifo  |  layer2_out_22_V_out |    pointer   |
|layer2_out_30_V_out_din     | out |   16|   ap_fifo  |  layer2_out_30_V_out |    pointer   |
|layer2_out_30_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_30_V_out |    pointer   |
|layer2_out_30_V_out_write   | out |    1|   ap_fifo  |  layer2_out_30_V_out |    pointer   |
|layer2_out_38_V_out_din     | out |   16|   ap_fifo  |  layer2_out_38_V_out |    pointer   |
|layer2_out_38_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_38_V_out |    pointer   |
|layer2_out_38_V_out_write   | out |    1|   ap_fifo  |  layer2_out_38_V_out |    pointer   |
|layer2_out_46_V_out_din     | out |   16|   ap_fifo  |  layer2_out_46_V_out |    pointer   |
|layer2_out_46_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_46_V_out |    pointer   |
|layer2_out_46_V_out_write   | out |    1|   ap_fifo  |  layer2_out_46_V_out |    pointer   |
|layer2_out_54_V_out_din     | out |   16|   ap_fifo  |  layer2_out_54_V_out |    pointer   |
|layer2_out_54_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_54_V_out |    pointer   |
|layer2_out_54_V_out_write   | out |    1|   ap_fifo  |  layer2_out_54_V_out |    pointer   |
|layer2_out_62_V_out_din     | out |   16|   ap_fifo  |  layer2_out_62_V_out |    pointer   |
|layer2_out_62_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_62_V_out |    pointer   |
|layer2_out_62_V_out_write   | out |    1|   ap_fifo  |  layer2_out_62_V_out |    pointer   |
|layer2_out_15_V_out_din     | out |   16|   ap_fifo  |  layer2_out_15_V_out |    pointer   |
|layer2_out_15_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_15_V_out |    pointer   |
|layer2_out_15_V_out_write   | out |    1|   ap_fifo  |  layer2_out_15_V_out |    pointer   |
|layer2_out_23_V_out_din     | out |   16|   ap_fifo  |  layer2_out_23_V_out |    pointer   |
|layer2_out_23_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_23_V_out |    pointer   |
|layer2_out_23_V_out_write   | out |    1|   ap_fifo  |  layer2_out_23_V_out |    pointer   |
|layer2_out_31_V_out_din     | out |   16|   ap_fifo  |  layer2_out_31_V_out |    pointer   |
|layer2_out_31_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_31_V_out |    pointer   |
|layer2_out_31_V_out_write   | out |    1|   ap_fifo  |  layer2_out_31_V_out |    pointer   |
|layer2_out_39_V_out_din     | out |   16|   ap_fifo  |  layer2_out_39_V_out |    pointer   |
|layer2_out_39_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_39_V_out |    pointer   |
|layer2_out_39_V_out_write   | out |    1|   ap_fifo  |  layer2_out_39_V_out |    pointer   |
|layer2_out_47_V_out_din     | out |   16|   ap_fifo  |  layer2_out_47_V_out |    pointer   |
|layer2_out_47_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_47_V_out |    pointer   |
|layer2_out_47_V_out_write   | out |    1|   ap_fifo  |  layer2_out_47_V_out |    pointer   |
|layer2_out_55_V_out_din     | out |   16|   ap_fifo  |  layer2_out_55_V_out |    pointer   |
|layer2_out_55_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_55_V_out |    pointer   |
|layer2_out_55_V_out_write   | out |    1|   ap_fifo  |  layer2_out_55_V_out |    pointer   |
|layer2_out_63_V_out_din     | out |   16|   ap_fifo  |  layer2_out_63_V_out |    pointer   |
|layer2_out_63_V_out_full_n  |  in |    1|   ap_fifo  |  layer2_out_63_V_out |    pointer   |
|layer2_out_63_V_out_write   | out |    1|   ap_fifo  |  layer2_out_63_V_out |    pointer   |
+----------------------------+-----+-----+------------+----------------------+--------------+

