// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_b_e
//
// Generated
//  by:  wig
//  on:  Sat Mar  3 09:45:57 2007
//  cmd: /cygdrive/c/Documents and Settings/wig/My Documents/work/MIX/mix_0.pl -nodelta ../../udc.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_b_e.v,v 1.1 2007/03/03 11:17:34 wig Exp $
// $Date: 2007/03/03 11:17:34 $
// $Log: inst_b_e.v,v $
// Revision 1.1  2007/03/03 11:17:34  wig
// Extended ::udc: language dependent %AINS% and %PINS%: e.g. <VHDL>...</VHDL>
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.101 2007/03/01 16:28:38 wig Exp 
//
// Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps

HOOK: global verilog head hook text

//
//
// Start of Generated Module rtl of inst_b_e
//

// No user `defines in this module


module inst_b_e
//
// Generated Module inst_b_i
//
	(
		p_mix_signal_aa_ba_gi,
		p_mix_signal_bb_ab_go
	);

	// Generated Module Inputs:
		input		p_mix_signal_aa_ba_gi;
	// Generated Module Outputs:
		output	[7:0]	p_mix_signal_bb_ab_go;
	// Generated Wires:
		wire		p_mix_signal_aa_ba_gi;
		wire	[7:0]	p_mix_signal_bb_ab_go;
// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
		wire		signal_aa_ba; // __W_PORT_SIGNAL_MAP_REQ
		wire	[7:0]	signal_bb_ab; // __W_PORT_SIGNAL_MAP_REQ
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//
		assign	signal_aa_ba	=	p_mix_signal_aa_ba_gi;  // __I_I_BIT_PORT
		assign	p_mix_signal_bb_ab_go	=	signal_bb_ab;  // __I_O_BUS_PORT


udc: THIS ARE TWO LINES in BODY of inst_b_i
SECOND LINE

	//
	// Generated Instances and Port Mappings
	//
		// Generated Instance Port Map for inst_ba_i
		inst_xa_e inst_ba_i (	// mulitple instantiated

			.port_xa_i(signal_aa_ba),	// signal test aa to ba
			.port_xa_o()	// open signal to create port
		);
		// End of Generated Instance Port Map for inst_ba_i

		// Generated Instance Port Map for inst_bb_i
		inst_bb_e inst_bb_i (	// bb instance
			.port_bb_o(signal_bb_ab)	// vector test bb to ab
		);
		// End of Generated Instance Port Map for inst_bb_i

		// Generated Instance Port Map for inst_bc1_i
		inst_vb_e inst_bc1_i (	// verilog udc inst_bc2_i

		);
		// End of Generated Instance Port Map for inst_bc1_i

udc: preinst_udc for inst_bc2_i
		// Generated Instance Port Map for inst_bc2_i
		inst_vb_e inst_bc2_i (	// verilog udc inst_bc2_i

		);
		// End of Generated Instance Port Map for inst_bc2_i

udc: post_inst_udc for inst_bc2_i
		// Generated Instance Port Map for inst_be_i
		inst_be_i inst_be_i (	// no verilog udc here

		);
		// End of Generated Instance Port Map for inst_be_i

		// Generated Instance Port Map for inst_bf_i
		inst_be_i inst_bf_i (	// no verilog udc here

		);
		// End of Generated Instance Port Map for inst_bf_i



endmodule
//
// End of Generated Module rtl of inst_b_e
//

//
//!End of Module/s
// --------------------------------------------------------------
