// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree file for Marvell Armada 7040 development board
 * This board file supports the C configuration of the board
 */

#include "armada-7040-db.dtsi"

/ {
	model = "Marvell Armada 7040 development board C setup";
	compatible = "marvell,armada7040-db-C", "marvell,armada7040-db",
		     "marvell,armada7040", "marvell,armada-ap806-quad",
		     "marvell,armada-ap806";

	chosen {
		stdout-path = "serial0:115200n8";
	};

	aliases {
		ethernet0 = &cp0_eth0;
		ethernet1 = &cp0_eth2;
	};

	sfp_eth0: sfp-eth0 {
		compatible = "sff,sfp";
	};
};

&uart0 {
	status = "okay";
};

&ap_sdhci0 {
	status = "okay";
};

&cp0_i2c0 {
	status = "okay";
	clock-frequency = <100000>;
};

&cp0_spi0 {
	status = "okay";
};

&cp0_spi1 {
	status = "okay";
};

&cp0_pcie0 {
	status = "okay";
	phys = <&cp0_comphy0 0>;
};

&cp0_pcie2 {
	status = "okay";
	phys = <&cp0_comphy5 2>;
};

&cp0_sata0 {
	status = "okay";

	sata-port@0 {
		status = "okay";
		/* Generic PHY, providing serdes lanes */
		phys = <&cp0_comphy1 0>;
	};

	sata-port@1 {
		status = "okay";
		/* Generic PHY, providing serdes lanes */
		phys = <&cp0_comphy3 1>;
	};
};

&cp0_usb3_1 {
	status = "okay";
};

&cp0_mdio {
	status = "okay";

	cp0_phy0: ethernet-phy@0 {
		reg = <0>;
	};
	cp0_phy1: ethernet-phy@3 {
		reg = <1>;
	};
};

&cp0_ethernet {
	status = "okay";
};

&cp0_eth0 {
	status = "okay";
	/* Network PHY */
	phy-mode = "10gbase-kr";
	/* Generic PHY, providing serdes lanes */
	phys = <&cp0_comphy2 0>;
	managed = "in-band-status";
	sfp = <&sfp_eth0>;
};

&cp0_eth2 {
	status = "okay";
	phy = <&cp0_phy1>;
	phy-mode = "rgmii-id";
};

&cp0_crypto {
	status = "okay";
};
