<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2116" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2116{left:492px;bottom:68px;letter-spacing:0.1px;}
#t2_2116{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2116{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2116{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2116{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2116{left:359px;bottom:884px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2116{left:69px;bottom:800px;letter-spacing:-0.13px;}
#t8_2116{left:69px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_2116{left:69px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#ta_2116{left:69px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tb_2116{left:69px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tc_2116{left:69px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#td_2116{left:351px;bottom:717px;letter-spacing:0.01px;}
#te_2116{left:370px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tf_2116{left:69px;bottom:694px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tg_2116{left:69px;bottom:671px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#th_2116{left:69px;bottom:654px;letter-spacing:-0.11px;word-spacing:-0.61px;}
#ti_2116{left:149px;bottom:654px;}
#tj_2116{left:163px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tk_2116{left:69px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tl_2116{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_2116{left:69px;bottom:603px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tn_2116{left:69px;bottom:587px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#to_2116{left:69px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tp_2116{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_2116{left:523px;bottom:541px;letter-spacing:-0.14px;}
#tr_2116{left:69px;bottom:524px;letter-spacing:-0.17px;}
#ts_2116{left:742px;bottom:524px;}
#tt_2116{left:69px;bottom:489px;letter-spacing:-0.13px;}
#tu_2116{left:69px;bottom:466px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tv_2116{left:69px;bottom:448px;letter-spacing:-0.12px;}
#tw_2116{left:117px;bottom:429px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#tx_2116{left:90px;bottom:411px;letter-spacing:-0.09px;}
#ty_2116{left:117px;bottom:393px;letter-spacing:-0.12px;}
#tz_2116{left:337px;bottom:393px;letter-spacing:-0.12px;}
#t10_2116{left:145px;bottom:374px;letter-spacing:-0.13px;}
#t11_2116{left:145px;bottom:356px;letter-spacing:-0.1px;}
#t12_2116{left:337px;bottom:356px;letter-spacing:-0.12px;}
#t13_2116{left:172px;bottom:338px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t14_2116{left:117px;bottom:319px;letter-spacing:-0.07px;}
#t15_2116{left:69px;bottom:301px;letter-spacing:-0.11px;}
#t16_2116{left:69px;bottom:283px;letter-spacing:-0.12px;}
#t17_2116{left:69px;bottom:264px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t18_2116{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t19_2116{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t1a_2116{left:300px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-1.87px;}
#t1b_2116{left:300px;bottom:1050px;letter-spacing:-0.18px;}
#t1c_2116{left:344px;bottom:1065px;letter-spacing:-0.12px;}
#t1d_2116{left:344px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1e_2116{left:344px;bottom:1034px;letter-spacing:-0.14px;}
#t1f_2116{left:418px;bottom:1065px;letter-spacing:-0.12px;}
#t1g_2116{left:418px;bottom:1050px;letter-spacing:-0.12px;}
#t1h_2116{left:418px;bottom:1034px;letter-spacing:-0.17px;}
#t1i_2116{left:495px;bottom:1065px;letter-spacing:-0.12px;}
#t1j_2116{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t1k_2116{left:78px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_2116{left:78px;bottom:978px;letter-spacing:-0.17px;}
#t1m_2116{left:300px;bottom:1011px;}
#t1n_2116{left:344px;bottom:1011px;letter-spacing:-0.11px;}
#t1o_2116{left:418px;bottom:1011px;letter-spacing:-0.16px;}
#t1p_2116{left:495px;bottom:1011px;letter-spacing:-0.11px;}
#t1q_2116{left:495px;bottom:995px;letter-spacing:-0.11px;}
#t1r_2116{left:495px;bottom:978px;letter-spacing:-0.11px;}
#t1s_2116{left:495px;bottom:961px;letter-spacing:-0.11px;}
#t1t_2116{left:495px;bottom:944px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_2116{left:79px;bottom:863px;letter-spacing:-0.14px;}
#t1v_2116{left:152px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1w_2116{left:287px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1x_2116{left:434px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1y_2116{left:586px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1z_2116{left:738px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t20_2116{left:94px;bottom:839px;}
#t21_2116{left:148px;bottom:839px;letter-spacing:-0.12px;}
#t22_2116{left:276px;bottom:839px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t23_2116{left:427px;bottom:839px;letter-spacing:-0.12px;}
#t24_2116{left:577px;bottom:839px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_2116{left:759px;bottom:839px;letter-spacing:-0.12px;}

.s1_2116{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2116{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2116{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2116{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2116{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2116{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2116{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s8_2116{font-size:14px;font-family:Symbol_5kh;color:#000;}
.s9_2116{font-size:14px;font-family:Verdana_5k9;color:#0860A8;}
.sa_2116{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sb_2116{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2116" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2116Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2116" style="-webkit-user-select: none;"><object width="935" height="1210" data="2116/2116.svg" type="image/svg+xml" id="pdf2116" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2116" class="t s1_2116">VRCP14SS—Compute Approximate Reciprocal of Scalar Float32 Value </span>
<span id="t2_2116" class="t s2_2116">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2116" class="t s1_2116">5-640 </span><span id="t4_2116" class="t s1_2116">Vol. 2C </span>
<span id="t5_2116" class="t s3_2116">VRCP14SS—Compute Approximate Reciprocal of Scalar Float32 Value </span>
<span id="t6_2116" class="t s4_2116">Instruction Operand Encoding </span>
<span id="t7_2116" class="t s5_2116">Description </span>
<span id="t8_2116" class="t s6_2116">This instruction performs a SIMD computation of the approximate reciprocal of the low single-precision floating- </span>
<span id="t9_2116" class="t s6_2116">point value in the second source operand (the third operand) and stores the result in the low quadword element of </span>
<span id="ta_2116" class="t s6_2116">the destination operand (the first operand) according to the writemask k1. Bits (127:32) of the XMM register desti- </span>
<span id="tb_2116" class="t s6_2116">nation are copied from corresponding bits in the first source operand (the second operand). The maximum relative </span>
<span id="tc_2116" class="t s6_2116">error for this approximation is less than 2 </span>
<span id="td_2116" class="t s7_2116">-14 </span>
<span id="te_2116" class="t s6_2116">. The source operand can be an XMM register or a 32-bit memory loca- </span>
<span id="tf_2116" class="t s6_2116">tion. The destination operand is an XMM register. </span>
<span id="tg_2116" class="t s6_2116">The VRCP14SS instruction is not affected by the rounding control bits in the MXCSR register. When a source value </span>
<span id="th_2116" class="t s6_2116">is a 0.0, an </span><span id="ti_2116" class="t s8_2116">∞ </span><span id="tj_2116" class="t s6_2116">with the sign of the source value is returned. A denormal source value will be treated as zero only in </span>
<span id="tk_2116" class="t s6_2116">case of DAZ bit set in MXCSR. Otherwise it is treated correctly (i.e., not as a 0.0). Underflow results are flushed to </span>
<span id="tl_2116" class="t s6_2116">zero only in case of FTZ bit set in MXCSR. Otherwise it will be treated correctly (i.e., correct underflow result is </span>
<span id="tm_2116" class="t s6_2116">written) with the sign of the operand. When a source value is a SNaN or QNaN, the SNaN is converted to a QNaN or </span>
<span id="tn_2116" class="t s6_2116">the source QNaN is returned. See Table 5-17 for special-case input values. </span>
<span id="to_2116" class="t s6_2116">MXCSR exception flags are not affected by this instruction and floating-point exceptions are not reported. </span>
<span id="tp_2116" class="t s6_2116">A numerically exact implementation of VRCP14xx can be found at </span><span id="tq_2116" class="t s9_2116">https://software.intel.com/en-us/articles/refer- </span>
<span id="tr_2116" class="t s9_2116">ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2 </span><span id="ts_2116" class="t s6_2116">. </span>
<span id="tt_2116" class="t s5_2116">Operation </span>
<span id="tu_2116" class="t sa_2116">VRCP14SS (EVEX version) </span>
<span id="tv_2116" class="t sb_2116">IF k1[0] OR *no writemask* </span>
<span id="tw_2116" class="t sb_2116">THEN DEST[31:0] := APPROXIMATE(1.0/SRC2[31:0]); </span>
<span id="tx_2116" class="t sb_2116">ELSE </span>
<span id="ty_2116" class="t sb_2116">IF *merging-masking* </span><span id="tz_2116" class="t sb_2116">; merging-masking </span>
<span id="t10_2116" class="t sb_2116">THEN *DEST[31:0] remains unchanged* </span>
<span id="t11_2116" class="t sb_2116">ELSE </span><span id="t12_2116" class="t sb_2116">; zeroing-masking </span>
<span id="t13_2116" class="t sb_2116">DEST[31:0] := 0 </span>
<span id="t14_2116" class="t sb_2116">FI; </span>
<span id="t15_2116" class="t sb_2116">FI; </span>
<span id="t16_2116" class="t sb_2116">DEST[127:32] := SRC1[127:32] </span>
<span id="t17_2116" class="t sb_2116">DEST[MAXVL-1:128] := 0 </span>
<span id="t18_2116" class="t sa_2116">Opcode/ </span>
<span id="t19_2116" class="t sa_2116">Instruction </span>
<span id="t1a_2116" class="t sa_2116">Op / </span>
<span id="t1b_2116" class="t sa_2116">En </span>
<span id="t1c_2116" class="t sa_2116">64/32 </span>
<span id="t1d_2116" class="t sa_2116">bit Mode </span>
<span id="t1e_2116" class="t sa_2116">Support </span>
<span id="t1f_2116" class="t sa_2116">CPUID </span>
<span id="t1g_2116" class="t sa_2116">Feature </span>
<span id="t1h_2116" class="t sa_2116">Flag </span>
<span id="t1i_2116" class="t sa_2116">Description </span>
<span id="t1j_2116" class="t sb_2116">EVEX.LLIG.66.0F38.W0 4D /r </span>
<span id="t1k_2116" class="t sb_2116">VRCP14SS xmm1 {k1}{z}, xmm2, </span>
<span id="t1l_2116" class="t sb_2116">xmm3/m32 </span>
<span id="t1m_2116" class="t sb_2116">A </span><span id="t1n_2116" class="t sb_2116">V/V </span><span id="t1o_2116" class="t sb_2116">AVX512F </span><span id="t1p_2116" class="t sb_2116">Computes the approximate reciprocal of the scalar single- </span>
<span id="t1q_2116" class="t sb_2116">precision floating-point value in xmm3/m32 and stores the </span>
<span id="t1r_2116" class="t sb_2116">results in xmm1 using writemask k1. Also, upper double </span>
<span id="t1s_2116" class="t sb_2116">precision floating-point value (bits[127:32]) from xmm2 is </span>
<span id="t1t_2116" class="t sb_2116">copied to xmm1[127:32]. </span>
<span id="t1u_2116" class="t sa_2116">Op/En </span><span id="t1v_2116" class="t sa_2116">Tuple Type </span><span id="t1w_2116" class="t sa_2116">Operand 1 </span><span id="t1x_2116" class="t sa_2116">Operand 2 </span><span id="t1y_2116" class="t sa_2116">Operand 3 </span><span id="t1z_2116" class="t sa_2116">Operand 4 </span>
<span id="t20_2116" class="t sb_2116">A </span><span id="t21_2116" class="t sb_2116">Tuple1 Scalar </span><span id="t22_2116" class="t sb_2116">ModRM:reg (w) </span><span id="t23_2116" class="t sb_2116">EVEX.vvvv (r) </span><span id="t24_2116" class="t sb_2116">ModRM:r/m (r) </span><span id="t25_2116" class="t sb_2116">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
