0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/TOP.v,1585765566,verilog,,C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/clk_generator_25MHz.v,,VGA_Output,,,,,,,,
C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/clk_generator_25MHz.v,1585763591,verilog,,,,clk_generator_25MHz,,,,,,,,
C:/Users/User/Documents/Senior_Bachelors_Spring/460M/TB_VGA_Output.sv,1585765305,systemVerilog,,,,TB_VGA_Output,,,,,,,,
