<stg><name>uz_FOC_sample</name>


<trans_list>

<trans id="428" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb_ifconv:26 %output_volts_q_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_volts_q

]]></Node>
<StgValue><ssdm name="output_volts_q_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb_ifconv:27 %output_volts_d_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_volts_d

]]></Node>
<StgValue><ssdm name="output_volts_d_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:28 %omega_el_rad_per_sec_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %omega_el_rad_per_sec

]]></Node>
<StgValue><ssdm name="omega_el_rad_per_sec_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:29 %V_dc_volts_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %V_dc_volts

]]></Node>
<StgValue><ssdm name="V_dc_volts_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
bb_ifconv:30 %i_actual_Ampere_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %i_actual_Ampere

]]></Node>
<StgValue><ssdm name="i_actual_Ampere_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
bb_ifconv:31 %i_reference_Ampere_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %i_reference_Ampere

]]></Node>
<StgValue><ssdm name="i_reference_Ampere_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="96">
<![CDATA[
bb_ifconv:32 %empty = trunc i96 %i_reference_Ampere_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:34 %p_cast = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %i_reference_Ampere_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="96">
<![CDATA[
bb_ifconv:36 %empty_49 = trunc i96 %i_actual_Ampere_read

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:38 %p_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %i_actual_Ampere_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
bb_ifconv:40 %self_read = read i288 @_ssdm_op_Read.s_axilite.i288P, i288 %self

]]></Node>
<StgValue><ssdm name="self_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="288" op_2_bw="32">
<![CDATA[
bb_ifconv:41 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i288.i32, i288 %self_read, i32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="288" op_2_bw="32">
<![CDATA[
bb_ifconv:42 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i288.i32, i288 %self_read, i32

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
bb_ifconv:43 %Controller_iq_read = read i160 @_ssdm_op_Read.s_axilite.i160P, i160 %Controller_iq

]]></Node>
<StgValue><ssdm name="Controller_iq_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:46 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="160">
<![CDATA[
bb_ifconv:49 %trunc_ln44 = trunc i160 %Controller_iq_read

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:53 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:55 %trunc_ln46_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:60 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="23" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:61 %trunc_ln23_1 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:65 %icmp_ln23_2 = icmp_ne  i8 %tmp_3, i8

]]></Node>
<StgValue><ssdm name="icmp_ln23_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:66 %icmp_ln23_3 = icmp_eq  i23 %trunc_ln23_1, i23

]]></Node>
<StgValue><ssdm name="icmp_ln23_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:71 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="23" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:72 %trunc_ln23_3 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln23_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:73 %icmp_ln23_4 = icmp_ne  i8 %tmp_6, i8

]]></Node>
<StgValue><ssdm name="icmp_ln23_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:74 %icmp_ln23_5 = icmp_eq  i23 %trunc_ln23_3, i23

]]></Node>
<StgValue><ssdm name="icmp_ln23_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:137 %trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
bb_ifconv:147 %Controller_id_read = read i160 @_ssdm_op_Read.s_axilite.i160P, i160 %Controller_id

]]></Node>
<StgValue><ssdm name="Controller_id_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:149 %trunc_ln43_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="160">
<![CDATA[
bb_ifconv:152 %trunc_ln44_1 = trunc i160 %Controller_id_read

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:156 %trunc_ln46_2 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln46_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:158 %trunc_ln46_3 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln46_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:163 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_id_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="23" op_0_bw="23" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:164 %trunc_ln23_5 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_id_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln23_5"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:168 %icmp_ln23_8 = icmp_ne  i8 %tmp_19, i8

]]></Node>
<StgValue><ssdm name="icmp_ln23_8"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:169 %icmp_ln23_9 = icmp_eq  i23 %trunc_ln23_5, i23

]]></Node>
<StgValue><ssdm name="icmp_ln23_9"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:174 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_id_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="23" op_0_bw="23" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:175 %trunc_ln23_7 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_id_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln23_7"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:176 %icmp_ln23_10 = icmp_ne  i8 %tmp_21, i8

]]></Node>
<StgValue><ssdm name="icmp_ln23_10"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:177 %icmp_ln23_11 = icmp_eq  i23 %trunc_ln23_7, i23

]]></Node>
<StgValue><ssdm name="icmp_ln23_11"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:240 %trunc_ln51_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln51_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="288">
<![CDATA[
bb_ifconv:251 %decoupling_select = trunc i288 %self_read

]]></Node>
<StgValue><ssdm name="decoupling_select"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:252 %trunc_ln20_2 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %self_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln20_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:253 %icmp_ln53 = icmp_eq  i32 %decoupling_select, i32

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:254 %trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %self_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:256 %trunc_ln20_1 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %self_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln20_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:259 %xor_ln25 = xor i32 %p_cast1, i32

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:275 %trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_volts_d_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="62">
<![CDATA[
bb_ifconv:276 %sext_ln38 = sext i62 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
bb_ifconv:277 %Dout_addr = getelementptr i32 %Dout, i64 %sext_ln38

]]></Node>
<StgValue><ssdm name="Dout_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:286 %trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_volts_q_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="62">
<![CDATA[
bb_ifconv:287 %sext_ln39 = sext i62 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
bb_ifconv:288 %Dout_addr_1 = getelementptr i32 %Dout, i64 %sext_ln39

]]></Node>
<StgValue><ssdm name="Dout_addr_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:33 %i_reference_Ampere_d = bitcast i32 %empty

]]></Node>
<StgValue><ssdm name="i_reference_Ampere_d"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:35 %i_reference_Ampere_q = bitcast i32 %p_cast

]]></Node>
<StgValue><ssdm name="i_reference_Ampere_q"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:37 %i_actual_Ampere_d = bitcast i32 %empty_49

]]></Node>
<StgValue><ssdm name="i_actual_Ampere_d"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:39 %i_actual_Ampere_q = bitcast i32 %p_cast1

]]></Node>
<StgValue><ssdm name="i_actual_Ampere_q"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:44 %error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:148 %error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d

]]></Node>
<StgValue><ssdm name="error_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:255 %config = bitcast i32 %trunc_ln6

]]></Node>
<StgValue><ssdm name="config"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:257 %config_1 = bitcast i32 %trunc_ln20_1

]]></Node>
<StgValue><ssdm name="config_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:260 %bitcast_ln25 = bitcast i32 %xor_ln25

]]></Node>
<StgValue><ssdm name="bitcast_ln25"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:261 %mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1

]]></Node>
<StgValue><ssdm name="mul1_i_i"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:263 %mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config

]]></Node>
<StgValue><ssdm name="mul4_i_i"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:278 %Dout_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %Dout_addr, i32

]]></Node>
<StgValue><ssdm name="Dout_addr_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="113" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:44 %error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:148 %error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d

]]></Node>
<StgValue><ssdm name="error_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:261 %mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1

]]></Node>
<StgValue><ssdm name="mul1_i_i"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:263 %mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config

]]></Node>
<StgValue><ssdm name="mul4_i_i"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb_ifconv:289 %Dout_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %Dout_addr_1, i32, i1 %Dout_addr_req

]]></Node>
<StgValue><ssdm name="Dout_addr_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:44 %error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:148 %error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d

]]></Node>
<StgValue><ssdm name="error_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:261 %mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1

]]></Node>
<StgValue><ssdm name="mul1_i_i"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:263 %mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config

]]></Node>
<StgValue><ssdm name="mul4_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:44 %error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:148 %error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d

]]></Node>
<StgValue><ssdm name="error_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:258 %config_2 = bitcast i32 %trunc_ln20_2

]]></Node>
<StgValue><ssdm name="config_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:262 %u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read

]]></Node>
<StgValue><ssdm name="u_dq_vor_Volts"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:264 %add_i_i = fadd i32 %mul4_i_i, i32 %config_2

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:47 %bitcast_ln43 = bitcast i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln43"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:48 %preIntegrator = fmul i32 %error, i32 %bitcast_ln43

]]></Node>
<StgValue><ssdm name="preIntegrator"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:50 %bitcast_ln44 = bitcast i32 %trunc_ln44

]]></Node>
<StgValue><ssdm name="bitcast_ln44"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:51 %P_sum = fmul i32 %error, i32 %bitcast_ln44

]]></Node>
<StgValue><ssdm name="P_sum"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:150 %bitcast_ln43_1 = bitcast i32 %trunc_ln43_1

]]></Node>
<StgValue><ssdm name="bitcast_ln43_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:151 %preIntegrator_1 = fmul i32 %error_1, i32 %bitcast_ln43_1

]]></Node>
<StgValue><ssdm name="preIntegrator_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:153 %bitcast_ln44_1 = bitcast i32 %trunc_ln44_1

]]></Node>
<StgValue><ssdm name="bitcast_ln44_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:154 %P_sum_1 = fmul i32 %error_1, i32 %bitcast_ln44_1

]]></Node>
<StgValue><ssdm name="P_sum_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:262 %u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read

]]></Node>
<StgValue><ssdm name="u_dq_vor_Volts"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:264 %add_i_i = fadd i32 %mul4_i_i, i32 %config_2

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:48 %preIntegrator = fmul i32 %error, i32 %bitcast_ln43

]]></Node>
<StgValue><ssdm name="preIntegrator"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:51 %P_sum = fmul i32 %error, i32 %bitcast_ln44

]]></Node>
<StgValue><ssdm name="P_sum"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:151 %preIntegrator_1 = fmul i32 %error_1, i32 %bitcast_ln43_1

]]></Node>
<StgValue><ssdm name="preIntegrator_1"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:154 %P_sum_1 = fmul i32 %error_1, i32 %bitcast_ln44_1

]]></Node>
<StgValue><ssdm name="P_sum_1"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:262 %u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read

]]></Node>
<StgValue><ssdm name="u_dq_vor_Volts"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:264 %add_i_i = fadd i32 %mul4_i_i, i32 %config_2

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:48 %preIntegrator = fmul i32 %error, i32 %bitcast_ln43

]]></Node>
<StgValue><ssdm name="preIntegrator"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:51 %P_sum = fmul i32 %error, i32 %bitcast_ln44

]]></Node>
<StgValue><ssdm name="P_sum"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:151 %preIntegrator_1 = fmul i32 %error_1, i32 %bitcast_ln43_1

]]></Node>
<StgValue><ssdm name="preIntegrator_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:154 %P_sum_1 = fmul i32 %error_1, i32 %bitcast_ln44_1

]]></Node>
<StgValue><ssdm name="P_sum_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:264 %add_i_i = fadd i32 %mul4_i_i, i32 %config_2

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:267 %decouple_voltage = select i1 %icmp_ln53, i32 %u_dq_vor_Volts, i32

]]></Node>
<StgValue><ssdm name="decouple_voltage"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:45 %old_I_sum = load i32 %I_sum

]]></Node>
<StgValue><ssdm name="old_I_sum"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:52 %output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum

]]></Node>
<StgValue><ssdm name="output_before_saturation"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:101 %bitcast_ln35_1 = bitcast i32 %preIntegrator

]]></Node>
<StgValue><ssdm name="bitcast_ln35_1"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:102 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="32">
<![CDATA[
bb_ifconv:103 %trunc_ln35_1 = trunc i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="trunc_ln35_1"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:104 %icmp_ln35_2 = icmp_ne  i8 %tmp_10, i8

]]></Node>
<StgValue><ssdm name="icmp_ln35_2"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:105 %icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_1, i23

]]></Node>
<StgValue><ssdm name="icmp_ln35_3"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:106 %or_ln35_1 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2

]]></Node>
<StgValue><ssdm name="or_ln35_1"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:107 %tmp_11 = fcmp_olt  i32 %preIntegrator, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:110 %fcmp_ln35 = fcmp_uno  i32 %preIntegrator, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:111 %fcmp_ln35 = fcmp_oeq  i32 %preIntegrator, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:138 %bitcast_ln51 = bitcast i32 %trunc_ln5

]]></Node>
<StgValue><ssdm name="bitcast_ln51"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:139 %mul7_i = fmul i32 %preIntegrator, i32 %bitcast_ln51

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:204 %bitcast_ln35_3 = bitcast i32 %preIntegrator_1

]]></Node>
<StgValue><ssdm name="bitcast_ln35_3"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:205 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="32">
<![CDATA[
bb_ifconv:206 %trunc_ln35_3 = trunc i32 %bitcast_ln35_3

]]></Node>
<StgValue><ssdm name="trunc_ln35_3"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:207 %icmp_ln35_6 = icmp_ne  i8 %tmp_27, i8

]]></Node>
<StgValue><ssdm name="icmp_ln35_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:208 %icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23

]]></Node>
<StgValue><ssdm name="icmp_ln35_7"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:209 %or_ln35_3 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6

]]></Node>
<StgValue><ssdm name="or_ln35_3"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:210 %tmp_28 = fcmp_olt  i32 %preIntegrator_1, i32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:213 %fcmp_ln35 = fcmp_uno  i32 %preIntegrator_1, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:214 %fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_1, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:241 %bitcast_ln51_1 = bitcast i32 %trunc_ln51_1

]]></Node>
<StgValue><ssdm name="bitcast_ln51_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:242 %mul7_i1 = fmul i32 %preIntegrator_1, i32 %bitcast_ln51_1

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:265 %u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read

]]></Node>
<StgValue><ssdm name="u_dq_vor_Volts_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="174" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:52 %output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum

]]></Node>
<StgValue><ssdm name="output_before_saturation"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:107 %tmp_11 = fcmp_olt  i32 %preIntegrator, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:110 %fcmp_ln35 = fcmp_uno  i32 %preIntegrator, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:111 %fcmp_ln35 = fcmp_oeq  i32 %preIntegrator, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:139 %mul7_i = fmul i32 %preIntegrator, i32 %bitcast_ln51

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:210 %tmp_28 = fcmp_olt  i32 %preIntegrator_1, i32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:213 %fcmp_ln35 = fcmp_uno  i32 %preIntegrator_1, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:214 %fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_1, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:242 %mul7_i1 = fmul i32 %preIntegrator_1, i32 %bitcast_ln51_1

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:265 %u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read

]]></Node>
<StgValue><ssdm name="u_dq_vor_Volts_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="184" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:52 %output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum

]]></Node>
<StgValue><ssdm name="output_before_saturation"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:139 %mul7_i = fmul i32 %preIntegrator, i32 %bitcast_ln51

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:242 %mul7_i1 = fmul i32 %preIntegrator_1, i32 %bitcast_ln51_1

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:265 %u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read

]]></Node>
<StgValue><ssdm name="u_dq_vor_Volts_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:52 %output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum

]]></Node>
<StgValue><ssdm name="output_before_saturation"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:266 %decouple_voltage_4 = select i1 %icmp_ln53, i32 %u_dq_vor_Volts_2, i32

]]></Node>
<StgValue><ssdm name="decouple_voltage_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:54 %bitcast_ln46 = bitcast i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:57 %bitcast_ln23 = bitcast i32 %output_before_saturation

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:58 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="32">
<![CDATA[
bb_ifconv:59 %trunc_ln23 = trunc i32 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:62 %icmp_ln23 = icmp_ne  i8 %tmp_2, i8

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:63 %icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:64 %or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:67 %or_ln23_1 = or i1 %icmp_ln23_3, i1 %icmp_ln23_2

]]></Node>
<StgValue><ssdm name="or_ln23_1"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:68 %and_ln23 = and i1 %or_ln23, i1 %or_ln23_1

]]></Node>
<StgValue><ssdm name="and_ln23"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:75 %or_ln23_2 = or i1 %icmp_ln23_5, i1 %icmp_ln23_4

]]></Node>
<StgValue><ssdm name="or_ln23_2"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:76 %and_ln23_2 = and i1 %or_ln23, i1 %or_ln23_2

]]></Node>
<StgValue><ssdm name="and_ln23_2"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:80 %tmp_s = fcmp_ogt  i32 %output_before_saturation, i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="202" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:80 %tmp_s = fcmp_ogt  i32 %output_before_saturation, i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:81 %and_ln25 = and i1 %and_ln23_2, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:56 %bitcast_ln46_1 = bitcast i32 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="bitcast_ln46_1"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:82 %select_ln25 = select i1 %and_ln25, i32 %bitcast_ln46, i32 %bitcast_ln46_1

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:83 %output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25

]]></Node>
<StgValue><ssdm name="output_0_i_i_i"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:142 %tmp_17 = fcmp_olt  i32 %output_before_saturation, i32 %bitcast_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="208" st_id="16" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:69 %tmp_4 = fcmp_oge  i32 %output_before_saturation, i32 %bitcast_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:77 %tmp_7 = fcmp_ole  i32 %output_before_saturation, i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:83 %output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25

]]></Node>
<StgValue><ssdm name="output_0_i_i_i"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:142 %tmp_17 = fcmp_olt  i32 %output_before_saturation, i32 %bitcast_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:143 %and_ln49 = and i1 %and_ln23, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:144 %output = select i1 %and_ln49, i32 %bitcast_ln46_1, i32 %output_before_saturation

]]></Node>
<StgValue><ssdm name="output"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:145 %output_10 = select i1 %and_ln25, i32 %bitcast_ln46, i32 %output

]]></Node>
<StgValue><ssdm name="output_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="215" st_id="17" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:69 %tmp_4 = fcmp_oge  i32 %output_before_saturation, i32 %bitcast_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:77 %tmp_7 = fcmp_ole  i32 %output_before_saturation, i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:83 %output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25

]]></Node>
<StgValue><ssdm name="output_0_i_i_i"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:269 %u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4

]]></Node>
<StgValue><ssdm name="u_pre_limit_Volts_q_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="219" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:70 %and_ln23_1 = and i1 %and_ln23, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln23_1"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:78 %and_ln23_3 = and i1 %and_ln23_2, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln23_3"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:79 %and_ln23_4 = and i1 %and_ln23_1, i1 %and_ln23_3

]]></Node>
<StgValue><ssdm name="and_ln23_4"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:83 %output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25

]]></Node>
<StgValue><ssdm name="output_0_i_i_i"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:84 %output_8 = select i1 %and_ln23_4, i32, i32 %output_0_i_i_i

]]></Node>
<StgValue><ssdm name="output_8"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:269 %u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4

]]></Node>
<StgValue><ssdm name="u_pre_limit_Volts_q_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:85 %bitcast_ln35 = bitcast i32 %output_8

]]></Node>
<StgValue><ssdm name="bitcast_ln35"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:86 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="23" op_0_bw="32">
<![CDATA[
bb_ifconv:87 %trunc_ln35 = trunc i32 %bitcast_ln35

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:88 %icmp_ln35 = icmp_ne  i8 %tmp_5, i8

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:89 %icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23

]]></Node>
<StgValue><ssdm name="icmp_ln35_1"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:90 %or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:91 %tmp_8 = fcmp_olt  i32 %output_8, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:94 %fcmp_ln35 = fcmp_uno  i32 %output_8, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:95 %fcmp_ln35 = fcmp_oeq  i32 %output_8, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:117 %tmp_13 = fcmp_oeq  i32 %output_8, i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:269 %u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4

]]></Node>
<StgValue><ssdm name="u_pre_limit_Volts_q_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="236" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:91 %tmp_8 = fcmp_olt  i32 %output_8, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:92 %and_ln35 = and i1 %or_ln35, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:93 %select_ln35 = select i1 %and_ln35, i32, i32

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:94 %fcmp_ln35 = fcmp_uno  i32 %output_8, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:95 %fcmp_ln35 = fcmp_oeq  i32 %output_8, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:96 %xor_ln35 = xor i1 %fcmp_ln35, i1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:97 %xor_ln35 = xor i1 %fcmp_ln35, i1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:98 %and_ln35 = and i1 %xor_ln35, i1 %xor_ln35

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:99 %and_ln35_1 = and i1 %or_ln35, i1 %and_ln35

]]></Node>
<StgValue><ssdm name="and_ln35_1"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:100 %sign = select i1 %and_ln35_1, i32 %select_ln35, i32

]]></Node>
<StgValue><ssdm name="sign"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:108 %and_ln35_2 = and i1 %or_ln35_1, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln35_2"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:109 %select_ln35_2 = select i1 %and_ln35_2, i32, i32

]]></Node>
<StgValue><ssdm name="select_ln35_2"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:112 %xor_ln35 = xor i1 %fcmp_ln35, i1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:113 %xor_ln35 = xor i1 %fcmp_ln35, i1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:114 %and_ln35 = and i1 %xor_ln35, i1 %xor_ln35

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:115 %and_ln35_3 = and i1 %or_ln35_1, i1 %and_ln35

]]></Node>
<StgValue><ssdm name="and_ln35_3"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:116 %sign_1 = select i1 %and_ln35_3, i32 %select_ln35_2, i32

]]></Node>
<StgValue><ssdm name="sign_1"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:117 %tmp_13 = fcmp_oeq  i32 %output_8, i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:120 %bitcast_ln31 = bitcast i32 %sign

]]></Node>
<StgValue><ssdm name="bitcast_ln31"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:121 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="23" op_0_bw="32">
<![CDATA[
bb_ifconv:122 %trunc_ln31 = trunc i32 %bitcast_ln31

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:123 %bitcast_ln31_1 = bitcast i32 %sign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln31_1"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:124 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="23" op_0_bw="32">
<![CDATA[
bb_ifconv:125 %trunc_ln31_1 = trunc i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:126 %icmp_ln31 = icmp_ne  i8 %tmp_14, i8

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:127 %icmp_ln31_1 = icmp_eq  i23 %trunc_ln31, i23

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:129 %icmp_ln31_2 = icmp_ne  i8 %tmp_15, i8

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:130 %icmp_ln31_3 = icmp_eq  i23 %trunc_ln31_1, i23

]]></Node>
<StgValue><ssdm name="icmp_ln31_3"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:133 %tmp_16 = fcmp_oeq  i32 %sign, i32 %sign_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:269 %u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4

]]></Node>
<StgValue><ssdm name="u_pre_limit_Volts_q_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="266" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:118 %and_ln31 = and i1 %or_ln35, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:119 %xor_ln31 = xor i1 %and_ln31, i1

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:128 %or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:131 %or_ln31_1 = or i1 %icmp_ln31_3, i1 %icmp_ln31_2

]]></Node>
<StgValue><ssdm name="or_ln31_1"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:132 %and_ln31_1 = and i1 %or_ln31, i1 %or_ln31_1

]]></Node>
<StgValue><ssdm name="and_ln31_1"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:133 %tmp_16 = fcmp_oeq  i32 %sign, i32 %sign_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:134 %and_ln31_2 = and i1 %and_ln31_1, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln31_2"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:135 %output_9 = and i1 %and_ln31_2, i1 %xor_ln31

]]></Node>
<StgValue><ssdm name="output_9"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:136 %clamping_active = or i1 %output_9, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="clamping_active"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:140 %select_ln47 = select i1 %clamping_active, i32, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="select_ln47"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="276" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:141 %storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="277" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:141 %storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="278" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:141 %storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="279" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:141 %storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="280" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:146 %old_I_sum_1 = select i1 %tmp_35, i32, i32 %storemerge_i

]]></Node>
<StgValue><ssdm name="old_I_sum_1"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:155 %output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1

]]></Node>
<StgValue><ssdm name="output_before_saturation_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="282" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:155 %output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1

]]></Node>
<StgValue><ssdm name="output_before_saturation_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="283" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:155 %output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1

]]></Node>
<StgValue><ssdm name="output_before_saturation_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="284" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:155 %output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1

]]></Node>
<StgValue><ssdm name="output_before_saturation_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:157 %bitcast_ln46_2 = bitcast i32 %trunc_ln46_2

]]></Node>
<StgValue><ssdm name="bitcast_ln46_2"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:160 %bitcast_ln23_1 = bitcast i32 %output_before_saturation_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23_1"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:161 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="23" op_0_bw="32">
<![CDATA[
bb_ifconv:162 %trunc_ln23_2 = trunc i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="trunc_ln23_2"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:165 %icmp_ln23_6 = icmp_ne  i8 %tmp_18, i8

]]></Node>
<StgValue><ssdm name="icmp_ln23_6"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:166 %icmp_ln23_7 = icmp_eq  i23 %trunc_ln23_2, i23

]]></Node>
<StgValue><ssdm name="icmp_ln23_7"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:167 %or_ln23_3 = or i1 %icmp_ln23_7, i1 %icmp_ln23_6

]]></Node>
<StgValue><ssdm name="or_ln23_3"/></StgValue>
</operation>

<operation id="292" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:170 %or_ln23_4 = or i1 %icmp_ln23_9, i1 %icmp_ln23_8

]]></Node>
<StgValue><ssdm name="or_ln23_4"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:171 %and_ln23_5 = and i1 %or_ln23_3, i1 %or_ln23_4

]]></Node>
<StgValue><ssdm name="and_ln23_5"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:178 %or_ln23_5 = or i1 %icmp_ln23_11, i1 %icmp_ln23_10

]]></Node>
<StgValue><ssdm name="or_ln23_5"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:179 %and_ln23_7 = and i1 %or_ln23_3, i1 %or_ln23_5

]]></Node>
<StgValue><ssdm name="and_ln23_7"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:183 %tmp_23 = fcmp_ogt  i32 %output_before_saturation_1, i32 %bitcast_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="297" st_id="31" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:183 %tmp_23 = fcmp_ogt  i32 %output_before_saturation_1, i32 %bitcast_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="298" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:184 %and_ln25_1 = and i1 %and_ln23_7, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln25_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="299" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:159 %bitcast_ln46_3 = bitcast i32 %trunc_ln46_3

]]></Node>
<StgValue><ssdm name="bitcast_ln46_3"/></StgValue>
</operation>

<operation id="300" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:185 %select_ln25_1 = select i1 %and_ln25_1, i32 %bitcast_ln46_2, i32 %bitcast_ln46_3

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="301" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:186 %output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1

]]></Node>
<StgValue><ssdm name="output_0_i_i_i1"/></StgValue>
</operation>

<operation id="302" st_id="32" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:245 %tmp_34 = fcmp_olt  i32 %output_before_saturation_1, i32 %bitcast_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="303" st_id="33" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:172 %tmp_20 = fcmp_oge  i32 %output_before_saturation_1, i32 %bitcast_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:180 %tmp_22 = fcmp_ole  i32 %output_before_saturation_1, i32 %bitcast_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="305" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:186 %output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1

]]></Node>
<StgValue><ssdm name="output_0_i_i_i1"/></StgValue>
</operation>

<operation id="306" st_id="33" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:245 %tmp_34 = fcmp_olt  i32 %output_before_saturation_1, i32 %bitcast_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="307" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:246 %and_ln49_1 = and i1 %and_ln23_5, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln49_1"/></StgValue>
</operation>

<operation id="308" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:247 %output_6 = select i1 %and_ln49_1, i32 %bitcast_ln46_3, i32 %output_before_saturation_1

]]></Node>
<StgValue><ssdm name="output_6"/></StgValue>
</operation>

<operation id="309" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:248 %output_13 = select i1 %and_ln25_1, i32 %bitcast_ln46_2, i32 %output_6

]]></Node>
<StgValue><ssdm name="output_13"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="310" st_id="34" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:172 %tmp_20 = fcmp_oge  i32 %output_before_saturation_1, i32 %bitcast_ln46_3

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:180 %tmp_22 = fcmp_ole  i32 %output_before_saturation_1, i32 %bitcast_ln46_2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:186 %output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1

]]></Node>
<StgValue><ssdm name="output_0_i_i_i1"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:268 %u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage

]]></Node>
<StgValue><ssdm name="u_pre_limit_Volts_d_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="314" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:173 %and_ln23_6 = and i1 %and_ln23_5, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln23_6"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:181 %and_ln23_8 = and i1 %and_ln23_7, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln23_8"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:182 %and_ln23_9 = and i1 %and_ln23_6, i1 %and_ln23_8

]]></Node>
<StgValue><ssdm name="and_ln23_9"/></StgValue>
</operation>

<operation id="317" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:186 %output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1

]]></Node>
<StgValue><ssdm name="output_0_i_i_i1"/></StgValue>
</operation>

<operation id="318" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:187 %output_11 = select i1 %and_ln23_9, i32, i32 %output_0_i_i_i1

]]></Node>
<StgValue><ssdm name="output_11"/></StgValue>
</operation>

<operation id="319" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:268 %u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage

]]></Node>
<StgValue><ssdm name="u_pre_limit_Volts_d_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="320" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:188 %bitcast_ln35_2 = bitcast i32 %output_11

]]></Node>
<StgValue><ssdm name="bitcast_ln35_2"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:189 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="32">
<![CDATA[
bb_ifconv:190 %trunc_ln35_2 = trunc i32 %bitcast_ln35_2

]]></Node>
<StgValue><ssdm name="trunc_ln35_2"/></StgValue>
</operation>

<operation id="323" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:191 %icmp_ln35_4 = icmp_ne  i8 %tmp_24, i8

]]></Node>
<StgValue><ssdm name="icmp_ln35_4"/></StgValue>
</operation>

<operation id="324" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:192 %icmp_ln35_5 = icmp_eq  i23 %trunc_ln35_2, i23

]]></Node>
<StgValue><ssdm name="icmp_ln35_5"/></StgValue>
</operation>

<operation id="325" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:193 %or_ln35_2 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4

]]></Node>
<StgValue><ssdm name="or_ln35_2"/></StgValue>
</operation>

<operation id="326" st_id="36" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:194 %tmp_25 = fcmp_olt  i32 %output_11, i32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="327" st_id="36" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:197 %fcmp_ln35 = fcmp_uno  i32 %output_11, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="328" st_id="36" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:198 %fcmp_ln35 = fcmp_oeq  i32 %output_11, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="329" st_id="36" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:220 %tmp_30 = fcmp_oeq  i32 %output_11, i32

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="330" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:268 %u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage

]]></Node>
<StgValue><ssdm name="u_pre_limit_Volts_d_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="331" st_id="37" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:194 %tmp_25 = fcmp_olt  i32 %output_11, i32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="332" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:195 %and_ln35_4 = and i1 %or_ln35_2, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln35_4"/></StgValue>
</operation>

<operation id="333" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:196 %select_ln35_4 = select i1 %and_ln35_4, i32, i32

]]></Node>
<StgValue><ssdm name="select_ln35_4"/></StgValue>
</operation>

<operation id="334" st_id="37" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:197 %fcmp_ln35 = fcmp_uno  i32 %output_11, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="335" st_id="37" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:198 %fcmp_ln35 = fcmp_oeq  i32 %output_11, i32

]]></Node>
<StgValue><ssdm name="fcmp_ln35"/></StgValue>
</operation>

<operation id="336" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:199 %xor_ln35 = xor i1 %fcmp_ln35, i1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="337" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:200 %xor_ln35 = xor i1 %fcmp_ln35, i1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="338" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:201 %and_ln35 = and i1 %xor_ln35, i1 %xor_ln35

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="339" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:202 %and_ln35_5 = and i1 %or_ln35_2, i1 %and_ln35

]]></Node>
<StgValue><ssdm name="and_ln35_5"/></StgValue>
</operation>

<operation id="340" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:203 %sign_2 = select i1 %and_ln35_5, i32 %select_ln35_4, i32

]]></Node>
<StgValue><ssdm name="sign_2"/></StgValue>
</operation>

<operation id="341" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:211 %and_ln35_6 = and i1 %or_ln35_3, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln35_6"/></StgValue>
</operation>

<operation id="342" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:212 %select_ln35_6 = select i1 %and_ln35_6, i32, i32

]]></Node>
<StgValue><ssdm name="select_ln35_6"/></StgValue>
</operation>

<operation id="343" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:215 %xor_ln35 = xor i1 %fcmp_ln35, i1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="344" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:216 %xor_ln35 = xor i1 %fcmp_ln35, i1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="345" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:217 %and_ln35 = and i1 %xor_ln35, i1 %xor_ln35

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="346" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:218 %and_ln35_7 = and i1 %or_ln35_3, i1 %and_ln35

]]></Node>
<StgValue><ssdm name="and_ln35_7"/></StgValue>
</operation>

<operation id="347" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:219 %sign_3 = select i1 %and_ln35_7, i32 %select_ln35_6, i32

]]></Node>
<StgValue><ssdm name="sign_3"/></StgValue>
</operation>

<operation id="348" st_id="37" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:220 %tmp_30 = fcmp_oeq  i32 %output_11, i32

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="349" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:223 %bitcast_ln31_2 = bitcast i32 %sign_2

]]></Node>
<StgValue><ssdm name="bitcast_ln31_2"/></StgValue>
</operation>

<operation id="350" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:224 %tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_2, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="351" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="23" op_0_bw="32">
<![CDATA[
bb_ifconv:225 %trunc_ln31_2 = trunc i32 %bitcast_ln31_2

]]></Node>
<StgValue><ssdm name="trunc_ln31_2"/></StgValue>
</operation>

<operation id="352" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:226 %bitcast_ln31_3 = bitcast i32 %sign_3

]]></Node>
<StgValue><ssdm name="bitcast_ln31_3"/></StgValue>
</operation>

<operation id="353" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb_ifconv:227 %tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="354" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="23" op_0_bw="32">
<![CDATA[
bb_ifconv:228 %trunc_ln31_3 = trunc i32 %bitcast_ln31_3

]]></Node>
<StgValue><ssdm name="trunc_ln31_3"/></StgValue>
</operation>

<operation id="355" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:229 %icmp_ln31_4 = icmp_ne  i8 %tmp_31, i8

]]></Node>
<StgValue><ssdm name="icmp_ln31_4"/></StgValue>
</operation>

<operation id="356" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:230 %icmp_ln31_5 = icmp_eq  i23 %trunc_ln31_2, i23

]]></Node>
<StgValue><ssdm name="icmp_ln31_5"/></StgValue>
</operation>

<operation id="357" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb_ifconv:232 %icmp_ln31_6 = icmp_ne  i8 %tmp_32, i8

]]></Node>
<StgValue><ssdm name="icmp_ln31_6"/></StgValue>
</operation>

<operation id="358" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb_ifconv:233 %icmp_ln31_7 = icmp_eq  i23 %trunc_ln31_3, i23

]]></Node>
<StgValue><ssdm name="icmp_ln31_7"/></StgValue>
</operation>

<operation id="359" st_id="37" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:236 %tmp_33 = fcmp_oeq  i32 %sign_2, i32 %sign_3

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="360" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:268 %u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage

]]></Node>
<StgValue><ssdm name="u_pre_limit_Volts_d_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="361" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:221 %and_ln31_4 = and i1 %or_ln35_2, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln31_4"/></StgValue>
</operation>

<operation id="362" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:222 %xor_ln31_1 = xor i1 %and_ln31_4, i1

]]></Node>
<StgValue><ssdm name="xor_ln31_1"/></StgValue>
</operation>

<operation id="363" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:231 %or_ln31_2 = or i1 %icmp_ln31_5, i1 %icmp_ln31_4

]]></Node>
<StgValue><ssdm name="or_ln31_2"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:234 %or_ln31_3 = or i1 %icmp_ln31_7, i1 %icmp_ln31_6

]]></Node>
<StgValue><ssdm name="or_ln31_3"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:235 %and_ln31_5 = and i1 %or_ln31_2, i1 %or_ln31_3

]]></Node>
<StgValue><ssdm name="and_ln31_5"/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:236 %tmp_33 = fcmp_oeq  i32 %sign_2, i32 %sign_3

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="367" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:237 %and_ln31_6 = and i1 %and_ln31_5, i1 %tmp_33

]]></Node>
<StgValue><ssdm name="and_ln31_6"/></StgValue>
</operation>

<operation id="368" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:238 %output_12 = and i1 %and_ln31_6, i1 %xor_ln31_1

]]></Node>
<StgValue><ssdm name="output_12"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb_ifconv:239 %clamping_active_1 = or i1 %output_12, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="clamping_active_1"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:243 %select_ln47_2 = select i1 %clamping_active_1, i32, i32 %mul7_i1

]]></Node>
<StgValue><ssdm name="select_ln47_2"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="320" op_0_bw="320" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="56" op_9_bw="52" op_10_bw="49" op_11_bw="44" op_12_bw="27" op_13_bw="8">
<![CDATA[
bb_ifconv:270 %call_ret1 = call i320 @uz_FOC_SpaceVector_Limitation_d.1, i288 %self_read, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="372" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:244 %storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2

]]></Node>
<StgValue><ssdm name="storemerge_i1"/></StgValue>
</operation>

<operation id="373" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="320" op_0_bw="320" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="56" op_9_bw="52" op_10_bw="49" op_11_bw="44" op_12_bw="27" op_13_bw="8">
<![CDATA[
bb_ifconv:270 %call_ret1 = call i320 @uz_FOC_SpaceVector_Limitation_d.1, i288 %self_read, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="374" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="320">
<![CDATA[
bb_ifconv:271 %tmp = extractvalue i320 %call_ret1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="375" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="288" op_0_bw="320">
<![CDATA[
bb_ifconv:272 %self_ret9 = extractvalue i320 %call_ret1

]]></Node>
<StgValue><ssdm name="self_ret9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="376" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:244 %storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2

]]></Node>
<StgValue><ssdm name="storemerge_i1"/></StgValue>
</operation>

<operation id="377" st_id="40" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="0">
<![CDATA[
bb_ifconv:273 %write_ln38 = write void @_ssdm_op_Write.s_axilite.i288P, i288 %self, i288 %self_ret9, i288 %self_read

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="378" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:274 %bitcast_ln38 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln38"/></StgValue>
</operation>

<operation id="379" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
bb_ifconv:279 %write_ln38 = write void @_ssdm_op_Write.m_axi.i32P, i32 %Dout_addr, i32 %bitcast_ln38, i4, i1 %Dout_addr_req

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="380" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="320" op_0_bw="320" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="56" op_9_bw="52" op_10_bw="49" op_11_bw="44" op_12_bw="27" op_13_bw="8">
<![CDATA[
bb_ifconv:281 %call_ret = call i320 @uz_FOC_SpaceVector_Limitation_q.1, i288 %self_ret9, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="381" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:244 %storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2

]]></Node>
<StgValue><ssdm name="storemerge_i1"/></StgValue>
</operation>

<operation id="382" st_id="41" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb_ifconv:280 %Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln38

]]></Node>
<StgValue><ssdm name="Dout_addr_resp"/></StgValue>
</operation>

<operation id="383" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="320" op_0_bw="320" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="56" op_9_bw="52" op_10_bw="49" op_11_bw="44" op_12_bw="27" op_13_bw="8">
<![CDATA[
bb_ifconv:281 %call_ret = call i320 @uz_FOC_SpaceVector_Limitation_q.1, i288 %self_ret9, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="384" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="320">
<![CDATA[
bb_ifconv:282 %tmp_1 = extractvalue i320 %call_ret

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="385" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="288" op_0_bw="320">
<![CDATA[
bb_ifconv:283 %self_ret = extractvalue i320 %call_ret

]]></Node>
<StgValue><ssdm name="self_ret"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="386" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb_ifconv:244 %storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2

]]></Node>
<StgValue><ssdm name="storemerge_i1"/></StgValue>
</operation>

<operation id="387" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb_ifconv:249 %select_ln56 = select i1 %tmp_35, i32, i32 %storemerge_i1

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="388" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb_ifconv:250 %store_ln49 = store i32 %select_ln56, i32 %I_sum, i32 %old_I_sum

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="389" st_id="42" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb_ifconv:280 %Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln38

]]></Node>
<StgValue><ssdm name="Dout_addr_resp"/></StgValue>
</operation>

<operation id="390" st_id="42" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="0">
<![CDATA[
bb_ifconv:284 %write_ln39 = write void @_ssdm_op_Write.s_axilite.i288P, i288 %self, i288 %self_ret, void %write_ln38

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="391" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
bb_ifconv:285 %bitcast_ln39 = bitcast i32 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln39"/></StgValue>
</operation>

<operation id="392" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb_ifconv:290 %write_ln39 = write void @_ssdm_op_Write.m_axi.i32P, i32 %Dout_addr_1, i32 %bitcast_ln39, i4, i1 %Dout_addr_1_req, void %write_ln38

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="393" st_id="43" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb_ifconv:280 %Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln38

]]></Node>
<StgValue><ssdm name="Dout_addr_resp"/></StgValue>
</operation>

<operation id="394" st_id="43" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb_ifconv:291 %Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp

]]></Node>
<StgValue><ssdm name="Dout_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="395" st_id="44" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb_ifconv:280 %Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln38

]]></Node>
<StgValue><ssdm name="Dout_addr_resp"/></StgValue>
</operation>

<operation id="396" st_id="44" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb_ifconv:291 %Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp

]]></Node>
<StgValue><ssdm name="Dout_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="397" st_id="45" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb_ifconv:280 %Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln38

]]></Node>
<StgValue><ssdm name="Dout_addr_resp"/></StgValue>
</operation>

<operation id="398" st_id="45" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb_ifconv:291 %Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp

]]></Node>
<StgValue><ssdm name="Dout_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="399" st_id="46" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb_ifconv:291 %Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp

]]></Node>
<StgValue><ssdm name="Dout_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="400" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb_ifconv:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="401" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Dout, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="402" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb_ifconv:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Dout

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="403" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %self, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_3, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="404" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="288">
<![CDATA[
bb_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %self

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="405" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
bb_ifconv:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %Controller_id

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="406" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %Controller_id, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_5, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="407" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
bb_ifconv:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %Controller_iq

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="408" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %Controller_iq, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_6, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="409" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
bb_ifconv:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %i_reference_Ampere

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="410" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_reference_Ampere, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_7, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="411" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_reference_Ampere, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="412" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
bb_ifconv:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %i_actual_Ampere

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="413" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_actual_Ampere, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_8, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="414" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_actual_Ampere, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="415" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb_ifconv:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_dc_volts

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="416" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_dc_volts, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_9, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="417" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_dc_volts, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="418" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb_ifconv:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %omega_el_rad_per_sec

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="419" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %omega_el_rad_per_sec, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_10, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="420" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %omega_el_rad_per_sec, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="421" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_d, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_11, void @empty_5, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="422" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_d, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="423" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_q, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_11, void @empty_13, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="424" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_q, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="425" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb_ifconv:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="426" st_id="47" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb_ifconv:291 %Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp

]]></Node>
<StgValue><ssdm name="Dout_addr_1_resp"/></StgValue>
</operation>

<operation id="427" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0">
<![CDATA[
bb_ifconv:292 %ret_ln41 = ret

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
