TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/DESBlockTester.v

TOPLEVEL=DESBlockTestera
MODULE=DES_Block_Tester

include ../../../common/Makefile.sim
