# Filter FIR in fixed point format

_In this Verilog script I'm converting a filter in float point into a fixed point._

## LetÂ´s get started ğŸš€

### Proccess ğŸ”§

_The block diagram of the filter is._

![diagram](https://user-images.githubusercontent.com/40641262/97045307-e98d1580-154b-11eb-84da-14901912da8d.png)

* The python script simulate the fixed point filter to have a base to compare.

_The filter response to an impulse and a step are shown in the following picture._

![python_response](https://user-images.githubusercontent.com/40641262/97045483-340e9200-154c-11eb-8d4f-f562fee5ae05.png)

## Results âš™ï¸

_The filter response in Verilog (using the testbench) was the next one._

* Impulse Response

![impulse_response](https://user-images.githubusercontent.com/40641262/97045641-789a2d80-154c-11eb-9d4b-4a6a6240ea70.png)

* Step Response

![step_response](https://user-images.githubusercontent.com/40641262/97045658-83ed5900-154c-11eb-99a8-b904d991fd42.png)

_The result was a success._

## Thanks ğŸ

- That's it

- I hope this will help you ğŸ¤“

## Author âœ’ï¸

---

âŒ¨ï¸[IgnacioBrizuela](https://github.com/ignaciobrizuela)
