Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/adlx/Semester_B/Nizar_ReaalAA/lab4/Home_S25/Home_S25/model_monitor_1_model_monitor_1_sch_tb_isim_beh.exe -prj E:/adlx/Semester_B/Nizar_ReaalAA/lab4/Home_S25/Home_S25/model_monitor_1_model_monitor_1_sch_tb_beh.prj work.model_monitor_1_model_monitor_1_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab4/Home_S25/Home_S25/REG32CE.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab4/Home_S25/Home_S25/RAM32X32S.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab4/Home_S25/Home_S25/MUX5BIT.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab4/Home_S25/Home_S25/CNT5.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab4/Home_S25/Home_S25/BUF8.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab4/Home_S25/Home_S25/model_monitor_1.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab4/Home_S25/Home_S25/tb_model_monitor1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ram32x1s_v of entity RAM32X1S [\RAM32X1S("000000000000000000000...]
Compiling architecture behavioral of entity RAM32X8S_MXILINX_slave_monitor [ram32x8s_mxilinx_slave_monitor_d...]
Compiling architecture behavioral of entity RAM32X32S [ram32x32s_default]
Compiling architecture behavioral of entity MUX5BIT [mux5bit_default]
Compiling architecture behavioral of entity CNT5 [cnt5_default]
Compiling architecture behavioral of entity REG32CE [reg32ce_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture behavioral of entity BUF8 [buf8_default]
Compiling architecture buf_v of entity BUF [buf_default]
Compiling architecture behavioral of entity model_monitor_1 [model_monitor_1_default]
Compiling architecture behavioral of entity model_monitor_1_model_monitor_1_...
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 43 VHDL Units
Built simulation executable E:/adlx/Semester_B/Nizar_ReaalAA/lab4/Home_S25/Home_S25/model_monitor_1_model_monitor_1_sch_tb_isim_beh.exe
Fuse Memory Usage: 61080 KB
Fuse CPU Usage: 2108 ms
