\hypertarget{structdwcotg__dev__global__regs__t}{}\doxysection{dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t结构体 参考}
\label{structdwcotg__dev__global__regs__t}\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}


{\ttfamily \#include $<$dwcotg\+\_\+regs.\+h$>$}

\doxysubsection*{成员变量}
\begin{DoxyCompactItemize}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a8d2b5183381e7ea57cb0a920992cf5b5}{dcfg}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a4f89629aee8a17595cd213d6c2d8c75d}{dctl}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a3b261d252aab779c688617b59f8cb3e2}{dsts}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a85c1213918a8d519e5cdae7f5baf529d}{unused}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a27ceceb3c9d4169c6161afc613810d42}{diepmsk}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a68141a67d653ab8f6fa6330a6fad3f9b}{doepmsk}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_aee5a70cfefbbac2056883485c028c8c4}{daint}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a247225de761686254e36de4a2d2c40d8}{daintmsk}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_ab776ee45ab579279ecf118166d9d46e0}{dtknqr1}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a10780ea9bf5cf24cef3434fe48624ca3}{dtknqr2}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a703b0982be978294f8f159d6f7742179}{dvbusdis}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a7d797c8429644cbe2fbd0164cd5cb272}{dvbuspulse}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_abc35d6c84775664cfa7b26f4448d7e59}{dtknqr3\+\_\+dthrctl}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_ab6e63f40c8513ca83dc5952d7fd56ba1}{dtknqr4\+\_\+fifoemptymsk}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a87c6d4cc021f2f6614e3343969bdad81}{deachint}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_a8d4498d35688de346aa71a6f184fd182}{deachintmsk}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_af630680645952e7e972ec351e430c3e5}{diepeachintmsk}} \mbox{[}\mbox{\hyperlink{dwcotg__regs_8h_aa09ec8a338bfadbc936e3ff252dab679}{MAX\+\_\+\+EPS\+\_\+\+CHANNELS}}\mbox{]}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__global__regs__t_af7865bc0c58e24e531953662fe8c61eb}{doepeachintmsk}} \mbox{[}\mbox{\hyperlink{dwcotg__regs_8h_aa09ec8a338bfadbc936e3ff252dab679}{MAX\+\_\+\+EPS\+\_\+\+CHANNELS}}\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Device Global Registers. {\itshape Offsets 800h-\/\+BFFh}

The following structures define the size and relative field offsets for the Device Mode Registers.

{\itshape These registers are visible only in Device mode and must not be accessed in Host mode, as the results are unknown.} 

\doxysubsection{结构体成员变量说明}
\mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a8d2b5183381e7ea57cb0a920992cf5b5}\label{structdwcotg__dev__global__regs__t_a8d2b5183381e7ea57cb0a920992cf5b5}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!dcfg@{dcfg}}
\index{dcfg@{dcfg}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{dcfg}{dcfg}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::dcfg}

Device Configuration Register. {\itshape Offset 800h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a4f89629aee8a17595cd213d6c2d8c75d}\label{structdwcotg__dev__global__regs__t_a4f89629aee8a17595cd213d6c2d8c75d}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!dctl@{dctl}}
\index{dctl@{dctl}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{dctl}{dctl}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::dctl}

Device Control Register. {\itshape Offset\+: 804h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a3b261d252aab779c688617b59f8cb3e2}\label{structdwcotg__dev__global__regs__t_a3b261d252aab779c688617b59f8cb3e2}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!dsts@{dsts}}
\index{dsts@{dsts}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{dsts}{dsts}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::dsts}

Device Status Register (Read Only). {\itshape Offset\+: 808h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a85c1213918a8d519e5cdae7f5baf529d}\label{structdwcotg__dev__global__regs__t_a85c1213918a8d519e5cdae7f5baf529d}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!unused@{unused}}
\index{unused@{unused}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{unused}{unused}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::unused}

Reserved. {\itshape Offset\+: 80Ch} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a27ceceb3c9d4169c6161afc613810d42}\label{structdwcotg__dev__global__regs__t_a27ceceb3c9d4169c6161afc613810d42}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!diepmsk@{diepmsk}}
\index{diepmsk@{diepmsk}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{diepmsk}{diepmsk}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::diepmsk}

Device IN Endpoint Common Interrupt Mask Register. {\itshape Offset\+: 810h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a68141a67d653ab8f6fa6330a6fad3f9b}\label{structdwcotg__dev__global__regs__t_a68141a67d653ab8f6fa6330a6fad3f9b}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!doepmsk@{doepmsk}}
\index{doepmsk@{doepmsk}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{doepmsk}{doepmsk}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::doepmsk}

Device OUT Endpoint Common Interrupt Mask Register. {\itshape Offset\+: 814h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_aee5a70cfefbbac2056883485c028c8c4}\label{structdwcotg__dev__global__regs__t_aee5a70cfefbbac2056883485c028c8c4}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!daint@{daint}}
\index{daint@{daint}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{daint}{daint}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::daint}

Device All Endpoints Interrupt Register. {\itshape Offset\+: 818h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a247225de761686254e36de4a2d2c40d8}\label{structdwcotg__dev__global__regs__t_a247225de761686254e36de4a2d2c40d8}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!daintmsk@{daintmsk}}
\index{daintmsk@{daintmsk}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{daintmsk}{daintmsk}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::daintmsk}

Device All Endpoints Interrupt Mask Register. {\itshape Offset\+: 81Ch} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_ab776ee45ab579279ecf118166d9d46e0}\label{structdwcotg__dev__global__regs__t_ab776ee45ab579279ecf118166d9d46e0}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!dtknqr1@{dtknqr1}}
\index{dtknqr1@{dtknqr1}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{dtknqr1}{dtknqr1}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::dtknqr1}

Device IN Token Queue Read Register-\/1 (Read Only). {\itshape Offset\+: 820h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a10780ea9bf5cf24cef3434fe48624ca3}\label{structdwcotg__dev__global__regs__t_a10780ea9bf5cf24cef3434fe48624ca3}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!dtknqr2@{dtknqr2}}
\index{dtknqr2@{dtknqr2}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{dtknqr2}{dtknqr2}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::dtknqr2}

Device IN Token Queue Read Register-\/2 (Read Only). {\itshape Offset\+: 824h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a703b0982be978294f8f159d6f7742179}\label{structdwcotg__dev__global__regs__t_a703b0982be978294f8f159d6f7742179}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!dvbusdis@{dvbusdis}}
\index{dvbusdis@{dvbusdis}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{dvbusdis}{dvbusdis}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::dvbusdis}

Device VBUS discharge Register. {\itshape Offset\+: 828h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a7d797c8429644cbe2fbd0164cd5cb272}\label{structdwcotg__dev__global__regs__t_a7d797c8429644cbe2fbd0164cd5cb272}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!dvbuspulse@{dvbuspulse}}
\index{dvbuspulse@{dvbuspulse}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{dvbuspulse}{dvbuspulse}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::dvbuspulse}

Device VBUS Pulse Register. {\itshape Offset\+: 82Ch} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_abc35d6c84775664cfa7b26f4448d7e59}\label{structdwcotg__dev__global__regs__t_abc35d6c84775664cfa7b26f4448d7e59}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!dtknqr3\_dthrctl@{dtknqr3\_dthrctl}}
\index{dtknqr3\_dthrctl@{dtknqr3\_dthrctl}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{dtknqr3\_dthrctl}{dtknqr3\_dthrctl}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::dtknqr3\+\_\+dthrctl}

Device IN Token Queue Read Register-\/3 (Read Only). / Device Thresholding control register (Read/\+Write) {\itshape Offset\+: 830h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_ab6e63f40c8513ca83dc5952d7fd56ba1}\label{structdwcotg__dev__global__regs__t_ab6e63f40c8513ca83dc5952d7fd56ba1}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!dtknqr4\_fifoemptymsk@{dtknqr4\_fifoemptymsk}}
\index{dtknqr4\_fifoemptymsk@{dtknqr4\_fifoemptymsk}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{dtknqr4\_fifoemptymsk}{dtknqr4\_fifoemptymsk}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::dtknqr4\+\_\+fifoemptymsk}

Device IN Token Queue Read Register-\/4 (Read Only). / Device IN EPs empty Inr. Mask Register (Read/\+Write) {\itshape Offset\+: 834h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a87c6d4cc021f2f6614e3343969bdad81}\label{structdwcotg__dev__global__regs__t_a87c6d4cc021f2f6614e3343969bdad81}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!deachint@{deachint}}
\index{deachint@{deachint}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{deachint}{deachint}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::deachint}

Device Each Endpoint Interrupt Register (Read Only). / {\itshape Offset\+: 838h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_a8d4498d35688de346aa71a6f184fd182}\label{structdwcotg__dev__global__regs__t_a8d4498d35688de346aa71a6f184fd182}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!deachintmsk@{deachintmsk}}
\index{deachintmsk@{deachintmsk}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{deachintmsk}{deachintmsk}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::deachintmsk}

Device Each Endpoint Interrupt mask Register (Read/\+Write). / {\itshape Offset\+: 83Ch} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_af630680645952e7e972ec351e430c3e5}\label{structdwcotg__dev__global__regs__t_af630680645952e7e972ec351e430c3e5}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!diepeachintmsk@{diepeachintmsk}}
\index{diepeachintmsk@{diepeachintmsk}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{diepeachintmsk}{diepeachintmsk}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::diepeachintmsk\mbox{[}\mbox{\hyperlink{dwcotg__regs_8h_aa09ec8a338bfadbc936e3ff252dab679}{MAX\+\_\+\+EPS\+\_\+\+CHANNELS}}\mbox{]}}

Device Each In Endpoint Interrupt mask Register (Read/\+Write). / {\itshape Offset\+: 840h} \mbox{\Hypertarget{structdwcotg__dev__global__regs__t_af7865bc0c58e24e531953662fe8c61eb}\label{structdwcotg__dev__global__regs__t_af7865bc0c58e24e531953662fe8c61eb}} 
\index{dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}!doepeachintmsk@{doepeachintmsk}}
\index{doepeachintmsk@{doepeachintmsk}!dwcotg\_dev\_global\_regs\_t@{dwcotg\_dev\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{doepeachintmsk}{doepeachintmsk}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+global\+\_\+regs\+\_\+t\+::doepeachintmsk\mbox{[}\mbox{\hyperlink{dwcotg__regs_8h_aa09ec8a338bfadbc936e3ff252dab679}{MAX\+\_\+\+EPS\+\_\+\+CHANNELS}}\mbox{]}}

Device Each Out Endpoint Interrupt mask Register (Read/\+Write). / {\itshape Offset\+: 880h} 