0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/project_RAM/project_RAM.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/project_RAM/project_RAM.srcs/sim_1/new/tb_ram_233_229.v,1668522011,verilog,,,,tb_ram_233_229,,,,,,,,
D:/HDL_PRAC/project_RAM/project_RAM.srcs/sources_1/new/ram_233_229.v,1668521835,verilog,,D:/HDL_PRAC/project_RAM/project_RAM.srcs/sim_1/new/tb_ram_233_229.v,,ram_233_229,,,,,,,,
