Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 05 15:08:50 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.637        0.000                      0                 2750        0.060        0.000                      0                 2750        3.750        0.000                       0                   822  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.637        0.000                      0                 2750        0.060        0.000                      0                 2750        3.750        0.000                       0                   822  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 2.993ns (31.908%)  route 6.387ns (68.092%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.647     5.250    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/Q
                         net (fo=4, routed)           1.034     6.802    U_RX_UNIT/U_RX/U_SFD_CORR/shreg[214]
    SLICE_X12Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.926 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36/O
                         net (fo=4, routed)           0.746     7.672    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.150     7.822 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96/O
                         net (fo=2, routed)           1.186     9.008    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.328     9.336 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0/O
                         net (fo=1, routed)           0.846    10.181    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.152    10.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           1.001    11.335    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.354    11.689 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.616    12.305    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.332    12.637 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_13__0/O
                         net (fo=3, routed)           0.595    13.232    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_13__0_n_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.356 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.363    13.719    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.843 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.843    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.376 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.630 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    14.630    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]_i_1_n_3
    SLICE_X10Y94         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.527    14.950    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.094    15.267    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.849ns (30.846%)  route 6.387ns (69.154%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.647     5.250    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/Q
                         net (fo=4, routed)           1.034     6.802    U_RX_UNIT/U_RX/U_SFD_CORR/shreg[214]
    SLICE_X12Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.926 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36/O
                         net (fo=4, routed)           0.746     7.672    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.150     7.822 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96/O
                         net (fo=2, routed)           1.186     9.008    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.328     9.336 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0/O
                         net (fo=1, routed)           0.846    10.181    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.152    10.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           1.001    11.335    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.354    11.689 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.616    12.305    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.332    12.637 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_13__0/O
                         net (fo=3, routed)           0.595    13.232    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_13__0_n_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.356 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.363    13.719    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.843 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.843    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.486 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.486    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_4
    SLICE_X10Y93         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.527    14.950    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.109    15.282    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 2.784ns (30.356%)  route 6.387ns (69.644%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.647     5.250    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/Q
                         net (fo=4, routed)           1.034     6.802    U_RX_UNIT/U_RX/U_SFD_CORR/shreg[214]
    SLICE_X12Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.926 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36/O
                         net (fo=4, routed)           0.746     7.672    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.150     7.822 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96/O
                         net (fo=2, routed)           1.186     9.008    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.328     9.336 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0/O
                         net (fo=1, routed)           0.846    10.181    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.152    10.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           1.001    11.335    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.354    11.689 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.616    12.305    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.332    12.637 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_13__0/O
                         net (fo=3, routed)           0.595    13.232    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_13__0_n_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.356 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.363    13.719    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.843 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.843    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.421 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.421    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_5
    SLICE_X10Y93         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.527    14.950    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.109    15.282    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 2.997ns (32.993%)  route 6.087ns (67.007%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.647     5.250    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/Q
                         net (fo=4, routed)           1.034     6.802    U_RX_UNIT/U_RX/U_SFD_CORR/shreg[214]
    SLICE_X12Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.926 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36/O
                         net (fo=4, routed)           0.746     7.672    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.150     7.822 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96/O
                         net (fo=2, routed)           1.186     9.008    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.328     9.336 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0/O
                         net (fo=1, routed)           0.846    10.181    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.152    10.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           1.001    11.335    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.354    11.689 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.616    12.305    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.326    12.631 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.468    13.099    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.326    13.425 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.190    13.614    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.010 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.010    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.333    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_6
    SLICE_X10Y93         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.527    14.950    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.109    15.282    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.893ns (32.217%)  route 6.087ns (67.783%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.647     5.250    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/Q
                         net (fo=4, routed)           1.034     6.802    U_RX_UNIT/U_RX/U_SFD_CORR/shreg[214]
    SLICE_X12Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.926 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36/O
                         net (fo=4, routed)           0.746     7.672    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.150     7.822 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96/O
                         net (fo=2, routed)           1.186     9.008    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.328     9.336 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0/O
                         net (fo=1, routed)           0.846    10.181    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.152    10.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           1.001    11.335    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.354    11.689 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.616    12.305    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.326    12.631 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.468    13.099    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.326    13.425 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.190    13.614    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.010 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.010    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.229 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.229    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_7
    SLICE_X10Y93         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.527    14.950    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.109    15.282    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 2.588ns (30.420%)  route 5.919ns (69.580%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.646     5.249    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     5.705 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/Q
                         net (fo=7, routed)           1.014     6.719    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][0]
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13/O
                         net (fo=2, routed)           1.173     8.016    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.124     8.140 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36/O
                         net (fo=2, routed)           0.518     8.659    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I1_O)        0.150     8.809 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.928     9.736    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.374    10.110 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.569    10.680    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.354    11.034 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.575    11.608    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I3_O)        0.332    11.940 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.622    12.562    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124    12.686 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.520    13.206    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.756 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.603    15.026    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)       -0.150    15.099    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 2.617ns (30.657%)  route 5.919ns (69.343%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.646     5.249    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     5.705 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/Q
                         net (fo=7, routed)           1.014     6.719    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][0]
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13/O
                         net (fo=2, routed)           1.173     8.016    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.124     8.140 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36/O
                         net (fo=2, routed)           0.518     8.659    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I1_O)        0.150     8.809 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.928     9.736    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.374    10.110 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.569    10.680    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.354    11.034 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.575    11.608    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I3_O)        0.332    11.940 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.622    12.562    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124    12.686 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.520    13.206    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.785 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.785    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.603    15.026    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109    15.358    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 2.533ns (30.080%)  route 5.888ns (69.920%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.647     5.250    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[214]/Q
                         net (fo=4, routed)           1.034     6.802    U_RX_UNIT/U_RX/U_SFD_CORR/shreg[214]
    SLICE_X12Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.926 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36/O
                         net (fo=4, routed)           0.746     7.672    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b1__36_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.150     7.822 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96/O
                         net (fo=2, routed)           1.186     9.008    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_96_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.328     9.336 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0/O
                         net (fo=1, routed)           0.846    10.181    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_45__0_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.152    10.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           1.001    11.335    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.354    11.689 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.616    12.305    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.326    12.631 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.459    13.090    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I2_O)        0.326    13.416 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_6/O
                         net (fo=1, routed)           0.000    13.416    U_RX_UNIT/U_RX/U_SFD_CORR/csum[3]_i_6_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.671 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.671    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_4
    SLICE_X10Y92         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.526    14.949    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.109    15.281    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -13.671    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 2.460ns (29.357%)  route 5.919ns (70.643%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.646     5.249    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     5.705 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/Q
                         net (fo=7, routed)           1.014     6.719    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][0]
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13/O
                         net (fo=2, routed)           1.173     8.016    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.124     8.140 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36/O
                         net (fo=2, routed)           0.518     8.659    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I1_O)        0.150     8.809 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.928     9.736    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.374    10.110 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.569    10.680    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.354    11.034 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.575    11.608    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I3_O)        0.332    11.940 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.622    12.562    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124    12.686 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.520    13.206    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    13.628 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.628    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_6
    SLICE_X2Y90          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.603    15.026    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109    15.358    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 2.399ns (30.549%)  route 5.454ns (69.451%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.646     5.249    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     5.705 r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[0]/Q
                         net (fo=7, routed)           1.014     6.719    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][0]
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13/O
                         net (fo=2, routed)           1.173     8.016    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__13_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.124     8.140 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36/O
                         net (fo=2, routed)           0.518     8.659    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_36_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I1_O)        0.150     8.809 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.928     9.736    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.374    10.110 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.569    10.680    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.328    11.008 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_19/O
                         net (fo=2, routed)           0.562    11.570    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_19_n_0
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.124    11.694 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_7/O
                         net (fo=4, routed)           0.689    12.383    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_7_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I4_O)        0.124    12.507 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_5/O
                         net (fo=1, routed)           0.000    12.507    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[3]_i_5_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.883 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.883    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[3]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.102 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.102    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         1.603    15.026    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109    15.358    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -13.102    
  -------------------------------------------------------------------
                         slack                                  2.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO_EXTRACTOR/data_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_UART_TX/U_SNAPSHOT/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.768%)  route 0.253ns (64.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.604     1.523    U_RX_UNIT/U_FIFO_EXTRACTOR/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  U_RX_UNIT/U_FIFO_EXTRACTOR/data_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_RX_UNIT/U_FIFO_EXTRACTOR/data_fsm_reg[3]/Q
                         net (fo=1, routed)           0.253     1.918    U_RX_UNIT/U_UART_TX/U_SNAPSHOT/data_fsm_reg[7][3]
    SLICE_X4Y103         FDRE                                         r  U_RX_UNIT/U_UART_TX/U_SNAPSHOT/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.867     2.033    U_RX_UNIT/U_UART_TX/U_SNAPSHOT/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  U_RX_UNIT/U_UART_TX/U_SNAPSHOT/q_reg[3]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.070     1.857    U_RX_UNIT/U_UART_TX/U_SNAPSHOT/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_DATA/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.722%)  route 0.143ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.597     1.516    U_RX_UNIT/U_RX/U_DATA/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  U_RX_UNIT/U_RX/U_DATA/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_RX_UNIT/U_RX/U_DATA/data_reg[2]/Q
                         net (fo=17, routed)          0.143     1.800    U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/DIC
    SLICE_X2Y105         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.871     2.036    U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/WCLK
    SLICE_X2Y105         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/RAMC/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y105         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.700    U_RX_UNIT/U_FIFO/mem_reg_512_575_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.374%)  route 0.145ns (50.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.599     1.518    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RX_UNIT/U_FIFO/wp_reg[5]/Q
                         net (fo=259, routed)         0.145     1.804    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/ADDRD5
    SLICE_X2Y101         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.872     2.037    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/WCLK
    SLICE_X2Y101         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.704    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.374%)  route 0.145ns (50.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.599     1.518    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RX_UNIT/U_FIFO/wp_reg[5]/Q
                         net (fo=259, routed)         0.145     1.804    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/ADDRD5
    SLICE_X2Y101         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.872     2.037    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/WCLK
    SLICE_X2Y101         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMB/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.704    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.374%)  route 0.145ns (50.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.599     1.518    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RX_UNIT/U_FIFO/wp_reg[5]/Q
                         net (fo=259, routed)         0.145     1.804    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/ADDRD5
    SLICE_X2Y101         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.872     2.037    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/WCLK
    SLICE_X2Y101         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMC/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.704    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.374%)  route 0.145ns (50.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.599     1.518    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RX_UNIT/U_FIFO/wp_reg[5]/Q
                         net (fo=259, routed)         0.145     1.804    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/ADDRD5
    SLICE_X2Y101         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.872     2.037    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/WCLK
    SLICE_X2Y101         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMD/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.704    U_RX_UNIT/U_FIFO/mem_reg_192_255_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.505%)  route 0.183ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.597     1.516    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_RX_UNIT/U_FIFO/wp_reg[4]/Q
                         net (fo=260, routed)         0.183     1.841    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/ADDRD4
    SLICE_X6Y104         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.867     2.033    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/WCLK
    SLICE_X6Y104         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y104         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.732    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.505%)  route 0.183ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.597     1.516    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_RX_UNIT/U_FIFO/wp_reg[4]/Q
                         net (fo=260, routed)         0.183     1.841    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/ADDRD4
    SLICE_X6Y104         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.867     2.033    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/WCLK
    SLICE_X6Y104         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMB/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y104         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.732    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.505%)  route 0.183ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.597     1.516    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_RX_UNIT/U_FIFO/wp_reg[4]/Q
                         net (fo=260, routed)         0.183     1.841    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/ADDRD4
    SLICE_X6Y104         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.867     2.033    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/WCLK
    SLICE_X6Y104         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y104         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.732    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.505%)  route 0.183ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.597     1.516    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_RX_UNIT/U_FIFO/wp_reg[4]/Q
                         net (fo=260, routed)         0.183     1.841    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/ADDRD4
    SLICE_X6Y104         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=821, routed)         0.867     2.033    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/WCLK
    SLICE_X6Y104         RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMD/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y104         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.732    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y105    U_RX_UNIT/U_RX/U_DATA/data_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y105    U_RX_UNIT/U_RX/U_DATA/data_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y105    U_RX_UNIT/U_RX/U_DATA/data_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y107    U_RX_UNIT/U_RX/U_ERROR/ferr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y101    U_RX_UNIT/U_RX/U_ERROR1/ferr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y100    U_RX_UNIT/U_RX/U_ERROR2/ferr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y101    U_RX_UNIT/U_RX/U_ERROR3/ferr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y100    U_RX_UNIT/U_RX/U_ERROR_COUNT/q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y100    U_RX_UNIT/U_RX/U_ERROR_COUNT/q_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     U_RX_UNIT/U_FIFO/mem_reg_128_191_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     U_RX_UNIT/U_FIFO/mem_reg_128_191_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     U_RX_UNIT/U_FIFO/mem_reg_128_191_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     U_RX_UNIT/U_FIFO/mem_reg_128_191_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107    U_RX_UNIT/U_FIFO/mem_reg_576_639_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107    U_RX_UNIT/U_FIFO/mem_reg_576_639_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107    U_RX_UNIT/U_FIFO/mem_reg_576_639_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     U_RX_UNIT/U_FIFO/mem_reg_192_255_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     U_RX_UNIT/U_FIFO/mem_reg_192_255_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     U_RX_UNIT/U_FIFO/mem_reg_192_255_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    U_RX_UNIT/U_FIFO/mem_reg_320_383_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    U_RX_UNIT/U_FIFO/mem_reg_320_383_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y99     U_RX_UNIT/U_FIFO/mem_reg_896_959_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y99     U_RX_UNIT/U_FIFO/mem_reg_896_959_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y99     U_RX_UNIT/U_FIFO/mem_reg_896_959_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y99     U_RX_UNIT/U_FIFO/mem_reg_896_959_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y98    U_RX_UNIT/U_FIFO/mem_reg_384_447_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y99    U_RX_UNIT/U_FIFO/mem_reg_704_767_6_6/DP/CLK



