VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
reset input std_input
start input std_input
word0[3:0] input std_input
word1[3:0] input std_input
