<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

</twCmdLine><twDesign>dragonv5_main.ncd</twDesign><twDesignPath>dragonv5_main.ncd</twDesignPath><twPCF>dragonv5_main.pcf</twPCF><twPcfPath>dragonv5_main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_TL/I" logResource="BUFIO2_ADC_TL/I" locationPin="BUFIO2_X2Y28.I" clockNet="adc_dco_ibufout"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_TR/I" logResource="BUFIO2_ADC_TR/I" locationPin="BUFIO2_X4Y28.I" clockNet="adc_dco_ibufout"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_INV_TL/I" logResource="BUFIO2_ADC_INV_TL/I" locationPin="BUFIO2_X2Y29.I" clockNet="adc_dco_ibufout"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>32.000</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tdcmper_CLKFX" slack="22.330" period="25.000" constraintValue="25.000" deviceLimit="2.670" freqLimit="374.532" physResource="dcm_extclk/dcm_sp_inst/CLKFX" logResource="dcm_extclk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="dcm_extclk/clkfx"/><twPinLimit anchorID="18" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="68.000" period="100.000" constraintValue="50.000" deviceLimit="16.000" physResource="dcm_extclk/dcm_sp_inst/CLKIN" logResource="dcm_extclk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="19" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="68.000" period="100.000" constraintValue="50.000" deviceLimit="16.000" physResource="dcm_extclk/dcm_sp_inst/CLKIN" logResource="dcm_extclk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;</twConstName><twItemCnt>2236</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1097</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.560</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X70Y67.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">RX_SELECT</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twDest><twTotPathDel>0.516</twTotPathDel><twClkSkew dest = "-0.257" src = "-0.940">-0.683</twClkSkew><twDelConst>0.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.417" fPhaseErr="0.257" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.501</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RX_SELECT</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X71Y67.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maccum_RX_COUNT_lut&lt;0&gt;</twComp><twBEL>RX_SELECT</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y67.DX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>RX_SELECT</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twBEL></twPathDel><twLogDel>0.317</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/orSof (SLICE_X34Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.440</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/orSof</twDest><twTotPathDel>5.383</twTotPathDel><twClkSkew dest = "0.742" src = "0.784">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/orSof</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X15Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">4.856</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/orSof</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/orSof</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>4.856</twRouteDel><twTotDel>5.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/memVal (SLICE_X44Y58.A3), 44 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.223</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/memVal</twDest><twTotPathDel>4.589</twTotPathDel><twClkSkew dest = "0.686" src = "0.739">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/memVal</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y40.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.257</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_lut&lt;4&gt;</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop&lt;1&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memVal</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>3.315</twRouteDel><twTotDel>4.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.233</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/memVal</twDest><twTotPathDel>4.579</twTotPathDel><twClkSkew dest = "0.686" src = "0.739">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/memVal</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y40.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.257</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_lutdi4</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop&lt;1&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memVal</twBEL></twPathDel><twLogDel>1.264</twLogDel><twRouteDel>3.315</twRouteDel><twTotDel>4.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.393</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_6</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/memVal</twDest><twTotPathDel>4.419</twTotPathDel><twClkSkew dest = "0.686" src = "0.739">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_6</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/memVal</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;3&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_lutdi3</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop&lt;1&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memVal</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>3.141</twRouteDel><twTotDel>4.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM (RAMB16_X1Y6.ADDRB9), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.284</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6</twSrc><twDest BELType="RAM">SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twDest><twTotPathDel>0.280</twTotPathDel><twClkSkew dest = "0.109" src = "0.113">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6</twSrc><twDest BELType='RAM'>SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM (RAMB16_X1Y6.ADDRB11), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.377</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8</twSrc><twDest BELType="RAM">SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twDest><twTotPathDel>0.373</twTotPathDel><twClkSkew dest = "0.109" src = "0.113">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8</twSrc><twDest BELType='RAM'>SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr&lt;10&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.239</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.239</twRouteDel><twTotDel>0.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM (RAMB16_X1Y6.ADDRB6), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3</twSrc><twDest BELType="RAM">SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twDest><twTotPathDel>0.376</twTotPathDel><twClkSkew dest = "0.109" src = "0.112">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3</twSrc><twDest BELType='RAM'>SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr&lt;3&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.242</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKB" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB" locationPin="RAMB16_X1Y6.CLKB" clockNet="int_ETH_TX_CLK"/><twPinLimit anchorID="39" type="MINPERIOD" name="Trper_CLKB" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB" locationPin="RAMB16_X1Y4.CLKB" clockNet="int_ETH_TX_CLK"/><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA" logResource="SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA" locationPin="RAMB16_X2Y32.CLKA" clockNet="int_ETH_TX_CLK"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH         50%;</twConstName><twItemCnt>138562</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16916</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.664</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1 (SLICE_X48Y160.C4), 8 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="FF">rbcp_reg/regX9BData_0</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1</twDest><twTotPathDel>6.856</twTotPathDel><twClkSkew dest = "1.577" src = "1.804">0.227</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX9BData_0</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X45Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX9BData&lt;3&gt;</twComp><twBEL>rbcp_reg/regX9BData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>rbcp_reg/regX9BData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y125.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/cascade_tag_buf&lt;28&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_rdaddr&lt;3&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y160.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.683</twDelInfo><twComp>DRS_CALREAD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_rdaddr&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Mmux__n04302_G</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/Mmux__n04302</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1</twBEL></twPathDel><twLogDel>1.336</twLogDel><twRouteDel>5.520</twRouteDel><twTotDel>6.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">rbcp_reg/regX9BData_1</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1</twDest><twTotPathDel>6.851</twTotPathDel><twClkSkew dest = "1.577" src = "1.804">0.227</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX9BData_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X45Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX9BData&lt;3&gt;</twComp><twBEL>rbcp_reg/regX9BData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y125.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>rbcp_reg/regX9BData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y125.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/cascade_tag_buf&lt;28&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_rdaddr&lt;3&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y160.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.683</twDelInfo><twComp>DRS_CALREAD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_rdaddr&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Mmux__n04302_G</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/Mmux__n04302</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1</twBEL></twPathDel><twLogDel>1.336</twLogDel><twRouteDel>5.515</twRouteDel><twTotDel>6.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.209</twSlack><twSrc BELType="FF">rbcp_reg/regX9BData_4</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1</twDest><twTotPathDel>6.815</twTotPathDel><twClkSkew dest = "1.577" src = "1.804">0.227</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX9BData_4</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X45Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX9BData&lt;7&gt;</twComp><twBEL>rbcp_reg/regX9BData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>rbcp_reg/regX9BData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y125.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/cascade_tag_buf&lt;28&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_rdaddr&lt;3&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y160.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.683</twDelInfo><twComp>DRS_CALREAD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_rdaddr&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Mmux__n04302_G</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/Mmux__n04302</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1</twBEL></twPathDel><twLogDel>1.336</twLogDel><twRouteDel>5.479</twRouteDel><twTotDel>6.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1 (SLICE_X62Y146.CX), 16 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.197</twSlack><twSrc BELType="FF">rbcp_reg/regX9CData_1</twSrc><twDest BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1</twDest><twTotPathDel>6.736</twTotPathDel><twClkSkew dest = "1.549" src = "1.867">0.318</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX9CData_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX9CData&lt;3&gt;</twComp><twBEL>rbcp_reg/regX9CData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y134.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>rbcp_reg/regX9CData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/dfifo_din&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagA2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y144.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.530</twDelInfo><twComp>N272</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/dfifo_din&lt;8&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y146.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y146.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_rdaddr&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/Mmux__n04302</twBEL><twBEL>DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>5.651</twRouteDel><twTotDel>6.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">rbcp_reg/regX9CData_2</twSrc><twDest BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1</twDest><twTotPathDel>6.628</twTotPathDel><twClkSkew dest = "1.549" src = "1.867">0.318</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX9CData_2</twSrc><twDest BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y130.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX9CData&lt;3&gt;</twComp><twBEL>rbcp_reg/regX9CData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y134.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>rbcp_reg/regX9CData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/dfifo_din&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagA2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y144.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.530</twDelInfo><twComp>N272</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/dfifo_din&lt;8&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y146.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y146.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_rdaddr&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/Mmux__n04302</twBEL><twBEL>DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>5.543</twRouteDel><twTotDel>6.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">rbcp_reg/regX9CData_0</twSrc><twDest BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1</twDest><twTotPathDel>6.519</twTotPathDel><twClkSkew dest = "1.549" src = "1.867">0.318</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX9CData_0</twSrc><twDest BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX9CData&lt;3&gt;</twComp><twBEL>rbcp_reg/regX9CData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>rbcp_reg/regX9CData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/dfifo_din&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagA2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y144.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.530</twDelInfo><twComp>N272</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/dfifo_din&lt;8&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y146.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y146.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_rdaddr&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/Mmux__n04302</twBEL><twBEL>DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>5.434</twRouteDel><twTotDel>6.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3 (SLICE_X48Y160.B4), 8 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.250</twSlack><twSrc BELType="FF">rbcp_reg/regX9BData_0</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3</twDest><twTotPathDel>6.774</twTotPathDel><twClkSkew dest = "1.577" src = "1.804">0.227</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX9BData_0</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X45Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX9BData&lt;3&gt;</twComp><twBEL>rbcp_reg/regX9BData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>rbcp_reg/regX9BData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y125.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/cascade_tag_buf&lt;28&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_rdaddr&lt;3&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y160.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.685</twDelInfo><twComp>DRS_CALREAD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_rdaddr&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Mmux__n043041</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>5.522</twRouteDel><twTotDel>6.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">rbcp_reg/regX9BData_1</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3</twDest><twTotPathDel>6.769</twTotPathDel><twClkSkew dest = "1.577" src = "1.804">0.227</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX9BData_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X45Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX9BData&lt;3&gt;</twComp><twBEL>rbcp_reg/regX9BData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y125.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>rbcp_reg/regX9BData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y125.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/cascade_tag_buf&lt;28&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_rdaddr&lt;3&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y160.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.685</twDelInfo><twComp>DRS_CALREAD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_rdaddr&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Mmux__n043041</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>5.517</twRouteDel><twTotDel>6.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">rbcp_reg/regX9BData_4</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3</twDest><twTotPathDel>6.733</twTotPathDel><twClkSkew dest = "1.577" src = "1.804">0.227</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX9BData_4</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X45Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX9BData&lt;7&gt;</twComp><twBEL>rbcp_reg/regX9BData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>rbcp_reg/regX9BData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y125.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/cascade_tag_buf&lt;28&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_rdaddr&lt;3&gt;</twComp><twBEL>DRS_CALREAD&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y160.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.685</twDelInfo><twComp>DRS_CALREAD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_rdaddr&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Mmux__n043041</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>5.481</twRouteDel><twTotDel>6.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X6Y115.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twDest><twTotPathDel>0.440</twTotPathDel><twClkSkew dest = "1.033" src = "0.845">-0.188</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X7Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.194</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y115.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X87Y130.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.978" src = "0.786">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y130.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.189</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y130.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (SLICE_X87Y130.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew dest = "0.978" src = "0.786">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y130.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y130.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y52.CLKA" clockNet="clk"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y50.CLKA" clockNet="clk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y52.CLKA" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH         50%;</twConstName><twItemCnt>142487</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27797</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.481</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analog_trigger/trigl1_resynchbuf (SLICE_X52Y65.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">analog_trigger/trigl1_resynchbuf</twDest><twTotPathDel>6.964</twTotPathDel><twClkSkew dest = "1.573" src = "1.841">0.268</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>analog_trigger/trigl1_resynchbuf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">6.306</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>analog_trigger/trigl1_resynchbuf</twComp><twBEL>analog_trigger/trigl1_resynchbuf</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>6.306</twRouteDel><twTotDel>6.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/TIMER/msTim_9 (SLICE_X10Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.037</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">SiTCP/TIMER/msTim_9</twDest><twTotPathDel>7.022</twTotPathDel><twClkSkew dest = "1.649" src = "1.841">0.192</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>SiTCP/TIMER/msTim_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">6.332</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y50.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>SiTCP/TIMER/msTim&lt;10&gt;</twComp><twBEL>SiTCP/TIMER/msTim_9</twBEL></twPathDel><twLogDel>0.690</twLogDel><twRouteDel>6.332</twRouteDel><twTotDel>7.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RX_RST_2ND (SLICE_X70Y70.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">RX_RST_2ND</twDest><twTotPathDel>6.911</twTotPathDel><twClkSkew dest = "1.540" src = "1.841">0.301</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>RX_RST_2ND</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">6.253</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y70.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>RX_RST_2ND</twComp><twBEL>RX_RST_2ND</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>6.253</twRouteDel><twTotDel>6.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X60Y109.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twTotPathDel>0.440</twTotPathDel><twClkSkew dest = "0.918" src = "0.727">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X61Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.194</twDelInfo><twComp>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11 (SLICE_X75Y121.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11</twDest><twTotPathDel>0.445</twTotPathDel><twClkSkew dest = "0.925" src = "0.736">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X74Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y121.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.056</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y121.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;11&gt;_rt</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.056</twRouteDel><twTotDel>0.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>87.4</twPctLog><twPctRoute>12.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X18Y131.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twTotPathDel>0.454</twTotPathDel><twClkSkew dest = "0.980" src = "0.785">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X21Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y131.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKB" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB" locationPin="RAMB16_X2Y10.CLKB" clockNet="clk_133m"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKB" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB" locationPin="RAMB16_X2Y8.CLKB" clockNet="clk_133m"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA" locationPin="RAMB16_X1Y6.CLKA" clockNet="clk_133m"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE         7.5 ns HIGH 50%;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.277</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X32Y123.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.931</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>3.081</twTotPathDel><twClkSkew dest = "1.618" src = "1.841">0.223</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.423</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y123.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>3.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X32Y123.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.995</twSlack><twSrc BELType="FF">int_clk_33m_90</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>0.860</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.145</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>int_clk_33m_90</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twSrcClk><twPathDel><twSite>SLICE_X32Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>int_clk_33m_90</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y123.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90_INV_81_o1_INV_0</twBEL><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.736</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>0.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twDestClk><twPctLog>85.6</twPctLog><twPctRoute>14.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X32Y123.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">int_clk_33m_90</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>0.453</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>int_clk_33m_90</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twSrcClk><twPathDel><twSite>SLICE_X32Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>int_clk_33m_90</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y123.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90_INV_81_o1_INV_0</twBEL><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twDestClk><twPctLog>95.1</twPctLog><twPctRoute>4.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X32Y123.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>8.902</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>1.869</twTotPathDel><twClkSkew dest = "0.982" src = "0.780">-0.202</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twFalling">1.550</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y123.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.085</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>1.550</twRouteDel><twTotDel>1.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINPERIOD" name="Tbcper_I" slack="28.270" period="30.000" constraintValue="30.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_v5/clkout3_buf/I0" logResource="dcm_v5/clkout3_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="dcm_v5/clkout2"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tockper" slack="28.361" period="30.000" constraintValue="30.000" deviceLimit="1.639" freqLimit="610.128" physResource="adc_clk/CLK0" logResource="ODDR2_AD9222_CLK/CK0" locationPin="OLOGIC_X8Y175.CLK0" clockNet="clk_33m_90"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tockper" slack="28.597" period="30.000" constraintValue="30.000" deviceLimit="1.403" freqLimit="712.758" physResource="adc_clk/CLK1" logResource="ODDR2_AD9222_CLK/CK1" locationPin="OLOGIC_X8Y175.CLK1" clockNet="clk_33m_90"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.814</twMinPer></twConstHead><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;0&gt;/CLK1" logResource="ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X18Y175.CLK1" clockNet="adc_ioclk_inv"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;1&gt;/CLK1" logResource="ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X14Y175.CLK1" clockNet="adc_ioclk_inv"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;2&gt;/CLK1" logResource="ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X16Y175.CLK1" clockNet="adc_ioclk_inv"/></twPinLimitRpt></twConst><twConst anchorID="105" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.818</twMinPer></twConstHead><twPinLimitRpt anchorID="106"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="107" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;0&gt;/CLK0" logResource="ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X18Y175.CLK0" clockNet="adc_ioclk"/><twPinLimit anchorID="108" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;1&gt;/CLK0" logResource="ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X14Y175.CLK0" clockNet="adc_ioclk"/><twPinLimit anchorID="109" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;2&gt;/CLK0" logResource="ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X16Y175.CLK0" clockNet="adc_ioclk"/></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.814</twMinPer></twConstHead><twPinLimitRpt anchorID="111"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="112" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;4&gt;/CLK1" logResource="ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X11Y175.CLK1" clockNet="adc_ioclk_inv2"/><twPinLimit anchorID="113" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;5&gt;/CLK1" logResource="ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X10Y173.CLK1" clockNet="adc_ioclk_inv2"/><twPinLimit anchorID="114" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;6&gt;/CLK1" logResource="ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X9Y173.CLK1" clockNet="adc_ioclk_inv2"/></twPinLimitRpt></twConst><twConst anchorID="115" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>1808</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1646</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.839</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout0_ir_0 (SLICE_X47Y189.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">ADC_IF_GEN_TR[0].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_0</twDest><twTotPathDel>5.277</twTotPathDel><twClkSkew dest = "2.100" src = "1.627">-0.473</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TR[0].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X18Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk</twSrcClk><twPathDel><twSite>ILOGIC_X18Y175.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>adc_ddrout1&lt;0&gt;</twComp><twBEL>ADC_IF_GEN_TR[0].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y189.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.994</twDelInfo><twComp>adc_ddrout0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y189.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>adc_ddrout0_ir&lt;3&gt;</twComp><twBEL>adc_ddrout0_ir_0</twBEL></twPathDel><twLogDel>1.283</twLogDel><twRouteDel>3.994</twRouteDel><twTotDel>5.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_datreg_26 (SLICE_X19Y181.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">adc_datreg_24</twSrc><twDest BELType="FF">adc_datreg_26</twDest><twTotPathDel>4.740</twTotPathDel><twClkSkew dest = "0.731" src = "0.764">0.033</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_datreg_24</twSrc><twDest BELType='FF'>adc_datreg_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco</twSrcClk><twPathDel><twSite>SLICE_X40Y175.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>adc_datreg_36</twComp><twBEL>adc_datreg_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y181.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.230</twDelInfo><twComp>adc_datreg_24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y181.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>adc_datreg_26</twComp><twBEL>adc_datreg_26</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>4.230</twRouteDel><twTotDel>4.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_dat_ir4_37 (SLICE_X15Y172.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">rst_sync_shift3</twSrc><twDest BELType="FF">adc_dat_ir4_37</twDest><twTotPathDel>4.781</twTotPathDel><twClkSkew dest = "0.279" src = "0.264">-0.015</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync_shift3</twSrc><twDest BELType='FF'>adc_dat_ir4_37</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco</twSrcClk><twPathDel><twSite>SLICE_X41Y167.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>adc_dat_ir4&lt;83&gt;</twComp><twBEL>rst_sync_shift3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y172.C6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.998</twDelInfo><twComp>rst_sync_shift3</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y172.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>adc_dat_ir4&lt;38&gt;</twComp><twBEL>adc_dat_ir4_3711</twBEL><twBEL>adc_dat_ir4_37</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>4.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout0_ir_5 (SLICE_X20Y188.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[5].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_5</twDest><twTotPathDel>0.937</twTotPathDel><twClkSkew dest = "1.724" src = "0.888">-0.836</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[5].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y173.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.591</twDelInfo><twComp>adc_ddrout1&lt;5&gt;</twComp><twBEL>ADC_IF_GEN_TL[5].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y188.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>adc_ddrout0&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y188.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>adc_ddrout0_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0_ir_5</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>67.4</twPctLog><twPctRoute>32.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout0_ir_7 (SLICE_X20Y188.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_7</twDest><twTotPathDel>0.948</twTotPathDel><twClkSkew dest = "1.724" src = "0.888">-0.836</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y175.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.591</twDelInfo><twComp>adc_ddrout1&lt;7&gt;</twComp><twBEL>ADC_IF_GEN_TL[7].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y188.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>adc_ddrout0&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y188.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>adc_ddrout0_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0_ir_7</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>66.7</twPctLog><twPctRoute>33.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout0_ir_6 (SLICE_X20Y188.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[6].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_6</twDest><twTotPathDel>0.960</twTotPathDel><twClkSkew dest = "1.724" src = "0.888">-0.836</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[6].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X9Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X9Y173.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.591</twDelInfo><twComp>adc_ddrout1&lt;6&gt;</twComp><twBEL>ADC_IF_GEN_TL[6].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y188.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>adc_ddrout0&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y188.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>adc_ddrout0_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0_ir_6</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>0.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="128"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="129" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="adc_dco_bufg/I0" logResource="adc_dco_bufg/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="adc_divclk"/><twPinLimit anchorID="130" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;47&gt;/CLK" logResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA/CLK" locationPin="SLICE_X8Y161.CLK" clockNet="adc_dco"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;47&gt;/CLK" logResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1/CLK" locationPin="SLICE_X8Y161.CLK" clockNet="adc_dco"/></twPinLimitRpt></twConst><twConst anchorID="132" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.818</twMinPer></twConstHead><twPinLimitRpt anchorID="133"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="134" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;4&gt;/CLK0" logResource="ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X11Y175.CLK0" clockNet="adc_ioclk2"/><twPinLimit anchorID="135" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;5&gt;/CLK0" logResource="ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X10Y173.CLK0" clockNet="adc_ioclk2"/><twPinLimit anchorID="136" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;6&gt;/CLK0" logResource="ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X9Y173.CLK0" clockNet="adc_ioclk2"/></twPinLimitRpt></twConst><twConst anchorID="137" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="138"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="139" type="MINPERIOD" name="Tbcper_I" slack="23.270" period="25.000" constraintValue="25.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_extclk/clkout2_buf/I0" logResource="dcm_extclk/clkout2_buf/I0" locationPin="BUFGMUX_X3Y14.I0" clockNet="dcm_extclk/clkfx"/><twPinLimit anchorID="140" type="MINPERIOD" name="Tockper" slack="23.361" period="25.000" constraintValue="25.000" deviceLimit="1.639" freqLimit="610.128" physResource="drs_tag_h/CLK0" logResource="ODDR2_DRS_TAG_H/CK0" locationPin="OLOGIC_X4Y173.CLK0" clockNet="clk_ext40m"/><twPinLimit anchorID="141" type="MINPERIOD" name="Tockper" slack="23.361" period="25.000" constraintValue="25.000" deviceLimit="1.639" freqLimit="610.128" physResource="drs_tag_l/CLK0" logResource="ODDR2_DRS_TAG_L/CK0" locationPin="OLOGIC_X2Y175.CLK0" clockNet="clk_ext40m"/></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE         50 ns HIGH 50%;</twConstName><twItemCnt>41266</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>692</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.404</twMinPer></twConstHead><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point scb/scb_tpext_width_c_13 (SLICE_X24Y105.CE), 33 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.596</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_5</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_13</twDest><twTotPathDel>7.206</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_5</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X24Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;8&gt;</twComp><twBEL>scb/scb_tpext_width_c_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>scb/scb_tpext_width_c&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;1&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>scb/scb_tpext_width_c&lt;15&gt;</twComp><twBEL>scb/scb_tpext_width_c_13</twBEL></twPathDel><twLogDel>1.677</twLogDel><twRouteDel>5.529</twRouteDel><twTotDel>7.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.883</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_9</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_13</twDest><twTotPathDel>6.924</twTotPathDel><twClkSkew dest = "0.144" src = "0.152">0.008</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_9</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X24Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;12&gt;</twComp><twBEL>scb/scb_tpext_width_c_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y100.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>scb/scb_tpext_width_c&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y100.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;3&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>scb/scb_tpext_width_c&lt;15&gt;</twComp><twBEL>scb/scb_tpext_width_c_13</twBEL></twPathDel><twLogDel>1.558</twLogDel><twRouteDel>5.366</twRouteDel><twTotDel>6.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.884</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_6</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_13</twDest><twTotPathDel>6.918</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_6</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X24Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;8&gt;</twComp><twBEL>scb/scb_tpext_width_c_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>scb/scb_tpext_width_c&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y100.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;2&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>scb/scb_tpext_width_c&lt;15&gt;</twComp><twBEL>scb/scb_tpext_width_c_13</twBEL></twPathDel><twLogDel>1.574</twLogDel><twRouteDel>5.344</twRouteDel><twTotDel>6.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point scb/scb_tpext_width_c_15 (SLICE_X24Y105.CE), 33 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.632</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_5</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_15</twDest><twTotPathDel>7.170</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_5</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X24Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;8&gt;</twComp><twBEL>scb/scb_tpext_width_c_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>scb/scb_tpext_width_c&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;1&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>scb/scb_tpext_width_c&lt;15&gt;</twComp><twBEL>scb/scb_tpext_width_c_15</twBEL></twPathDel><twLogDel>1.641</twLogDel><twRouteDel>5.529</twRouteDel><twTotDel>7.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.919</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_9</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_15</twDest><twTotPathDel>6.888</twTotPathDel><twClkSkew dest = "0.144" src = "0.152">0.008</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_9</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X24Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;12&gt;</twComp><twBEL>scb/scb_tpext_width_c_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y100.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>scb/scb_tpext_width_c&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y100.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;3&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>scb/scb_tpext_width_c&lt;15&gt;</twComp><twBEL>scb/scb_tpext_width_c_15</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>5.366</twRouteDel><twTotDel>6.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.920</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_6</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_15</twDest><twTotPathDel>6.882</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_6</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X24Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;8&gt;</twComp><twBEL>scb/scb_tpext_width_c_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>scb/scb_tpext_width_c&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y100.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;2&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>scb/scb_tpext_width_c&lt;15&gt;</twComp><twBEL>scb/scb_tpext_width_c_15</twBEL></twPathDel><twLogDel>1.538</twLogDel><twRouteDel>5.344</twRouteDel><twTotDel>6.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point scb/scb_tpext_width_c_14 (SLICE_X24Y105.CE), 33 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.651</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_5</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_14</twDest><twTotPathDel>7.151</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_5</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X24Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;8&gt;</twComp><twBEL>scb/scb_tpext_width_c_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>scb/scb_tpext_width_c&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;1&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>scb/scb_tpext_width_c&lt;15&gt;</twComp><twBEL>scb/scb_tpext_width_c_14</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>5.529</twRouteDel><twTotDel>7.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.938</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_9</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_14</twDest><twTotPathDel>6.869</twTotPathDel><twClkSkew dest = "0.144" src = "0.152">0.008</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_9</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X24Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;12&gt;</twComp><twBEL>scb/scb_tpext_width_c_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y100.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>scb/scb_tpext_width_c&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y100.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;3&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>scb/scb_tpext_width_c&lt;15&gt;</twComp><twBEL>scb/scb_tpext_width_c_14</twBEL></twPathDel><twLogDel>1.503</twLogDel><twRouteDel>5.366</twRouteDel><twTotDel>6.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.939</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_6</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_14</twDest><twTotPathDel>6.863</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_6</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X24Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;8&gt;</twComp><twBEL>scb/scb_tpext_width_c_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>scb/scb_tpext_width_c&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y100.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;2&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>scb/scb_tpext_width_c&lt;15&gt;</twComp><twBEL>scb/scb_tpext_width_c_14</twBEL></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>5.344</twRouteDel><twTotDel>6.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_ir2 (SLICE_X87Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.423</twSlack><twSrc BELType="FF">pps_ir1</twSrc><twDest BELType="FF">pps_ir2</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pps_ir1</twSrc><twDest BELType='FF'>pps_ir2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X87Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>pps_ir2</twComp><twBEL>pps_ir1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>pps_ir1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>pps_ir2</twComp><twBEL>pps_ir2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_refclkTenM (SLICE_X53Y110.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">drs_refclkTenM</twSrc><twDest BELType="FF">drs_refclkTenM</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>drs_refclkTenM</twSrc><twDest BELType='FF'>drs_refclkTenM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X53Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>drs_refclkTenM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM_rstpot</twBEL><twBEL>drs_refclkTenM</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_refclkTenM_c_7 (SLICE_X68Y102.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">drs_refclkTenM_c_7</twSrc><twDest BELType="FF">drs_refclkTenM_c_7</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>drs_refclkTenM_c_7</twSrc><twDest BELType='FF'>drs_refclkTenM_c_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X68Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp><twBEL>drs_refclkTenM_c_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y102.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp><twBEL>Mcount_drs_refclkTenM_c_lut&lt;7&gt;</twBEL><twBEL>Mcount_drs_refclkTenM_c_xor&lt;7&gt;</twBEL><twBEL>drs_refclkTenM_c_7</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Tbcper_I" slack="98.270" period="100.000" constraintValue="100.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_extclk/clkout1_buf/I0" logResource="dcm_extclk/clkout1_buf/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="dcm_extclk/clk180"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tcp" slack="99.570" period="100.000" constraintValue="100.000" deviceLimit="0.430" freqLimit="2325.581" physResource="drs_refclkTenM_c&lt;3&gt;/CLK" logResource="drs_refclkTenM_c_0/CK" locationPin="SLICE_X68Y101.CLK" clockNet="clk_ext10m"/><twPinLimit anchorID="170" type="MINHIGHPULSE" name="Trpw" slack="99.570" period="100.000" constraintValue="50.000" deviceLimit="0.215" physResource="drs_refclkTenM_c&lt;3&gt;/SR" logResource="drs_refclkTenM_c_0/SR" locationPin="SLICE_X68Y101.SR" clockNet="rst_refclk"/></twPinLimitRpt></twConst><twConst anchorID="171" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.921</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X66Y97.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>3.578</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>3.921</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.913</twLogDel><twRouteDel>3.008</twRouteDel><twTotDel>3.921</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>4.205</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>3.294</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>3.294</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X66Y97.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>4.049</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>3.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.798</twRouteDel><twTotDel>3.450</twTotDel><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>4.676</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>2.823</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>2.210</twRouteDel><twTotDel>2.823</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X66Y97.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="180"><twSlack>1.936</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.468</twLogDel><twRouteDel>1.468</twRouteDel><twTotDel>1.936</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="181"><twSlack>2.246</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.502</twLogDel><twRouteDel>1.744</twRouteDel><twTotDel>2.246</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X66Y97.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="182"><twSlack>1.655</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>1.655</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="183"><twSlack>1.965</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.589</twRouteDel><twTotDel>1.965</twTotDel><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="184" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.574</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X69Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathFromToDelay"><twSlack>2.925</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>4.574</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.C3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.688</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>3.596</twRouteDel><twTotDel>4.574</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>4.142</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>3.357</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.435</twRouteDel><twTotDel>3.357</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X69Y96.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>3.685</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>3.814</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.C3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.688</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>3.162</twRouteDel><twTotDel>3.814</twTotDel><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>4.902</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>2.597</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.001</twRouteDel><twTotDel>2.597</twTotDel><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X69Y96.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="193"><twSlack>1.932</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.396</twRouteDel><twTotDel>1.932</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="194"><twSlack>2.688</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.C3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>2.116</twRouteDel><twTotDel>2.688</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X69Y96.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="195"><twSlack>1.531</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.191</twRouteDel><twTotDel>1.531</twTotDel><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="196"><twSlack>2.287</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.C3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.911</twRouteDel><twTotDel>2.287</twTotDel><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="197" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.044</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X67Y97.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>3.455</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>4.044</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y98.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>3.056</twRouteDel><twTotDel>4.044</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>4.331</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>3.168</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y98.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>2.219</twRouteDel><twTotDel>3.168</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X67Y97.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>3.821</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>3.678</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>3.678</twTotDel><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>4.697</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>2.802</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.191</twRouteDel><twTotDel>2.802</twTotDel><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X67Y97.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="206"><twSlack>1.868</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y98.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.322</twRouteDel><twTotDel>1.868</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="207"><twSlack>2.347</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y98.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>1.767</twRouteDel><twTotDel>2.347</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X67Y97.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="208"><twSlack>1.668</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.312</twRouteDel><twTotDel>1.668</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="209"><twSlack>2.147</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.757</twRouteDel><twTotDel>2.147</twTotDel><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="210" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.862</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X62Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>3.637</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>3.862</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.C1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>2.887</twRouteDel><twTotDel>3.862</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>4.694</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>2.805</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>1.869</twRouteDel><twTotDel>2.805</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X62Y95.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>3.939</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>3.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.C1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.854</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>4.996</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>2.503</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.836</twRouteDel><twTotDel>2.503</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X62Y95.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="219"><twSlack>1.606</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.118</twRouteDel><twTotDel>1.606</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="220"><twSlack>2.267</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.C1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>1.745</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X62Y95.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="221"><twSlack>1.439</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X50Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.083</twRouteDel><twTotDel>1.439</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="222"><twSlack>2.100</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.C1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.710</twRouteDel><twTotDel>2.100</twTotDel><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="223" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.414</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X73Y94.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathFromToDelay"><twSlack>3.085</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>4.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.924</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>3.426</twRouteDel><twTotDel>4.414</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>4.447</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>3.052</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y95.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>2.120</twRouteDel><twTotDel>3.052</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X73Y94.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathFromToDelay"><twSlack>3.412</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>4.087</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.924</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twComp></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>3.436</twRouteDel><twTotDel>4.087</twTotDel><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathFromToDelay"><twSlack>4.774</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>2.725</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y95.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>2.130</twRouteDel><twTotDel>2.725</twTotDel><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X73Y94.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="232"><twSlack>1.745</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y95.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.201</twRouteDel><twTotDel>1.745</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="233"><twSlack>2.585</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>2.005</twRouteDel><twTotDel>2.585</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X73Y94.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="234"><twSlack>1.613</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y95.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.259</twRouteDel><twTotDel>1.613</twTotDel><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="235"><twSlack>2.453</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.063</twRouteDel><twTotDel>2.453</twTotDel><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="236" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.518</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X73Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>2.981</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>4.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>3.478</twRouteDel><twTotDel>4.518</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>4.158</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>3.341</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.357</twRouteDel><twTotDel>3.341</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X73Y96.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>3.201</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>4.298</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.592</twRouteDel><twTotDel>4.298</twTotDel><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>4.378</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>3.121</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>3.121</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X73Y96.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="245"><twSlack>1.929</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.373</twRouteDel><twTotDel>1.929</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="246"><twSlack>2.588</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.996</twRouteDel><twTotDel>2.588</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X73Y96.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="247"><twSlack>1.855</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.501</twRouteDel><twTotDel>1.855</twTotDel><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="248"><twSlack>2.514</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.124</twRouteDel><twTotDel>2.514</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="249" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.399</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X67Y93.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathFromToDelay"><twSlack>3.100</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>4.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.833</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>3.359</twRouteDel><twTotDel>4.399</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathFromToDelay"><twSlack>4.399</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>3.100</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.116</twRouteDel><twTotDel>3.100</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X67Y93.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathFromToDelay"><twSlack>3.489</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>4.010</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.833</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.304</twRouteDel><twTotDel>4.010</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>4.788</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>2.711</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.061</twRouteDel><twTotDel>2.711</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X67Y93.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="258"><twSlack>1.771</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y93.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.215</twRouteDel><twTotDel>1.771</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="259"><twSlack>2.584</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y93.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.992</twRouteDel><twTotDel>2.584</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X67Y93.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="260"><twSlack>1.482</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.220</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.128</twRouteDel><twTotDel>1.482</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="261"><twSlack>2.295</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.220</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.905</twRouteDel><twTotDel>2.295</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="262" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.460</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X77Y93.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>2.039</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>5.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.924</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.420</twRouteDel><twTotDel>5.460</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>4.508</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>2.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.007</twRouteDel><twTotDel>2.991</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X77Y93.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>2.376</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>5.123</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.924</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>4.417</twRouteDel><twTotDel>5.123</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>4.845</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>2.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.004</twRouteDel><twTotDel>2.654</twTotDel><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X77Y93.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="271"><twSlack>1.757</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y93.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.201</twRouteDel><twTotDel>1.757</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="272"><twSlack>3.218</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y93.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>2.626</twRouteDel><twTotDel>3.218</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X77Y93.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="273"><twSlack>1.550</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.196</twRouteDel><twTotDel>1.550</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="274"><twSlack>3.011</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.621</twRouteDel><twTotDel>3.011</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="275" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.157</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X71Y93.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathFromToDelay"><twSlack>2.342</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>5.157</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>4.169</twRouteDel><twTotDel>5.157</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathFromToDelay"><twSlack>4.269</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>3.230</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>2.298</twRouteDel><twTotDel>3.230</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X71Y93.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathFromToDelay"><twSlack>3.053</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>4.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twComp></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>3.795</twRouteDel><twTotDel>4.446</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>4.980</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>2.519</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.924</twRouteDel><twTotDel>2.519</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X71Y93.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="284"><twSlack>1.802</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y93.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.258</twRouteDel><twTotDel>1.802</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="285"><twSlack>3.017</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y93.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>3.017</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X71Y93.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="286"><twSlack>1.467</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.113</twRouteDel><twTotDel>1.467</twTotDel><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="287"><twSlack>2.682</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.292</twRouteDel><twTotDel>2.682</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="288" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.699</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X74Y95.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathFromToDelay"><twSlack>2.800</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>4.699</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.796</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.993</twRouteDel><twTotDel>4.699</twTotDel><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathFromToDelay"><twSlack>3.968</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>3.531</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.881</twRouteDel><twTotDel>3.531</twTotDel><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X74Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathFromToDelay"><twSlack>2.835</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>4.664</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.796</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>3.689</twRouteDel><twTotDel>4.664</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>4.003</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>3.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.577</twRouteDel><twTotDel>3.496</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X74Y95.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="297"><twSlack>1.984</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>1.498</twRouteDel><twTotDel>1.984</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="298"><twSlack>2.794</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>2.272</twRouteDel><twTotDel>2.794</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X74Y95.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="299"><twSlack>1.990</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.724</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.636</twRouteDel><twTotDel>1.990</twTotDel><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="300"><twSlack>2.800</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.724</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.410</twRouteDel><twTotDel>2.800</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="301" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.571</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X69Y94.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="302"><twConstPath anchorID="303" twDataPathType="twDataPathFromToDelay"><twSlack>2.928</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>4.571</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>3.583</twRouteDel><twTotDel>4.571</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathFromToDelay"><twSlack>4.431</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>3.068</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>2.136</twRouteDel><twTotDel>3.068</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X69Y94.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="306"><twConstPath anchorID="307" twDataPathType="twDataPathFromToDelay"><twSlack>3.476</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>4.023</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.373</twRouteDel><twTotDel>4.023</twTotDel><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathFromToDelay"><twSlack>4.979</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>2.520</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.926</twRouteDel><twTotDel>2.520</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X69Y94.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="310"><twSlack>1.746</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.202</twRouteDel><twTotDel>1.746</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="311"><twSlack>2.681</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>2.101</twRouteDel><twTotDel>2.681</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X69Y94.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="312"><twSlack>1.401</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.047</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="313"><twSlack>2.336</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.946</twRouteDel><twTotDel>2.336</twTotDel><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="314" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.623</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X81Y97.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathFromToDelay"><twSlack>1.876</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>5.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">4.047</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.583</twRouteDel><twTotDel>5.623</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathFromToDelay"><twSlack>4.389</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>3.110</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y97.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.573</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>2.109</twRouteDel><twTotDel>3.110</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X81Y97.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathFromToDelay"><twSlack>2.249</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>5.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">4.047</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>4.544</twRouteDel><twTotDel>5.250</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathFromToDelay"><twSlack>4.762</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>2.737</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y97.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.573</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>2.737</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X81Y97.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="323"><twSlack>1.854</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y97.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.296</twRouteDel><twTotDel>1.854</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="324"><twSlack>3.352</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.452</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>2.760</twRouteDel><twTotDel>3.352</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X81Y97.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="325"><twSlack>1.575</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y97.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.231</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.219</twRouteDel><twTotDel>1.575</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="326"><twSlack>3.073</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.452</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.231</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.683</twRouteDel><twTotDel>3.073</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="327" twConstType="PATHDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.532</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X74Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathFromToDelay"><twSlack>1.967</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>5.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.549</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>4.557</twRouteDel><twTotDel>5.532</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathFromToDelay"><twSlack>4.242</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>3.257</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>2.321</twRouteDel><twTotDel>3.257</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X74Y96.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathFromToDelay"><twSlack>2.937</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>4.562</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.549</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.856</twRouteDel><twTotDel>4.562</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathFromToDelay"><twSlack>5.212</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>2.287</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.620</twRouteDel><twTotDel>2.287</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X74Y96.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="336"><twSlack>1.890</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.402</twRouteDel><twTotDel>1.890</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="337"><twSlack>3.274</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>2.752</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X74Y96.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="338"><twSlack>1.354</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.998</twRouteDel><twTotDel>1.354</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="339"><twSlack>2.738</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>2.738</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="340" twConstType="PATHDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.473</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X79Y94.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathFromToDelay"><twSlack>2.026</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>5.473</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.975</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>4.495</twRouteDel><twTotDel>5.473</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathFromToDelay"><twSlack>4.442</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>3.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.057</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X79Y94.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathFromToDelay"><twSlack>2.379</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>5.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.975</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>4.468</twRouteDel><twTotDel>5.120</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathFromToDelay"><twSlack>4.795</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>2.704</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>2.091</twRouteDel><twTotDel>2.704</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X79Y94.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="349"><twSlack>1.734</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>1.196</twRouteDel><twTotDel>1.734</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="350"><twSlack>3.287</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.437</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>3.287</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X79Y94.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="351"><twSlack>1.529</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.187</twRouteDel><twTotDel>1.529</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="352"><twSlack>3.082</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.C2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.437</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>2.706</twRouteDel><twTotDel>3.082</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="353" twConstType="PATHDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.873</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X60Y104.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathFromToDelay"><twSlack>10.127</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>4.873</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y104.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_783_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_783_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y104.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>3.945</twRouteDel><twTotDel>4.873</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_782_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathFromToDelay"><twSlack>12.811</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>2.189</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y104.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_783_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_783_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y104.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.317</twRouteDel><twTotDel>2.189</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_782_o</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X60Y104.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathFromToDelay"><twSlack>10.264</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>4.736</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_782_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_782_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>4.084</twRouteDel><twTotDel>4.736</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathFromToDelay"><twSlack>12.948</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>2.052</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_782_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_782_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.456</twRouteDel><twTotDel>2.052</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X60Y104.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="362"><twSlack>1.246</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y104.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_783_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_783_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.758</twRouteDel><twTotDel>1.246</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_782_o</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="363"><twSlack>2.991</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y104.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_783_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_783_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>2.991</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_782_o</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X60Y104.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="364"><twSlack>1.217</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_782_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_782_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.877</twRouteDel><twTotDel>1.217</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="365"><twSlack>2.962</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_782_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_782_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>2.586</twRouteDel><twTotDel>2.962</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="366" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.346</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X62Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathFromToDelay"><twSlack>9.654</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>5.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">4.061</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_785_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_785_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>4.371</twRouteDel><twTotDel>5.346</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_784_o</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathFromToDelay"><twSlack>12.550</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>2.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_785_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_785_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.531</twRouteDel><twTotDel>2.450</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_784_o</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X62Y101.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathFromToDelay"><twSlack>9.923</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>5.077</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">4.061</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_784_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_784_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>4.371</twRouteDel><twTotDel>5.077</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathFromToDelay"><twSlack>12.819</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>2.181</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_784_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_784_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.531</twRouteDel><twTotDel>2.181</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X62Y101.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="375"><twSlack>1.400</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_785_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_785_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y101.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.914</twRouteDel><twTotDel>1.400</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_784_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="376"><twSlack>3.254</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.565</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_785_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_785_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y101.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>2.732</twRouteDel><twTotDel>3.254</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_784_o</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X62Y101.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="377"><twSlack>1.266</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_784_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_784_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.912</twRouteDel><twTotDel>1.266</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="378"><twSlack>3.120</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.565</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_784_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_784_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.730</twRouteDel><twTotDel>3.120</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="379" twConstType="PATHDELAY" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.814</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X59Y107.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="380"><twConstPath anchorID="381" twDataPathType="twDataPathFromToDelay"><twSlack>10.186</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>4.814</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y106.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">3.485</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y106.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_791_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>3.774</twRouteDel><twTotDel>4.814</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_790_o</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="382"><twConstPath anchorID="383" twDataPathType="twDataPathFromToDelay"><twSlack>12.902</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>2.098</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y106.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_791_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.114</twRouteDel><twTotDel>2.098</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_790_o</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X59Y107.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="384"><twConstPath anchorID="385" twDataPathType="twDataPathFromToDelay"><twSlack>10.342</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>4.658</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y106.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">3.485</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_790_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>4.658</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="386"><twConstPath anchorID="387" twDataPathType="twDataPathFromToDelay"><twSlack>13.058</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>1.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_790_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.292</twRouteDel><twTotDel>1.942</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X59Y107.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="388"><twSlack>1.182</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y106.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_791_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y107.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.626</twRouteDel><twTotDel>1.182</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_790_o</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="389"><twSlack>2.903</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y106.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.192</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y106.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_791_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y107.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>2.311</twRouteDel><twTotDel>2.903</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_790_o</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X59Y107.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="390"><twSlack>1.119</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_790_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.765</twRouteDel><twTotDel>1.119</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="391"><twSlack>2.840</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y106.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.192</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_790_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.450</twRouteDel><twTotDel>2.840</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="392" twConstType="PATHDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.843</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X64Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathFromToDelay"><twSlack>9.157</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>5.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">4.328</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_787_o</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>4.915</twRouteDel><twTotDel>5.843</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_786_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathFromToDelay"><twSlack>12.139</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>2.861</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_787_o</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.989</twRouteDel><twTotDel>2.861</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_786_o</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X64Y101.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathFromToDelay"><twSlack>9.546</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>5.454</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">4.328</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_786_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_786_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>4.802</twRouteDel><twTotDel>5.454</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathFromToDelay"><twSlack>12.528</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>2.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_786_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_786_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.876</twRouteDel><twTotDel>2.472</twTotDel><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X64Y101.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="401"><twSlack>1.575</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_787_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y101.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.087</twRouteDel><twTotDel>1.575</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_786_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="402"><twSlack>3.459</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.721</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_787_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y101.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>2.935</twRouteDel><twTotDel>3.459</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_786_o</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X64Y101.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="403"><twSlack>1.504</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_786_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_786_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>1.504</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="404"><twSlack>3.388</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.721</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_786_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_786_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>3.012</twRouteDel><twTotDel>3.388</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="405" twConstType="PATHDELAY" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.167</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X61Y103.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="406"><twConstPath anchorID="407" twDataPathType="twDataPathFromToDelay"><twSlack>9.833</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>5.167</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">3.817</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_789_o</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.127</twRouteDel><twTotDel>5.167</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_788_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="408"><twConstPath anchorID="409" twDataPathType="twDataPathFromToDelay"><twSlack>12.771</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>2.229</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_789_o</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.245</twRouteDel><twTotDel>2.229</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_788_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X61Y103.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="410"><twConstPath anchorID="411" twDataPathType="twDataPathFromToDelay"><twSlack>10.175</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>4.825</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">3.817</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_788_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>4.119</twRouteDel><twTotDel>4.825</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="412"><twConstPath anchorID="413" twDataPathType="twDataPathFromToDelay"><twSlack>13.113</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>1.887</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_788_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.237</twRouteDel><twTotDel>1.887</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X61Y103.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="414"><twSlack>1.273</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_789_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y103.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.717</twRouteDel><twTotDel>1.273</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_788_o</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="415"><twSlack>3.100</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.341</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_789_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y103.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>2.508</twRouteDel><twTotDel>3.100</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_788_o</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X61Y103.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="416"><twSlack>1.061</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_788_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.707</twRouteDel><twTotDel>1.061</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="417"><twSlack>2.888</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.341</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_788_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.498</twRouteDel><twTotDel>2.888</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="418" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.438</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X56Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathFromToDelay"><twSlack>9.562</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>5.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">3.451</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_797_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y102.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>4.510</twRouteDel><twTotDel>5.438</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_796_o</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathFromToDelay"><twSlack>11.866</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>3.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_797_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y102.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>2.262</twRouteDel><twTotDel>3.134</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_796_o</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X56Y102.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathFromToDelay"><twSlack>10.612</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>4.388</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">3.451</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_796_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>3.736</twRouteDel><twTotDel>4.388</twTotDel><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathFromToDelay"><twSlack>12.916</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>2.084</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_796_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>2.084</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X56Y102.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="427"><twSlack>1.943</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_797_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y102.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.455</twRouteDel><twTotDel>1.943</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_796_o</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="428"><twSlack>3.392</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_797_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y102.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>2.868</twRouteDel><twTotDel>3.392</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_796_o</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X56Y102.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="429"><twSlack>1.224</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_796_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.884</twRouteDel><twTotDel>1.224</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="430"><twSlack>2.673</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_796_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>2.297</twRouteDel><twTotDel>2.673</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="431" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.993</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X54Y107.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="432"><twConstPath anchorID="433" twDataPathType="twDataPathFromToDelay"><twSlack>11.007</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>3.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.701</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_793_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>3.003</twRouteDel><twTotDel>3.993</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_792_o</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="434"><twConstPath anchorID="435" twDataPathType="twDataPathFromToDelay"><twSlack>13.199</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>1.801</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_793_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>0.867</twRouteDel><twTotDel>1.801</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_792_o</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X54Y107.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="436"><twConstPath anchorID="437" twDataPathType="twDataPathFromToDelay"><twSlack>11.286</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>3.714</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.701</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_792_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.008</twRouteDel><twTotDel>3.714</twTotDel><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="438"><twConstPath anchorID="439" twDataPathType="twDataPathFromToDelay"><twSlack>13.478</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>1.522</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_792_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>0.872</twRouteDel><twTotDel>1.522</twTotDel><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X54Y107.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="440"><twSlack>0.933</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_793_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.425</twRouteDel><twTotDel>0.933</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_792_o</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="441"><twSlack>2.400</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_793_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.856</twRouteDel><twTotDel>2.400</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_792_o</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X54Y107.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="442"><twSlack>0.782</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_792_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.428</twRouteDel><twTotDel>0.782</twTotDel><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="443"><twSlack>2.249</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_792_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.859</twRouteDel><twTotDel>2.249</twTotDel><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="444" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.376</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X52Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathFromToDelay"><twSlack>10.624</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>4.376</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.857</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_795_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>3.401</twRouteDel><twTotDel>4.376</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_794_o</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathFromToDelay"><twSlack>12.929</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>2.071</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_795_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.152</twRouteDel><twTotDel>2.071</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_794_o</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X52Y105.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathFromToDelay"><twSlack>10.945</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>4.055</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">2.857</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_794_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.349</twRouteDel><twTotDel>4.055</twTotDel><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathFromToDelay"><twSlack>13.250</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>1.750</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_794_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.100</twRouteDel><twTotDel>1.750</twTotDel><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X52Y105.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="453"><twSlack>1.091</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_795_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>1.091</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_794_o</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="454"><twSlack>2.538</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">1.751</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_795_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>2.538</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_794_o</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X52Y105.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="455"><twSlack>0.962</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_794_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.608</twRouteDel><twTotDel>0.962</twTotDel><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="456"><twSlack>2.409</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>930</twFanCnt><twDelInfo twEdge="twRising">1.751</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_794_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>2.409</twTotDel><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="457" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.183</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X68Y100.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="458"><twConstPath anchorID="459" twDataPathType="twDataPathFromToDelay"><twSlack>96.817</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>3.183</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.779</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>2.249</twRouteDel><twTotDel>3.183</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="460"><twConstPath anchorID="461" twDataPathType="twDataPathFromToDelay"><twSlack>97.733</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.267</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>1.333</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X68Y100.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="462"><twConstPath anchorID="463" twDataPathType="twDataPathFromToDelay"><twSlack>97.097</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.903</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.779</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.253</twRouteDel><twTotDel>2.903</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="464"><twConstPath anchorID="465" twDataPathType="twDataPathFromToDelay"><twSlack>98.013</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>1.987</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.337</twRouteDel><twTotDel>1.987</twTotDel><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X68Y100.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="466"><twSlack>1.251</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.743</twRouteDel><twTotDel>1.251</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="467"><twSlack>1.838</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>1.330</twRouteDel><twTotDel>1.838</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X68Y100.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="468"><twSlack>1.125</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.771</twRouteDel><twTotDel>1.125</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="469"><twSlack>1.712</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.358</twRouteDel><twTotDel>1.712</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="470" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.783</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X60Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="471"><twConstPath anchorID="472" twDataPathType="twDataPathFromToDelay"><twSlack>97.217</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.783</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y101.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>1.948</twRouteDel><twTotDel>2.783</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="473"><twConstPath anchorID="474" twDataPathType="twDataPathFromToDelay"><twSlack>97.694</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y101.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>1.471</twRouteDel><twTotDel>2.306</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X60Y101.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="475"><twConstPath anchorID="476" twDataPathType="twDataPathFromToDelay"><twSlack>97.312</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>2.688</twTotDel><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="477"><twConstPath anchorID="478" twDataPathType="twDataPathFromToDelay"><twSlack>97.789</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.211</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.615</twRouteDel><twTotDel>2.211</twTotDel><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X60Y101.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="479"><twSlack>1.293</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y101.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y101.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>0.829</twRouteDel><twTotDel>1.293</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="480"><twSlack>1.593</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y101.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y101.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>1.129</twRouteDel><twTotDel>1.593</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X60Y101.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="481"><twSlack>1.293</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.953</twRouteDel><twTotDel>1.293</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="482"><twSlack>1.593</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.253</twRouteDel><twTotDel>1.593</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="483" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.605</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X73Y100.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="484"><twConstPath anchorID="485" twDataPathType="twDataPathFromToDelay"><twSlack>96.395</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>3.605</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.801</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.621</twRouteDel><twTotDel>3.605</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="486"><twConstPath anchorID="487" twDataPathType="twDataPathFromToDelay"><twSlack>97.273</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>2.727</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.743</twRouteDel><twTotDel>2.727</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X73Y100.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="488"><twConstPath anchorID="489" twDataPathType="twDataPathFromToDelay"><twSlack>96.868</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>3.132</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.801</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.482</twRouteDel><twTotDel>3.132</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="490"><twConstPath anchorID="491" twDataPathType="twDataPathFromToDelay"><twSlack>97.746</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>2.254</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.604</twRouteDel><twTotDel>2.254</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X73Y100.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="492"><twSlack>1.450</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.894</twRouteDel><twTotDel>1.450</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="493"><twSlack>2.044</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>2.044</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X73Y100.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="494"><twSlack>1.198</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.844</twRouteDel><twTotDel>1.198</twTotDel><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="495"><twSlack>1.792</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.438</twRouteDel><twTotDel>1.792</twTotDel><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="496" twConstType="PATHDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.266</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X70Y99.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="497"><twConstPath anchorID="498" twDataPathType="twDataPathFromToDelay"><twSlack>96.734</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>3.266</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>3.266</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="499"><twConstPath anchorID="500" twDataPathType="twDataPathFromToDelay"><twSlack>97.358</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.642</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.723</twRouteDel><twTotDel>2.642</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X70Y99.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="501"><twConstPath anchorID="502" twDataPathType="twDataPathFromToDelay"><twSlack>97.009</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>2.991</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="503"><twConstPath anchorID="504" twDataPathType="twDataPathFromToDelay"><twSlack>97.633</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.367</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>2.367</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X70Y99.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="505"><twSlack>1.486</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>1.000</twRouteDel><twTotDel>1.486</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="506"><twSlack>1.860</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>1.374</twRouteDel><twTotDel>1.860</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X70Y99.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="507"><twSlack>1.346</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.992</twRouteDel><twTotDel>1.346</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="508"><twSlack>1.720</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.366</twRouteDel><twTotDel>1.720</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="509" twConstType="PATHDELAY" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.591</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="510"><twConstPath anchorID="511" twDataPathType="twDataPathFromToDelay"><twSlack>96.409</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>3.591</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y102.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>3.591</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="512"><twConstPath anchorID="513" twDataPathType="twDataPathFromToDelay"><twSlack>97.523</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>2.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y102.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>1.447</twRouteDel><twTotDel>2.477</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y102.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="514"><twConstPath anchorID="515" twDataPathType="twDataPathFromToDelay"><twSlack>97.041</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>2.959</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.309</twRouteDel><twTotDel>2.959</twTotDel><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="516"><twConstPath anchorID="517" twDataPathType="twDataPathFromToDelay"><twSlack>98.155</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>1.845</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.195</twRouteDel><twTotDel>1.845</twTotDel><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y102.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="518"><twSlack>1.329</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y102.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.329</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="519"><twSlack>2.051</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y102.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>1.491</twRouteDel><twTotDel>2.051</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y102.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="520"><twSlack>1.046</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.692</twRouteDel><twTotDel>1.046</twTotDel><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="521"><twSlack>1.768</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>1.768</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="522" twConstType="PATHDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.197</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X68Y99.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="523"><twConstPath anchorID="524" twDataPathType="twDataPathFromToDelay"><twSlack>96.803</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>3.197</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>2.263</twRouteDel><twTotDel>3.197</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="525"><twConstPath anchorID="526" twDataPathType="twDataPathFromToDelay"><twSlack>98.164</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>1.836</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>1.836</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X68Y99.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="527"><twConstPath anchorID="528" twDataPathType="twDataPathFromToDelay"><twSlack>97.087</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>2.913</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.263</twRouteDel><twTotDel>2.913</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="529"><twConstPath anchorID="530" twDataPathType="twDataPathFromToDelay"><twSlack>98.448</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>1.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>1.552</twTotDel><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X68Y99.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="531"><twSlack>1.039</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.531</twRouteDel><twTotDel>1.039</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="532"><twSlack>1.830</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>1.322</twRouteDel><twTotDel>1.830</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X68Y99.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="533"><twSlack>0.883</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>0.883</twTotDel><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="534"><twSlack>1.674</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.320</twRouteDel><twTotDel>1.674</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="535" twConstType="PATHDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.419</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y104.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="536"><twConstPath anchorID="537" twDataPathType="twDataPathFromToDelay"><twSlack>96.581</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>3.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.825</twRouteDel><twTotDel>3.419</twTotDel><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="538"><twConstPath anchorID="539" twDataPathType="twDataPathFromToDelay"><twSlack>97.349</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>2.651</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>2.651</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y104.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="540"><twConstPath anchorID="541" twDataPathType="twDataPathFromToDelay"><twSlack>96.670</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>3.330</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y104.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>2.449</twRouteDel><twTotDel>3.330</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="542"><twConstPath anchorID="543" twDataPathType="twDataPathFromToDelay"><twSlack>97.438</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>2.562</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y104.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>1.681</twRouteDel><twTotDel>2.562</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y104.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="544"><twSlack>1.456</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>0.973</twRouteDel><twTotDel>1.456</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="545"><twSlack>1.935</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>1.452</twRouteDel><twTotDel>1.935</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y104.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="546"><twSlack>1.528</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.174</twRouteDel><twTotDel>1.528</twTotDel><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="547"><twSlack>2.007</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.653</twRouteDel><twTotDel>2.007</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="548" twConstType="PATHDELAY" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.148</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X65Y100.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="549"><twConstPath anchorID="550" twDataPathType="twDataPathFromToDelay"><twSlack>96.852</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>3.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.498</twRouteDel><twTotDel>3.148</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="551"><twConstPath anchorID="552" twDataPathType="twDataPathFromToDelay"><twSlack>97.148</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.852</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.202</twRouteDel><twTotDel>2.852</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X65Y100.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="553"><twConstPath anchorID="554" twDataPathType="twDataPathFromToDelay"><twSlack>96.857</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>3.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.159</twRouteDel><twTotDel>3.143</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="555"><twConstPath anchorID="556" twDataPathType="twDataPathFromToDelay"><twSlack>97.153</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.847</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.863</twRouteDel><twTotDel>2.847</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X65Y100.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="557"><twSlack>1.670</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.114</twRouteDel><twTotDel>1.670</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="558"><twSlack>1.851</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.295</twRouteDel><twTotDel>1.851</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X65Y100.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="559"><twSlack>1.594</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X69Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.240</twRouteDel><twTotDel>1.594</twTotDel><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="560"><twSlack>1.775</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.421</twRouteDel><twTotDel>1.775</twTotDel><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="561" twConstType="PATHDELAY" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.309</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="562"><twConstPath anchorID="563" twDataPathType="twDataPathFromToDelay"><twSlack>2.190</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>5.309</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y95.D2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.955</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.269</twRouteDel><twTotDel>5.309</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="564"><twConstPath anchorID="565" twDataPathType="twDataPathFromToDelay"><twSlack>4.669</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>2.830</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.829</twRouteDel><twTotDel>2.830</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y95.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="566"><twConstPath anchorID="567" twDataPathType="twDataPathFromToDelay"><twSlack>2.346</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>5.153</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y95.D2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.955</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>4.447</twRouteDel><twTotDel>5.153</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="568"><twConstPath anchorID="569" twDataPathType="twDataPathFromToDelay"><twSlack>4.825</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>2.674</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.007</twRouteDel><twTotDel>2.674</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y95.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="570"><twSlack>1.625</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.067</twRouteDel><twTotDel>1.625</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="571"><twSlack>3.201</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y95.D2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>2.609</twRouteDel><twTotDel>3.201</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y95.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="572"><twSlack>1.562</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.206</twRouteDel><twTotDel>1.562</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="573"><twSlack>3.138</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y95.D2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.748</twRouteDel><twTotDel>3.138</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="574" twConstType="PATHDELAY" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.186</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X56Y122.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="575"><twConstPath anchorID="576" twDataPathType="twDataPathFromToDelay"><twSlack>10.814</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.186</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.727</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y122.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_851_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y122.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>3.196</twRouteDel><twTotDel>4.186</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_850_o</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="577"><twConstPath anchorID="578" twDataPathType="twDataPathFromToDelay"><twSlack>11.740</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>3.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y122.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.801</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y122.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_851_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y122.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>2.270</twRouteDel><twTotDel>3.260</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_850_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X56Y122.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="579"><twConstPath anchorID="580" twDataPathType="twDataPathFromToDelay"><twSlack>10.886</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.114</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.727</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_850_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.408</twRouteDel><twTotDel>4.114</twTotDel><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="581"><twConstPath anchorID="582" twDataPathType="twDataPathFromToDelay"><twSlack>11.812</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>3.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y122.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.801</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_850_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.482</twRouteDel><twTotDel>3.188</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X56Y122.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="583"><twSlack>1.901</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y122.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y122.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_851_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y122.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.357</twRouteDel><twTotDel>1.901</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_850_o</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="584"><twSlack>2.515</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y122.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_851_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y122.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.971</twRouteDel><twTotDel>2.515</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_850_o</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X56Y122.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="585"><twSlack>1.813</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y122.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_850_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.423</twRouteDel><twTotDel>1.813</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="586"><twSlack>2.427</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_850_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.037</twRouteDel><twTotDel>2.427</twTotDel><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="587" twConstType="PATHDELAY" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.772</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X54Y131.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="588"><twConstPath anchorID="589" twDataPathType="twDataPathFromToDelay"><twSlack>10.228</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>4.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.480</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_867_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y131.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>3.782</twRouteDel><twTotDel>4.772</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_866_o</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="590"><twConstPath anchorID="591" twDataPathType="twDataPathFromToDelay"><twSlack>12.054</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>2.946</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y131.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_867_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y131.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>1.956</twRouteDel><twTotDel>2.946</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_866_o</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X54Y131.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="592"><twConstPath anchorID="593" twDataPathType="twDataPathFromToDelay"><twSlack>10.504</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>4.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.480</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_866_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.790</twRouteDel><twTotDel>4.496</twTotDel><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="594"><twConstPath anchorID="595" twDataPathType="twDataPathFromToDelay"><twSlack>12.330</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>2.670</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y131.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_866_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.964</twRouteDel><twTotDel>2.670</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X54Y131.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="596"><twSlack>1.677</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y131.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_867_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y131.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.133</twRouteDel><twTotDel>1.677</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_866_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="597"><twSlack>2.828</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_867_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y131.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.284</twRouteDel><twTotDel>2.828</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_866_o</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X54Y131.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="598"><twSlack>1.529</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y131.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_866_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.139</twRouteDel><twTotDel>1.529</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="599"><twSlack>2.680</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_866_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.290</twRouteDel><twTotDel>2.680</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="600" twConstType="PATHDELAY" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.375</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X50Y128.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="601"><twConstPath anchorID="602" twDataPathType="twDataPathFromToDelay"><twSlack>10.625</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>4.375</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y128.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.923</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y128.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_861_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y128.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>3.385</twRouteDel><twTotDel>4.375</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_860_o</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="603"><twConstPath anchorID="604" twDataPathType="twDataPathFromToDelay"><twSlack>11.254</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>3.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y128.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.294</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y128.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_861_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y128.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>2.756</twRouteDel><twTotDel>3.746</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_860_o</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X50Y128.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="605"><twConstPath anchorID="606" twDataPathType="twDataPathFromToDelay"><twSlack>10.897</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>4.103</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y128.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.923</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_860_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.397</twRouteDel><twTotDel>4.103</twTotDel><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="607"><twConstPath anchorID="608" twDataPathType="twDataPathFromToDelay"><twSlack>11.526</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>3.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y128.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.294</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_860_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.768</twRouteDel><twTotDel>3.474</twTotDel><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X50Y128.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="609"><twSlack>2.239</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y128.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y128.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_861_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y128.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.695</twRouteDel><twTotDel>2.239</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_860_o</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="610"><twSlack>2.556</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y128.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y128.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_861_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y128.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.012</twRouteDel><twTotDel>2.556</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_860_o</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X50Y128.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="611"><twSlack>2.121</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y128.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_860_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.731</twRouteDel><twTotDel>2.121</twTotDel><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="612"><twSlack>2.438</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y128.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_860_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.048</twRouteDel><twTotDel>2.438</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="613" twConstType="PATHDELAY" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.326</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X46Y129.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="614"><twConstPath anchorID="615" twDataPathType="twDataPathFromToDelay"><twSlack>10.674</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>4.326</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y129.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.034</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y129.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_865_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>3.336</twRouteDel><twTotDel>4.326</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_864_o</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="616"><twConstPath anchorID="617" twDataPathType="twDataPathFromToDelay"><twSlack>12.568</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>2.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y129.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_865_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>1.442</twRouteDel><twTotDel>2.432</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_864_o</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X46Y129.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="618"><twConstPath anchorID="619" twDataPathType="twDataPathFromToDelay"><twSlack>10.950</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>4.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y129.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.034</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_864_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.344</twRouteDel><twTotDel>4.050</twTotDel><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="620"><twConstPath anchorID="621" twDataPathType="twDataPathFromToDelay"><twSlack>12.844</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>2.156</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_864_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.450</twRouteDel><twTotDel>2.156</twTotDel><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X46Y129.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="622"><twSlack>1.492</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y129.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_865_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y129.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.948</twRouteDel><twTotDel>1.492</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_864_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="623"><twSlack>2.491</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y129.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.788</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y129.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_865_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y129.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.947</twRouteDel><twTotDel>2.491</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_864_o</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X46Y129.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="624"><twSlack>1.344</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_864_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.954</twRouteDel><twTotDel>1.344</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="625"><twSlack>2.343</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y129.B4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.788</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_864_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.953</twRouteDel><twTotDel>2.343</twTotDel><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="626" twConstType="PATHDELAY" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.577</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X52Y128.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="627"><twConstPath anchorID="628" twDataPathType="twDataPathFromToDelay"><twSlack>10.423</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>4.577</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_863_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>3.602</twRouteDel><twTotDel>4.577</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_862_o</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="629"><twConstPath anchorID="630" twDataPathType="twDataPathFromToDelay"><twSlack>11.789</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>3.211</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y128.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_863_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>2.275</twRouteDel><twTotDel>3.211</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_862_o</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X52Y128.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="631"><twConstPath anchorID="632" twDataPathType="twDataPathFromToDelay"><twSlack>10.680</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>4.320</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_862_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.614</twRouteDel><twTotDel>4.320</twTotDel><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="633"><twConstPath anchorID="634" twDataPathType="twDataPathFromToDelay"><twSlack>12.046</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>2.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y128.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_862_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.287</twRouteDel><twTotDel>2.954</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X52Y128.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="635"><twSlack>1.921</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y128.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_863_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y128.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.433</twRouteDel><twTotDel>1.921</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_862_o</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="636"><twSlack>2.695</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_863_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y128.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>2.173</twRouteDel><twTotDel>2.695</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_862_o</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X52Y128.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="637"><twSlack>1.825</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y128.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_862_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.469</twRouteDel><twTotDel>1.825</twTotDel><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="638"><twSlack>2.599</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_862_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.209</twRouteDel><twTotDel>2.599</twTotDel><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="639" twConstType="PATHDELAY" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.811</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y129.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="640"><twConstPath anchorID="641" twDataPathType="twDataPathFromToDelay"><twSlack>10.189</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>4.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y128.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.300</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_855_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y129.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>3.771</twRouteDel><twTotDel>4.811</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_854_o</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="642"><twConstPath anchorID="643" twDataPathType="twDataPathFromToDelay"><twSlack>12.080</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>2.920</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_855_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y129.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.919</twRouteDel><twTotDel>2.920</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_854_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y129.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="644"><twConstPath anchorID="645" twDataPathType="twDataPathFromToDelay"><twSlack>10.359</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>4.641</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y128.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.300</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_854_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_854_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.935</twRouteDel><twTotDel>4.641</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="646"><twConstPath anchorID="647" twDataPathType="twDataPathFromToDelay"><twSlack>12.250</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>2.750</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_854_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_854_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.083</twRouteDel><twTotDel>2.750</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y129.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="648"><twSlack>1.722</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_855_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y129.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>1.722</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_854_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="649"><twSlack>2.832</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y128.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.976</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_855_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y129.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>2.240</twRouteDel><twTotDel>2.832</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_854_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y129.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="650"><twSlack>1.644</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_854_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_854_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.288</twRouteDel><twTotDel>1.644</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="651"><twSlack>2.754</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y128.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">1.976</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_854_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_854_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.364</twRouteDel><twTotDel>2.754</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="652" twConstType="PATHDELAY" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.370</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X55Y138.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="653"><twConstPath anchorID="654" twDataPathType="twDataPathFromToDelay"><twSlack>9.630</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>5.370</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y137.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.804</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y137.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y138.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_859_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y138.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.330</twRouteDel><twTotDel>5.370</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_858_o</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="655"><twConstPath anchorID="656" twDataPathType="twDataPathFromToDelay"><twSlack>12.221</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>2.779</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y137.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y138.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_859_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y138.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.739</twRouteDel><twTotDel>2.779</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_858_o</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X55Y138.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="657"><twConstPath anchorID="658" twDataPathType="twDataPathFromToDelay"><twSlack>9.855</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>5.145</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y137.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.804</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y138.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_858_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>4.439</twRouteDel><twTotDel>5.145</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="659"><twConstPath anchorID="660" twDataPathType="twDataPathFromToDelay"><twSlack>12.446</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>2.554</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y138.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_858_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.848</twRouteDel><twTotDel>2.554</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X55Y138.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="661"><twSlack>1.611</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y137.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y138.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_859_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y138.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>1.611</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_858_o</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="662"><twSlack>3.156</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y137.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y137.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y138.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_859_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y138.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>3.156</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_858_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X55Y138.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="663"><twSlack>1.532</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y138.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_858_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.142</twRouteDel><twTotDel>1.532</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="664"><twSlack>3.077</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y137.D5</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y138.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_858_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.687</twRouteDel><twTotDel>3.077</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="665" twConstType="PATHDELAY" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.544</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X59Y131.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="666"><twConstPath anchorID="667" twDataPathType="twDataPathFromToDelay"><twSlack>9.456</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>5.544</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">4.226</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_857_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y131.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>4.556</twRouteDel><twTotDel>5.544</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_856_o</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="668"><twConstPath anchorID="669" twDataPathType="twDataPathFromToDelay"><twSlack>12.859</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>2.141</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_857_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y131.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>2.141</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_856_o</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X59Y131.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="670"><twConstPath anchorID="671" twDataPathType="twDataPathFromToDelay"><twSlack>9.650</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>5.350</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">4.226</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_856_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.700</twRouteDel><twTotDel>5.350</twTotDel><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="672"><twConstPath anchorID="673" twDataPathType="twDataPathFromToDelay"><twSlack>13.053</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>1.947</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_856_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.297</twRouteDel><twTotDel>1.947</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X59Y131.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="674"><twSlack>1.184</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_857_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y131.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.604</twRouteDel><twTotDel>1.184</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_856_o</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="675"><twSlack>3.356</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.609</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_857_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y131.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>2.776</twRouteDel><twTotDel>3.356</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_856_o</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X59Y131.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="676"><twSlack>1.118</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_856_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.728</twRouteDel><twTotDel>1.118</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="677"><twSlack>3.290</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y131.B2</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.609</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_856_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.900</twRouteDel><twTotDel>3.290</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="678" twConstType="PATHDELAY" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.188</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y131.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="679"><twConstPath anchorID="680" twDataPathType="twDataPathFromToDelay"><twSlack>9.812</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>5.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.880</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_853_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_853_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y131.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>4.210</twRouteDel><twTotDel>5.188</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_852_o</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="681"><twConstPath anchorID="682" twDataPathType="twDataPathFromToDelay"><twSlack>12.883</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>2.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_853_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_853_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y131.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>1.178</twRouteDel><twTotDel>2.117</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_852_o</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y131.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="683"><twConstPath anchorID="684" twDataPathType="twDataPathFromToDelay"><twSlack>9.995</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>5.005</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">3.880</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_852_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_852_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>4.353</twRouteDel><twTotDel>5.005</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="685"><twConstPath anchorID="686" twDataPathType="twDataPathFromToDelay"><twSlack>13.066</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>1.934</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_852_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_852_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.321</twRouteDel><twTotDel>1.934</twTotDel><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y131.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="687"><twSlack>1.168</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_853_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_853_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y131.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>0.630</twRouteDel><twTotDel>1.168</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_852_o</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="688"><twSlack>3.158</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_853_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_853_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y131.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>2.586</twRouteDel><twTotDel>3.158</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_852_o</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y131.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="689"><twSlack>1.095</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_852_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_852_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.753</twRouteDel><twTotDel>1.095</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="690"><twSlack>3.085</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>595</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_852_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y131.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_852_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>2.709</twRouteDel><twTotDel>3.085</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="691"><twConstRollup name="TS_OSC" fullName="TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.340" actualRollup="7.980" errors="0" errorRollup="0" items="0" itemsRollup="283415"/><twConstRollup name="TS_dcm_gmii_clk0" fullName="TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.560" actualRollup="N/A" errors="0" errorRollup="0" items="2236" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout1" fullName="TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH         50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="14.664" actualRollup="5.843" errors="0" errorRollup="0" items="138562" itemsRollup="68"/><twConstRollup name="TS_TO_drs_sampfreq_reg_7_LDC" fullName="TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.873" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_6_LDC" fullName="TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.346" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_3_LDC" fullName="TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.814" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_5_LDC" fullName="TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.843" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_4_LDC" fullName="TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.167" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_0_LDC" fullName="TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.438" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_2_LDC" fullName="TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.993" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_1_LDC" fullName="TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.376" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_cfifo_progfull_ir_LDC" fullName="TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.186" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_0_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.772" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_3_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.375" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_1_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.326" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_2_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.577" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_6_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.811" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_4_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.370" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_5_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.544" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_7_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.188" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout0" fullName="TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH         50%;" type="child" depth="1" requirement="7.500" prefType="period" actual="7.481" actualRollup="5.623" errors="0" errorRollup="0" items="142487" itemsRollup="60"/><twConstRollup name="TS_TO_trig_offset_reg_14_LDC" fullName="TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="3.921" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_11_LDC" fullName="TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.574" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_13_LDC" fullName="TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.044" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_12_LDC" fullName="TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="3.862" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_8_LDC" fullName="TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.414" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_10_LDC" fullName="TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.518" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_9_LDC" fullName="TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.399" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_5_LDC" fullName="TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.460" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_7_LDC" fullName="TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.157" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_6_LDC" fullName="TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.699" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_4_LDC" fullName="TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.571" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_3_LDC" fullName="TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.623" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_2_LDC" fullName="TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.532" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_1_LDC" fullName="TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.473" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_0_LDC" fullName="TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.309" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout2" fullName="TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE         7.5 ns HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="14.277" actualRollup="N/A" errors="0" errorRollup="0" items="2" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="692"><twConstRollup name="TS_AD9222_DCO" fullName="TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="0.925" actualRollup="4.839" errors="0" errorRollup="0" items="0" itemsRollup="1808"/><twConstRollup name="TS_adc_ioclk_inv" fullName="TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.814" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk" fullName="TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.818" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk_inv2" fullName="TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.814" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_divclk" fullName="TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.839" actualRollup="N/A" errors="0" errorRollup="0" items="1808" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk2" fullName="TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.818" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="693"><twConstRollup name="TS_BP_EXTCLK" fullName="TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;" type="origin" depth="0" requirement="100.000" prefType="period" actual="32.000" actualRollup="7.404" errors="0" errorRollup="0" items="0" itemsRollup="41298"/><twConstRollup name="TS_dcm_extclk_clkfx" fullName="TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH         50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dcm_extclk_clk180" fullName="TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE         50 ns HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="7.404" actualRollup="3.605" errors="0" errorRollup="0" items="41266" itemsRollup="32"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_7_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.183" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_4_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.783" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_6_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.605" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_5_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.266" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_3_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.591" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_2_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.197" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_1_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.419" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_0_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.148" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="694">0</twUnmetConstCnt><twDataSheet anchorID="695" twNameLen="15"><twClk2SUList anchorID="696" twDestWidth="12"><twDest>AD9222_DCO_N</twDest><twClk2SU><twSrc>AD9222_DCO_N</twSrc><twRiseRise>4.839</twRiseRise></twClk2SU><twClk2SU><twSrc>AD9222_DCO_P</twSrc><twRiseRise>4.839</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="697" twDestWidth="12"><twDest>AD9222_DCO_P</twDest><twClk2SU><twSrc>AD9222_DCO_N</twSrc><twRiseRise>4.839</twRiseRise></twClk2SU><twClk2SU><twSrc>AD9222_DCO_P</twSrc><twRiseRise>4.839</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="698" twDestWidth="11"><twDest>BP_EXTCLK_N</twDest><twClk2SU><twSrc>BP_EXTCLK_N</twSrc><twRiseRise>7.404</twRiseRise></twClk2SU><twClk2SU><twSrc>BP_EXTCLK_P</twSrc><twRiseRise>7.404</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="699" twDestWidth="11"><twDest>BP_EXTCLK_P</twDest><twClk2SU><twSrc>BP_EXTCLK_N</twSrc><twRiseRise>7.404</twRiseRise></twClk2SU><twClk2SU><twSrc>BP_EXTCLK_P</twSrc><twRiseRise>7.404</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="700" twDestWidth="10"><twDest>ETH_TX_CLK</twDest><twClk2SU><twSrc>ETH_TX_CLK</twSrc><twRiseRise>5.560</twRiseRise></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseRise>5.560</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="701" twDestWidth="10"><twDest>OSC</twDest><twClk2SU><twSrc>ETH_TX_CLK</twSrc><twRiseRise>5.560</twRiseRise></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseRise>14.583</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="702"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>326521</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>51937</twConnCnt></twConstCov><twStats anchorID="703"><twMinPer>32.000</twMinPer><twFootnote number="1" /><twMaxFreq>31.250</twMaxFreq><twMaxFromToDel>5.843</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>MON 12 MAR 12:39:24 2018 </twTimestamp></twFoot><twClientInfo anchorID="704"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 652 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
