<html><head>
  <title>Yosys Open SYnthesis Suite :: Command Reference :: write_blif</title>
  <link rel="stylesheet" href="stylesheet.css">
</head><body>

<div id="container">

<img id="banner" src="images/banner.png" alt="Yosys -- Yosys Open SYnthesis Suite"/>

<div id="navbar">
  <a class="nav0" href="about.html">About</a>
  <a class="nav1" href="documentation.html">Documentation</a>
  <a class="nav0" href="faq.html">F.A.Q.</a>
  <a class="nav0" href="screenshots.html">Screenshots</a>
  <a class="nav0" href="download.html">Download</a>
  <a class="nav0" href="links.html">Links</a>
  <a class="nav0_donate" href="donate.html">Donate</a>
  <a class="navX" href="http://www.reddit.com/r/yosys/">Reddit</a>
  <a class="navX" href="http://webchat.freenode.net/?channels=yosys">IRC (Freenode)</a>
  <a class="navX" href="http://stackoverflow.com/questions/tagged/yosys">Stack Overflow</a>
  <a class="navX" href="https://github.com/cliffordwolf/yosys">GitHub</a>
  <br/>
  <b>Related Projects:</b><br/>
  <a class="nav0" href="vloghammer.html">VlogHammer</a>
  <a class="nav0" href="yosysjs.html">YosysJS</a>
</div>

<div id="main"><div><!-- begin of content -->
<h1>write_blif - write design to BLIF file</h1>
<pre>
    write_blif [options] [filename]

Write the current design to an BLIF file.

    -top top_module
        set the specified module as design top module

    -buf &lt;cell-type&gt; &lt;in-port&gt; &lt;out-port&gt;
        use cells of type &lt;cell-type&gt; with the specified port names for buffers

    -unbuf &lt;cell-type&gt; &lt;in-port&gt; &lt;out-port&gt;
        replace buffer cells with the specified name and port names with
        a .names statement that models a buffer

    -true &lt;cell-type&gt; &lt;out-port&gt;
    -false &lt;cell-type&gt; &lt;out-port&gt;
    -undef &lt;cell-type&gt; &lt;out-port&gt;
        use the specified cell types to drive nets that are constant 1, 0, or
        undefined. when '-' is used as &lt;cell-type&gt;, then &lt;out-port&gt; specifies
        the wire name to be used for the constant signal and no cell driving
        that wire is generated. when '+' is used as &lt;cell-type&gt;, then &lt;out-port&gt;
        specifies the wire name to be used for the constant signal and a .names
        statement is generated to drive the wire.

    -noalias
        if a net name is aliasing another net name, then by default a net
        without fanout is created that is driven by the other net. This option
        suppresses the generation of this nets without fanout.

The following options can be useful when the generated file is not going to be
read by a BLIF parser but a custom tool. It is recommended to not name the output
file *.blif when any of this options is used.

    -icells
        do not translate Yosys's internal gates to generic BLIF logic
        functions. Instead create .subckt or .gate lines for all cells.

    -gates
        print .gate instead of .subckt lines for all cells that are not
        instantiations of other modules from this design.

    -conn
        do not generate buffers for connected wires. instead use the
        non-standard .conn statement.

    -attr
        use the non-standard .attr statement to write cell attributes

    -param
        use the non-standard .param statement to write cell parameters

    -cname
        use the non-standard .cname statement to write cell names

    -iname, -iattr
        enable -cname and -attr functionality for .names statements
        (the .cname and .attr statements will be included in the BLIF
        output after the truth table for the .names statement)

    -blackbox
        write blackbox cells with .blackbox statement.

    -impltf
        do not write definitions for the $true, $false and $undef wires.

</pre>
</div></div><!-- end of content -->

</div><!-- /container -->

</body></html>
