
D:\Users\APM137\Desktop\Pruebas Irda\Prueba09_05\Code\Debug\FreeRTOSEx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d18  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08002dd8  08002dd8  00012dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002f14  08002f14  00012f14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002f18  08002f18  00012f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08002f1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000136c  20000014  08002f30  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001380  08002f30  00021380  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001f791  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004908  00000000  00000000  0003f7cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000809e  00000000  00000000  000440d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000dd0  00000000  00000000  0004c178  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000010a0  00000000  00000000  0004cf48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000095c8  00000000  00000000  0004dfe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004bc9  00000000  00000000  000575b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005c179  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002494  00000000  00000000  0005c1f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002dc0 	.word	0x08002dc0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08002dc0 	.word	0x08002dc0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000258:	b510      	push	{r4, lr}
 800025a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800025c:	f000 ff0c 	bl	8001078 <HAL_RCC_GetHCLKFreq>
 8000260:	21fa      	movs	r1, #250	; 0xfa
 8000262:	0089      	lsls	r1, r1, #2
 8000264:	f7ff ff6c 	bl	8000140 <__udivsi3>
 8000268:	f000 f870 	bl	800034c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800026c:	2001      	movs	r0, #1
 800026e:	2200      	movs	r2, #0
 8000270:	0021      	movs	r1, r4
 8000272:	4240      	negs	r0, r0
 8000274:	f000 f830 	bl	80002d8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000278:	2000      	movs	r0, #0
 800027a:	bd10      	pop	{r4, pc}

0800027c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800027c:	2310      	movs	r3, #16
 800027e:	4a06      	ldr	r2, [pc, #24]	; (8000298 <HAL_Init+0x1c>)
{
 8000280:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000282:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000284:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000286:	430b      	orrs	r3, r1
 8000288:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800028a:	f7ff ffe5 	bl	8000258 <HAL_InitTick>
  HAL_MspInit();
 800028e:	f002 fc55 	bl	8002b3c <HAL_MspInit>
}
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	40022000 	.word	0x40022000

0800029c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800029c:	4a02      	ldr	r2, [pc, #8]	; (80002a8 <HAL_IncTick+0xc>)
 800029e:	6813      	ldr	r3, [r2, #0]
 80002a0:	3301      	adds	r3, #1
 80002a2:	6013      	str	r3, [r2, #0]
}
 80002a4:	4770      	bx	lr
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000d78 	.word	0x20000d78

080002ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002ac:	4b01      	ldr	r3, [pc, #4]	; (80002b4 <HAL_GetTick+0x8>)
 80002ae:	6818      	ldr	r0, [r3, #0]
}
 80002b0:	4770      	bx	lr
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	20000d78 	.word	0x20000d78

080002b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80002ba:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002bc:	f7ff fff6 	bl	80002ac <HAL_GetTick>
  uint32_t wait = Delay;
 80002c0:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002c2:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80002c4:	1c63      	adds	r3, r4, #1
 80002c6:	1e5a      	subs	r2, r3, #1
 80002c8:	4193      	sbcs	r3, r2
 80002ca:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002cc:	f7ff ffee 	bl	80002ac <HAL_GetTick>
 80002d0:	1b40      	subs	r0, r0, r5
 80002d2:	42a0      	cmp	r0, r4
 80002d4:	d3fa      	bcc.n	80002cc <HAL_Delay+0x14>
  {
  }
}
 80002d6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002d8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002d8:	b570      	push	{r4, r5, r6, lr}
 80002da:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002dc:	2800      	cmp	r0, #0
 80002de:	da14      	bge.n	800030a <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002e0:	230f      	movs	r3, #15
 80002e2:	b2c0      	uxtb	r0, r0
 80002e4:	4003      	ands	r3, r0
 80002e6:	3b08      	subs	r3, #8
 80002e8:	4a11      	ldr	r2, [pc, #68]	; (8000330 <HAL_NVIC_SetPriority+0x58>)
 80002ea:	089b      	lsrs	r3, r3, #2
 80002ec:	009b      	lsls	r3, r3, #2
 80002ee:	189b      	adds	r3, r3, r2
 80002f0:	2203      	movs	r2, #3
 80002f2:	4010      	ands	r0, r2
 80002f4:	4090      	lsls	r0, r2
 80002f6:	32fc      	adds	r2, #252	; 0xfc
 80002f8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002fa:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002fc:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002fe:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	69dc      	ldr	r4, [r3, #28]
 8000302:	43ac      	bics	r4, r5
 8000304:	4321      	orrs	r1, r4
 8000306:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000308:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800030a:	2503      	movs	r5, #3
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	4028      	ands	r0, r5
 8000310:	40a8      	lsls	r0, r5
 8000312:	35fc      	adds	r5, #252	; 0xfc
 8000314:	002e      	movs	r6, r5
 8000316:	4a07      	ldr	r2, [pc, #28]	; (8000334 <HAL_NVIC_SetPriority+0x5c>)
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	189b      	adds	r3, r3, r2
 800031c:	22c0      	movs	r2, #192	; 0xc0
 800031e:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000320:	4029      	ands	r1, r5
 8000322:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000324:	0092      	lsls	r2, r2, #2
 8000326:	589c      	ldr	r4, [r3, r2]
 8000328:	43b4      	bics	r4, r6
 800032a:	4321      	orrs	r1, r4
 800032c:	5099      	str	r1, [r3, r2]
 800032e:	e7eb      	b.n	8000308 <HAL_NVIC_SetPriority+0x30>
 8000330:	e000ed00 	.word	0xe000ed00
 8000334:	e000e100 	.word	0xe000e100

08000338 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000338:	231f      	movs	r3, #31
 800033a:	4018      	ands	r0, r3
 800033c:	3b1e      	subs	r3, #30
 800033e:	4083      	lsls	r3, r0
 8000340:	4a01      	ldr	r2, [pc, #4]	; (8000348 <HAL_NVIC_EnableIRQ+0x10>)
 8000342:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000344:	4770      	bx	lr
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	e000e100 	.word	0xe000e100

0800034c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800034c:	4a09      	ldr	r2, [pc, #36]	; (8000374 <HAL_SYSTICK_Config+0x28>)
 800034e:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000350:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000352:	4293      	cmp	r3, r2
 8000354:	d80d      	bhi.n	8000372 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000356:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000358:	4a07      	ldr	r2, [pc, #28]	; (8000378 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800035a:	4808      	ldr	r0, [pc, #32]	; (800037c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800035c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800035e:	6a03      	ldr	r3, [r0, #32]
 8000360:	0609      	lsls	r1, r1, #24
 8000362:	021b      	lsls	r3, r3, #8
 8000364:	0a1b      	lsrs	r3, r3, #8
 8000366:	430b      	orrs	r3, r1
 8000368:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800036a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800036c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800036e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000370:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000372:	4770      	bx	lr
 8000374:	00ffffff 	.word	0x00ffffff
 8000378:	e000e010 	.word	0xe000e010
 800037c:	e000ed00 	.word	0xe000ed00

08000380 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000380:	4b05      	ldr	r3, [pc, #20]	; (8000398 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000382:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000384:	2804      	cmp	r0, #4
 8000386:	d102      	bne.n	800038e <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000388:	4310      	orrs	r0, r2
 800038a:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800038c:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800038e:	2104      	movs	r1, #4
 8000390:	438a      	bics	r2, r1
 8000392:	601a      	str	r2, [r3, #0]
}
 8000394:	e7fa      	b.n	800038c <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000396:	46c0      	nop			; (mov r8, r8)
 8000398:	e000e010 	.word	0xe000e010

0800039c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800039c:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800039e:	1c84      	adds	r4, r0, #2
 80003a0:	7fe3      	ldrb	r3, [r4, #31]
 80003a2:	2b02      	cmp	r3, #2
 80003a4:	d004      	beq.n	80003b0 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003a6:	2304      	movs	r3, #4
 80003a8:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80003aa:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80003ac:	0018      	movs	r0, r3
 80003ae:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80003b0:	210e      	movs	r1, #14
 80003b2:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80003b4:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	438a      	bics	r2, r1
 80003ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80003bc:	2201      	movs	r2, #1
 80003be:	6819      	ldr	r1, [r3, #0]
 80003c0:	4391      	bics	r1, r2
 80003c2:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80003c4:	0011      	movs	r1, r2
 80003c6:	40a9      	lsls	r1, r5
 80003c8:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80003ca:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80003cc:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 80003ce:	2400      	movs	r4, #0
 80003d0:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 80003d2:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80003d4:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 80003d6:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 80003d8:	42a2      	cmp	r2, r4
 80003da:	d0e7      	beq.n	80003ac <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 80003dc:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 80003de:	0023      	movs	r3, r4
 80003e0:	e7e4      	b.n	80003ac <HAL_DMA_Abort_IT+0x10>
	...

080003e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80003e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003e6:	680b      	ldr	r3, [r1, #0]
{ 
 80003e8:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003ea:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 80003ec:	2300      	movs	r3, #0
{ 
 80003ee:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003f0:	9a02      	ldr	r2, [sp, #8]
 80003f2:	40da      	lsrs	r2, r3
 80003f4:	d101      	bne.n	80003fa <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 80003f6:	b007      	add	sp, #28
 80003f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80003fa:	2201      	movs	r2, #1
 80003fc:	409a      	lsls	r2, r3
 80003fe:	9203      	str	r2, [sp, #12]
 8000400:	9903      	ldr	r1, [sp, #12]
 8000402:	9a02      	ldr	r2, [sp, #8]
 8000404:	400a      	ands	r2, r1
 8000406:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8000408:	d100      	bne.n	800040c <HAL_GPIO_Init+0x28>
 800040a:	e08c      	b.n	8000526 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800040c:	9a01      	ldr	r2, [sp, #4]
 800040e:	2110      	movs	r1, #16
 8000410:	6852      	ldr	r2, [r2, #4]
 8000412:	0016      	movs	r6, r2
 8000414:	438e      	bics	r6, r1
 8000416:	2e02      	cmp	r6, #2
 8000418:	d10e      	bne.n	8000438 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800041a:	2507      	movs	r5, #7
 800041c:	401d      	ands	r5, r3
 800041e:	00ad      	lsls	r5, r5, #2
 8000420:	3901      	subs	r1, #1
 8000422:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8000424:	08dc      	lsrs	r4, r3, #3
 8000426:	00a4      	lsls	r4, r4, #2
 8000428:	1904      	adds	r4, r0, r4
 800042a:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800042c:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 800042e:	9901      	ldr	r1, [sp, #4]
 8000430:	6909      	ldr	r1, [r1, #16]
 8000432:	40a9      	lsls	r1, r5
 8000434:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8000436:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000438:	2403      	movs	r4, #3
 800043a:	005f      	lsls	r7, r3, #1
 800043c:	40bc      	lsls	r4, r7
 800043e:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8000440:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000442:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000444:	4025      	ands	r5, r4
 8000446:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000448:	2503      	movs	r5, #3
 800044a:	4015      	ands	r5, r2
 800044c:	40bd      	lsls	r5, r7
 800044e:	4661      	mov	r1, ip
 8000450:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8000452:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000454:	2e01      	cmp	r6, #1
 8000456:	d80f      	bhi.n	8000478 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000458:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 800045a:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800045c:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800045e:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000460:	40bd      	lsls	r5, r7
 8000462:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000464:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8000466:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000468:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800046a:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800046c:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800046e:	2101      	movs	r1, #1
 8000470:	400d      	ands	r5, r1
 8000472:	409d      	lsls	r5, r3
 8000474:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000476:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000478:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800047a:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800047c:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800047e:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000480:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000482:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000484:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000486:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000488:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800048a:	420a      	tst	r2, r1
 800048c:	d04b      	beq.n	8000526 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800048e:	2101      	movs	r1, #1
 8000490:	4c26      	ldr	r4, [pc, #152]	; (800052c <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000492:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000494:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000496:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000498:	430d      	orrs	r5, r1
 800049a:	61a5      	str	r5, [r4, #24]
 800049c:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 800049e:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004a0:	400c      	ands	r4, r1
 80004a2:	9405      	str	r4, [sp, #20]
 80004a4:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80004a6:	240f      	movs	r4, #15
 80004a8:	4921      	ldr	r1, [pc, #132]	; (8000530 <HAL_GPIO_Init+0x14c>)
 80004aa:	00ad      	lsls	r5, r5, #2
 80004ac:	00b6      	lsls	r6, r6, #2
 80004ae:	186d      	adds	r5, r5, r1
 80004b0:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004b2:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 80004b4:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004b6:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80004b8:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004ba:	2400      	movs	r4, #0
 80004bc:	4288      	cmp	r0, r1
 80004be:	d00c      	beq.n	80004da <HAL_GPIO_Init+0xf6>
 80004c0:	491c      	ldr	r1, [pc, #112]	; (8000534 <HAL_GPIO_Init+0x150>)
 80004c2:	3401      	adds	r4, #1
 80004c4:	4288      	cmp	r0, r1
 80004c6:	d008      	beq.n	80004da <HAL_GPIO_Init+0xf6>
 80004c8:	491b      	ldr	r1, [pc, #108]	; (8000538 <HAL_GPIO_Init+0x154>)
 80004ca:	3401      	adds	r4, #1
 80004cc:	4288      	cmp	r0, r1
 80004ce:	d004      	beq.n	80004da <HAL_GPIO_Init+0xf6>
 80004d0:	491a      	ldr	r1, [pc, #104]	; (800053c <HAL_GPIO_Init+0x158>)
 80004d2:	3403      	adds	r4, #3
 80004d4:	4288      	cmp	r0, r1
 80004d6:	d100      	bne.n	80004da <HAL_GPIO_Init+0xf6>
 80004d8:	3c02      	subs	r4, #2
 80004da:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004dc:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004de:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 80004e0:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 80004e2:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 80004e4:	4c16      	ldr	r4, [pc, #88]	; (8000540 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004e6:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 80004e8:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 80004ea:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80004ec:	03d1      	lsls	r1, r2, #15
 80004ee:	d401      	bmi.n	80004f4 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004f0:	003e      	movs	r6, r7
 80004f2:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 80004f4:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 80004f6:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 80004f8:	9e00      	ldr	r6, [sp, #0]
 80004fa:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004fc:	0391      	lsls	r1, r2, #14
 80004fe:	d401      	bmi.n	8000504 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000500:	003e      	movs	r6, r7
 8000502:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000504:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8000506:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8000508:	9e00      	ldr	r6, [sp, #0]
 800050a:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800050c:	02d1      	lsls	r1, r2, #11
 800050e:	d401      	bmi.n	8000514 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000510:	003e      	movs	r6, r7
 8000512:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000514:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8000516:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8000518:	9f00      	ldr	r7, [sp, #0]
 800051a:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800051c:	0292      	lsls	r2, r2, #10
 800051e:	d401      	bmi.n	8000524 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000520:	402e      	ands	r6, r5
 8000522:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8000524:	60e7      	str	r7, [r4, #12]
    position++;
 8000526:	3301      	adds	r3, #1
 8000528:	e762      	b.n	80003f0 <HAL_GPIO_Init+0xc>
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	40021000 	.word	0x40021000
 8000530:	40010000 	.word	0x40010000
 8000534:	48000400 	.word	0x48000400
 8000538:	48000800 	.word	0x48000800
 800053c:	48000c00 	.word	0x48000c00
 8000540:	40010400 	.word	0x40010400

08000544 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000544:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t position = 0x00U;
 8000546:	2300      	movs	r3, #0

    if (iocurrent)
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 8000548:	2503      	movs	r5, #3
{
 800054a:	9101      	str	r1, [sp, #4]
  while ((GPIO_Pin >> position) != RESET)
 800054c:	9a01      	ldr	r2, [sp, #4]
 800054e:	40da      	lsrs	r2, r3
 8000550:	d100      	bne.n	8000554 <HAL_GPIO_DeInit+0x10>
      }
    }
    
    position++;
  }
}
 8000552:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    iocurrent = GPIO_Pin & (1U << position);
 8000554:	2701      	movs	r7, #1
 8000556:	409f      	lsls	r7, r3
 8000558:	9a01      	ldr	r2, [sp, #4]
 800055a:	403a      	ands	r2, r7
 800055c:	9200      	str	r2, [sp, #0]
    if (iocurrent)
 800055e:	d053      	beq.n	8000608 <HAL_GPIO_DeInit+0xc4>
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 8000560:	002c      	movs	r4, r5
 8000562:	0059      	lsls	r1, r3, #1
 8000564:	408c      	lsls	r4, r1
 8000566:	43e1      	mvns	r1, r4
 8000568:	6802      	ldr	r2, [r0, #0]
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800056a:	2607      	movs	r6, #7
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 800056c:	400a      	ands	r2, r1
 800056e:	6002      	str	r2, [r0, #0]
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000570:	08da      	lsrs	r2, r3, #3
 8000572:	0092      	lsls	r2, r2, #2
 8000574:	1882      	adds	r2, r0, r2
 8000576:	6a14      	ldr	r4, [r2, #32]
 8000578:	401e      	ands	r6, r3
 800057a:	46a4      	mov	ip, r4
 800057c:	240f      	movs	r4, #15
 800057e:	00b6      	lsls	r6, r6, #2
 8000580:	40b4      	lsls	r4, r6
 8000582:	0026      	movs	r6, r4
 8000584:	4664      	mov	r4, ip
 8000586:	43b4      	bics	r4, r6
 8000588:	6214      	str	r4, [r2, #32]
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800058a:	6882      	ldr	r2, [r0, #8]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800058c:	001c      	movs	r4, r3
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800058e:	400a      	ands	r2, r1
 8000590:	6082      	str	r2, [r0, #8]
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 8000592:	6842      	ldr	r2, [r0, #4]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8000594:	402c      	ands	r4, r5
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 8000596:	43ba      	bics	r2, r7
 8000598:	6042      	str	r2, [r0, #4]
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800059a:	68c2      	ldr	r2, [r0, #12]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800059c:	270f      	movs	r7, #15
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800059e:	4011      	ands	r1, r2
 80005a0:	60c1      	str	r1, [r0, #12]
      tmp = SYSCFG->EXTICR[position >> 2U];
 80005a2:	089a      	lsrs	r2, r3, #2
 80005a4:	4919      	ldr	r1, [pc, #100]	; (800060c <HAL_GPIO_DeInit+0xc8>)
 80005a6:	0092      	lsls	r2, r2, #2
 80005a8:	1852      	adds	r2, r2, r1
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005aa:	2190      	movs	r1, #144	; 0x90
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005ac:	00a4      	lsls	r4, r4, #2
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005ae:	05c9      	lsls	r1, r1, #23
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005b0:	40a7      	lsls	r7, r4
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005b2:	468c      	mov	ip, r1
      tmp = SYSCFG->EXTICR[position >> 2U];
 80005b4:	6896      	ldr	r6, [r2, #8]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005b6:	2100      	movs	r1, #0
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005b8:	403e      	ands	r6, r7
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005ba:	4560      	cmp	r0, ip
 80005bc:	d00f      	beq.n	80005de <HAL_GPIO_DeInit+0x9a>
 80005be:	4914      	ldr	r1, [pc, #80]	; (8000610 <HAL_GPIO_DeInit+0xcc>)
 80005c0:	468c      	mov	ip, r1
 80005c2:	2101      	movs	r1, #1
 80005c4:	4560      	cmp	r0, ip
 80005c6:	d00a      	beq.n	80005de <HAL_GPIO_DeInit+0x9a>
 80005c8:	4912      	ldr	r1, [pc, #72]	; (8000614 <HAL_GPIO_DeInit+0xd0>)
 80005ca:	468c      	mov	ip, r1
 80005cc:	2102      	movs	r1, #2
 80005ce:	4560      	cmp	r0, ip
 80005d0:	d005      	beq.n	80005de <HAL_GPIO_DeInit+0x9a>
 80005d2:	4911      	ldr	r1, [pc, #68]	; (8000618 <HAL_GPIO_DeInit+0xd4>)
 80005d4:	468c      	mov	ip, r1
 80005d6:	0029      	movs	r1, r5
 80005d8:	4560      	cmp	r0, ip
 80005da:	d000      	beq.n	80005de <HAL_GPIO_DeInit+0x9a>
 80005dc:	2105      	movs	r1, #5
 80005de:	40a1      	lsls	r1, r4
 80005e0:	428e      	cmp	r6, r1
 80005e2:	d111      	bne.n	8000608 <HAL_GPIO_DeInit+0xc4>
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80005e4:	9c00      	ldr	r4, [sp, #0]
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2U], tmp);
 80005e6:	6891      	ldr	r1, [r2, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80005e8:	43e4      	mvns	r4, r4
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2U], tmp);
 80005ea:	43b9      	bics	r1, r7
 80005ec:	6091      	str	r1, [r2, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80005ee:	4a0b      	ldr	r2, [pc, #44]	; (800061c <HAL_GPIO_DeInit+0xd8>)
 80005f0:	6811      	ldr	r1, [r2, #0]
 80005f2:	4021      	ands	r1, r4
 80005f4:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80005f6:	6851      	ldr	r1, [r2, #4]
 80005f8:	4021      	ands	r1, r4
 80005fa:	6051      	str	r1, [r2, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80005fc:	6891      	ldr	r1, [r2, #8]
 80005fe:	4021      	ands	r1, r4
 8000600:	6091      	str	r1, [r2, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8000602:	68d1      	ldr	r1, [r2, #12]
 8000604:	400c      	ands	r4, r1
 8000606:	60d4      	str	r4, [r2, #12]
    position++;
 8000608:	3301      	adds	r3, #1
 800060a:	e79f      	b.n	800054c <HAL_GPIO_DeInit+0x8>
 800060c:	40010000 	.word	0x40010000
 8000610:	48000400 	.word	0x48000400
 8000614:	48000800 	.word	0x48000800
 8000618:	48000c00 	.word	0x48000c00
 800061c:	40010400 	.word	0x40010400

08000620 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000620:	6900      	ldr	r0, [r0, #16]
 8000622:	4008      	ands	r0, r1
 8000624:	1e41      	subs	r1, r0, #1
 8000626:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8000628:	b2c0      	uxtb	r0, r0
  }
 800062a:	4770      	bx	lr

0800062c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800062c:	2a00      	cmp	r2, #0
 800062e:	d001      	beq.n	8000634 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000630:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000632:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000634:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000636:	e7fc      	b.n	8000632 <HAL_GPIO_WritePin+0x6>

08000638 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000638:	6943      	ldr	r3, [r0, #20]
 800063a:	4059      	eors	r1, r3
 800063c:	6141      	str	r1, [r0, #20]
}
 800063e:	4770      	bx	lr

08000640 <IRDA_EndRxTransfer>:
  * @retval None
  */
static void IRDA_EndRxTransfer(IRDA_HandleTypeDef *hirda)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000640:	6803      	ldr	r3, [r0, #0]
 8000642:	4906      	ldr	r1, [pc, #24]	; (800065c <IRDA_EndRxTransfer+0x1c>)
 8000644:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore hirda->RxState to Ready */
  hirda->RxState = HAL_IRDA_STATE_READY;
 8000646:	3036      	adds	r0, #54	; 0x36
  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000648:	400a      	ands	r2, r1
 800064a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 800064c:	689a      	ldr	r2, [r3, #8]
 800064e:	3123      	adds	r1, #35	; 0x23
 8000650:	31ff      	adds	r1, #255	; 0xff
 8000652:	438a      	bics	r2, r1
 8000654:	609a      	str	r2, [r3, #8]
  hirda->RxState = HAL_IRDA_STATE_READY;
 8000656:	2320      	movs	r3, #32
 8000658:	7003      	strb	r3, [r0, #0]
}
 800065a:	4770      	bx	lr
 800065c:	fffffedf 	.word	0xfffffedf

08000660 <IRDA_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef IRDA_WaitOnFlagUntilTimeout(IRDA_HandleTypeDef *hirda, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000662:	0004      	movs	r4, r0
 8000664:	000e      	movs	r6, r1
 8000666:	0017      	movs	r7, r2
 8000668:	001d      	movs	r5, r3
  while((__HAL_IRDA_GET_FLAG(hirda, Flag) ? SET : RESET) == Status)
 800066a:	6822      	ldr	r2, [r4, #0]
 800066c:	69d3      	ldr	r3, [r2, #28]
 800066e:	4033      	ands	r3, r6
 8000670:	429e      	cmp	r6, r3
 8000672:	d101      	bne.n	8000678 <IRDA_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8000674:	2000      	movs	r0, #0
 8000676:	e016      	b.n	80006a6 <IRDA_WaitOnFlagUntilTimeout.constprop.3+0x46>
    if(Timeout != HAL_MAX_DELAY)
 8000678:	1c6b      	adds	r3, r5, #1
 800067a:	d0f7      	beq.n	800066c <IRDA_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800067c:	2d00      	cmp	r5, #0
 800067e:	d113      	bne.n	80006a8 <IRDA_WaitOnFlagUntilTimeout.constprop.3+0x48>
        CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000680:	6823      	ldr	r3, [r4, #0]
 8000682:	490c      	ldr	r1, [pc, #48]	; (80006b4 <IRDA_WaitOnFlagUntilTimeout.constprop.3+0x54>)
 8000684:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(hirda);
 8000686:	2003      	movs	r0, #3
        CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000688:	400a      	ands	r2, r1
 800068a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 800068c:	689a      	ldr	r2, [r3, #8]
 800068e:	31a3      	adds	r1, #163	; 0xa3
 8000690:	31ff      	adds	r1, #255	; 0xff
 8000692:	438a      	bics	r2, r1
 8000694:	609a      	str	r2, [r3, #8]
        hirda->gState  = HAL_IRDA_STATE_READY;
 8000696:	0022      	movs	r2, r4
 8000698:	2320      	movs	r3, #32
 800069a:	3235      	adds	r2, #53	; 0x35
 800069c:	7013      	strb	r3, [r2, #0]
        hirda->RxState = HAL_IRDA_STATE_READY;
 800069e:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(hirda);
 80006a0:	2300      	movs	r3, #0
 80006a2:	3434      	adds	r4, #52	; 0x34
 80006a4:	7023      	strb	r3, [r4, #0]
}
 80006a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80006a8:	f7ff fe00 	bl	80002ac <HAL_GetTick>
 80006ac:	1bc0      	subs	r0, r0, r7
 80006ae:	4285      	cmp	r5, r0
 80006b0:	d2db      	bcs.n	800066a <IRDA_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80006b2:	e7e5      	b.n	8000680 <IRDA_WaitOnFlagUntilTimeout.constprop.3+0x20>
 80006b4:	fffffe5f 	.word	0xfffffe5f

080006b8 <HAL_IRDA_Init>:
{
 80006b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006ba:	1e04      	subs	r4, r0, #0
  if(hirda == NULL)
 80006bc:	d101      	bne.n	80006c2 <HAL_IRDA_Init+0xa>
    return HAL_ERROR;
 80006be:	2001      	movs	r0, #1
 80006c0:	e098      	b.n	80007f4 <HAL_IRDA_Init+0x13c>
  if(hirda->gState == HAL_IRDA_STATE_RESET)
 80006c2:	0007      	movs	r7, r0
 80006c4:	3735      	adds	r7, #53	; 0x35
 80006c6:	783b      	ldrb	r3, [r7, #0]
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d104      	bne.n	80006d8 <HAL_IRDA_Init+0x20>
    hirda->Lock = HAL_UNLOCKED;
 80006ce:	0002      	movs	r2, r0
 80006d0:	3234      	adds	r2, #52	; 0x34
 80006d2:	7013      	strb	r3, [r2, #0]
    HAL_IRDA_MspInit(hirda);
 80006d4:	f002 fa50 	bl	8002b78 <HAL_IRDA_MspInit>
  hirda->gState = HAL_IRDA_STATE_BUSY;
 80006d8:	2324      	movs	r3, #36	; 0x24
  __HAL_IRDA_DISABLE(hirda);
 80006da:	2201      	movs	r2, #1
 80006dc:	6825      	ldr	r5, [r4, #0]
  hirda->gState = HAL_IRDA_STATE_BUSY;
 80006de:	703b      	strb	r3, [r7, #0]
  __HAL_IRDA_DISABLE(hirda);
 80006e0:	682b      	ldr	r3, [r5, #0]
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 80006e2:	68e1      	ldr	r1, [r4, #12]
  __HAL_IRDA_DISABLE(hirda);
 80006e4:	4393      	bics	r3, r2
 80006e6:	602b      	str	r3, [r5, #0]
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 80006e8:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
 80006ea:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 80006ec:	430b      	orrs	r3, r1
 80006ee:	6921      	ldr	r1, [r4, #16]
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 80006f0:	4e41      	ldr	r6, [pc, #260]	; (80007f8 <HAL_IRDA_Init+0x140>)
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 80006f2:	430b      	orrs	r3, r1
  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
 80006f4:	4941      	ldr	r1, [pc, #260]	; (80007fc <HAL_IRDA_Init+0x144>)
 80006f6:	400a      	ands	r2, r1
 80006f8:	4313      	orrs	r3, r2
  MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode);
 80006fa:	2204      	movs	r2, #4
  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
 80006fc:	602b      	str	r3, [r5, #0]
  MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode);
 80006fe:	68ab      	ldr	r3, [r5, #8]
 8000700:	4393      	bics	r3, r2
 8000702:	8ae2      	ldrh	r2, [r4, #22]
 8000704:	4313      	orrs	r3, r2
  MODIFY_REG(hirda->Instance->GTPR, USART_GTPR_PSC, hirda->Init.Prescaler);
 8000706:	22ff      	movs	r2, #255	; 0xff
  MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode);
 8000708:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(hirda->Instance->GTPR, USART_GTPR_PSC, hirda->Init.Prescaler);
 800070a:	692b      	ldr	r3, [r5, #16]
 800070c:	4393      	bics	r3, r2
 800070e:	7d22      	ldrb	r2, [r4, #20]
 8000710:	4313      	orrs	r3, r2
 8000712:	612b      	str	r3, [r5, #16]
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 8000714:	42b5      	cmp	r5, r6
 8000716:	d10e      	bne.n	8000736 <HAL_IRDA_Init+0x7e>
 8000718:	2203      	movs	r2, #3
 800071a:	4b39      	ldr	r3, [pc, #228]	; (8000800 <HAL_IRDA_Init+0x148>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071e:	4013      	ands	r3, r2
  switch (clocksource)
 8000720:	4a38      	ldr	r2, [pc, #224]	; (8000804 <HAL_IRDA_Init+0x14c>)
 8000722:	5cd0      	ldrb	r0, [r2, r3]
 8000724:	2808      	cmp	r0, #8
 8000726:	d8ca      	bhi.n	80006be <HAL_IRDA_Init+0x6>
 8000728:	f7ff fcf6 	bl	8000118 <__gnu_thumb1_case_sqi>
 800072c:	c945c908 	.word	0xc945c908
 8000730:	c9c9c94f 	.word	0xc9c9c94f
 8000734:	54          	.byte	0x54
 8000735:	00          	.byte	0x00
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 8000736:	4b34      	ldr	r3, [pc, #208]	; (8000808 <HAL_IRDA_Init+0x150>)
 8000738:	429d      	cmp	r5, r3
 800073a:	d1c0      	bne.n	80006be <HAL_IRDA_Init+0x6>
      hirda->Instance->BRR = (uint16_t)((HAL_RCC_GetPCLK1Freq() + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 800073c:	f000 fca2 	bl	8001084 <HAL_RCC_GetPCLK1Freq>
 8000740:	6863      	ldr	r3, [r4, #4]
 8000742:	6861      	ldr	r1, [r4, #4]
 8000744:	085b      	lsrs	r3, r3, #1
 8000746:	1818      	adds	r0, r3, r0
 8000748:	f7ff fcfa 	bl	8000140 <__udivsi3>
 800074c:	b280      	uxth	r0, r0
 800074e:	60e8      	str	r0, [r5, #12]
  CLEAR_BIT(hirda->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
 8000750:	6823      	ldr	r3, [r4, #0]
 8000752:	492e      	ldr	r1, [pc, #184]	; (800080c <HAL_IRDA_Init+0x154>)
 8000754:	685a      	ldr	r2, [r3, #4]
 8000756:	400a      	ands	r2, r1
  CLEAR_BIT(hirda->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
 8000758:	2128      	movs	r1, #40	; 0x28
  CLEAR_BIT(hirda->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
 800075a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(hirda->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
 800075c:	689a      	ldr	r2, [r3, #8]
 800075e:	438a      	bics	r2, r1
 8000760:	609a      	str	r2, [r3, #8]
  hirda->Instance->CR3 |= USART_CR3_IREN;
 8000762:	2202      	movs	r2, #2
 8000764:	6899      	ldr	r1, [r3, #8]
 8000766:	430a      	orrs	r2, r1
 8000768:	609a      	str	r2, [r3, #8]
  __HAL_IRDA_ENABLE(hirda);
 800076a:	2201      	movs	r2, #1
 800076c:	6819      	ldr	r1, [r3, #0]
 800076e:	430a      	orrs	r2, r1
 8000770:	601a      	str	r2, [r3, #0]
  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8000772:	2300      	movs	r3, #0
 8000774:	63a3      	str	r3, [r4, #56]	; 0x38
  tickstart = HAL_GetTick();
 8000776:	f7ff fd99 	bl	80002ac <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(hirda->Instance))
 800077a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800077c:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(hirda->Instance))
 800077e:	42b3      	cmp	r3, r6
 8000780:	d110      	bne.n	80007a4 <HAL_IRDA_Init+0xec>
    if((hirda->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8000782:	6833      	ldr	r3, [r6, #0]
 8000784:	071b      	lsls	r3, r3, #28
 8000786:	d42a      	bmi.n	80007de <HAL_IRDA_Init+0x126>
    if((hirda->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8000788:	6823      	ldr	r3, [r4, #0]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	075b      	lsls	r3, r3, #29
 800078e:	d509      	bpl.n	80007a4 <HAL_IRDA_Init+0xec>
      if(IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_REACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
 8000790:	23fa      	movs	r3, #250	; 0xfa
 8000792:	2180      	movs	r1, #128	; 0x80
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	002a      	movs	r2, r5
 8000798:	03c9      	lsls	r1, r1, #15
 800079a:	0020      	movs	r0, r4
 800079c:	f7ff ff60 	bl	8000660 <IRDA_WaitOnFlagUntilTimeout.constprop.3>
 80007a0:	2800      	cmp	r0, #0
 80007a2:	d126      	bne.n	80007f2 <HAL_IRDA_Init+0x13a>
  hirda->RxState = HAL_IRDA_STATE_READY;
 80007a4:	0022      	movs	r2, r4
  hirda->gState  = HAL_IRDA_STATE_READY;
 80007a6:	2320      	movs	r3, #32
  __HAL_UNLOCK(hirda);
 80007a8:	2000      	movs	r0, #0
  hirda->RxState = HAL_IRDA_STATE_READY;
 80007aa:	3236      	adds	r2, #54	; 0x36
  __HAL_UNLOCK(hirda);
 80007ac:	3434      	adds	r4, #52	; 0x34
  hirda->gState  = HAL_IRDA_STATE_READY;
 80007ae:	703b      	strb	r3, [r7, #0]
  hirda->RxState = HAL_IRDA_STATE_READY;
 80007b0:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(hirda);
 80007b2:	7020      	strb	r0, [r4, #0]
 80007b4:	e01e      	b.n	80007f4 <HAL_IRDA_Init+0x13c>
      hirda->Instance->BRR = (uint16_t)((HSI_VALUE + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 80007b6:	6863      	ldr	r3, [r4, #4]
 80007b8:	0858      	lsrs	r0, r3, #1
 80007ba:	4b15      	ldr	r3, [pc, #84]	; (8000810 <HAL_IRDA_Init+0x158>)
      hirda->Instance->BRR = (uint16_t)((LSE_VALUE  + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 80007bc:	6861      	ldr	r1, [r4, #4]
 80007be:	18c0      	adds	r0, r0, r3
 80007c0:	f7ff fcbe 	bl	8000140 <__udivsi3>
 80007c4:	b280      	uxth	r0, r0
 80007c6:	60f0      	str	r0, [r6, #12]
 80007c8:	e7c2      	b.n	8000750 <HAL_IRDA_Init+0x98>
      hirda->Instance->BRR = (uint16_t)((HAL_RCC_GetSysClockFreq() + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 80007ca:	f000 fb8d 	bl	8000ee8 <HAL_RCC_GetSysClockFreq>
 80007ce:	6863      	ldr	r3, [r4, #4]
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	e7f3      	b.n	80007bc <HAL_IRDA_Init+0x104>
      hirda->Instance->BRR = (uint16_t)((LSE_VALUE  + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 80007d4:	6863      	ldr	r3, [r4, #4]
 80007d6:	0858      	lsrs	r0, r3, #1
 80007d8:	2380      	movs	r3, #128	; 0x80
 80007da:	021b      	lsls	r3, r3, #8
 80007dc:	e7ee      	b.n	80007bc <HAL_IRDA_Init+0x104>
      if(IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_TEACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
 80007de:	23fa      	movs	r3, #250	; 0xfa
 80007e0:	2180      	movs	r1, #128	; 0x80
 80007e2:	009b      	lsls	r3, r3, #2
 80007e4:	002a      	movs	r2, r5
 80007e6:	0389      	lsls	r1, r1, #14
 80007e8:	0020      	movs	r0, r4
 80007ea:	f7ff ff39 	bl	8000660 <IRDA_WaitOnFlagUntilTimeout.constprop.3>
 80007ee:	2800      	cmp	r0, #0
 80007f0:	d0ca      	beq.n	8000788 <HAL_IRDA_Init+0xd0>
        return HAL_TIMEOUT;
 80007f2:	2003      	movs	r0, #3
}
 80007f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	40013800 	.word	0x40013800
 80007fc:	ffffe9f3 	.word	0xffffe9f3
 8000800:	40021000 	.word	0x40021000
 8000804:	08002df8 	.word	0x08002df8
 8000808:	40004400 	.word	0x40004400
 800080c:	ffff87ff 	.word	0xffff87ff
 8000810:	007a1200 	.word	0x007a1200

08000814 <HAL_IRDA_DeInit>:
{
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000818:	2001      	movs	r0, #1
  if(hirda == NULL)
 800081a:	2c00      	cmp	r4, #0
 800081c:	d013      	beq.n	8000846 <HAL_IRDA_DeInit+0x32>
  hirda->gState = HAL_IRDA_STATE_BUSY;
 800081e:	0025      	movs	r5, r4
 8000820:	2324      	movs	r3, #36	; 0x24
 8000822:	3535      	adds	r5, #53	; 0x35
  HAL_IRDA_MspDeInit(hirda);
 8000824:	0020      	movs	r0, r4
  hirda->gState = HAL_IRDA_STATE_BUSY;
 8000826:	702b      	strb	r3, [r5, #0]
  HAL_IRDA_MspDeInit(hirda);
 8000828:	f002 f9fc 	bl	8002c24 <HAL_IRDA_MspDeInit>
  __HAL_IRDA_DISABLE(hirda);
 800082c:	2101      	movs	r1, #1
 800082e:	6822      	ldr	r2, [r4, #0]
  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8000830:	2000      	movs	r0, #0
  __HAL_IRDA_DISABLE(hirda);
 8000832:	6813      	ldr	r3, [r2, #0]
 8000834:	438b      	bics	r3, r1
 8000836:	6013      	str	r3, [r2, #0]
  hirda->RxState   = HAL_IRDA_STATE_RESET;
 8000838:	0023      	movs	r3, r4
  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 800083a:	63a0      	str	r0, [r4, #56]	; 0x38
  hirda->RxState   = HAL_IRDA_STATE_RESET;
 800083c:	3336      	adds	r3, #54	; 0x36
  __HAL_UNLOCK(hirda);
 800083e:	3434      	adds	r4, #52	; 0x34
  hirda->gState    = HAL_IRDA_STATE_RESET;
 8000840:	7028      	strb	r0, [r5, #0]
  hirda->RxState   = HAL_IRDA_STATE_RESET;
 8000842:	7018      	strb	r0, [r3, #0]
  __HAL_UNLOCK(hirda);
 8000844:	7020      	strb	r0, [r4, #0]
}
 8000846:	bd70      	pop	{r4, r5, r6, pc}

08000848 <HAL_IRDA_Transmit_IT>:
{
 8000848:	b570      	push	{r4, r5, r6, lr}
  if(hirda->gState == HAL_IRDA_STATE_READY)
 800084a:	0006      	movs	r6, r0
 800084c:	3635      	adds	r6, #53	; 0x35
 800084e:	7833      	ldrb	r3, [r6, #0]
{
 8000850:	0004      	movs	r4, r0
    return HAL_BUSY;
 8000852:	2002      	movs	r0, #2
  if(hirda->gState == HAL_IRDA_STATE_READY)
 8000854:	2b20      	cmp	r3, #32
 8000856:	d122      	bne.n	800089e <HAL_IRDA_Transmit_IT+0x56>
      return HAL_ERROR;
 8000858:	3801      	subs	r0, #1
    if((pData == NULL) || (Size == 0U))
 800085a:	2900      	cmp	r1, #0
 800085c:	d01f      	beq.n	800089e <HAL_IRDA_Transmit_IT+0x56>
 800085e:	2a00      	cmp	r2, #0
 8000860:	d01d      	beq.n	800089e <HAL_IRDA_Transmit_IT+0x56>
    if ((hirda->Init.WordLength == UART_WORDLENGTH_9B) && (hirda->Init.Parity == UART_PARITY_NONE))
 8000862:	2380      	movs	r3, #128	; 0x80
 8000864:	68a5      	ldr	r5, [r4, #8]
 8000866:	015b      	lsls	r3, r3, #5
 8000868:	429d      	cmp	r5, r3
 800086a:	d104      	bne.n	8000876 <HAL_IRDA_Transmit_IT+0x2e>
 800086c:	68e3      	ldr	r3, [r4, #12]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d101      	bne.n	8000876 <HAL_IRDA_Transmit_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 8000872:	4201      	tst	r1, r0
 8000874:	d113      	bne.n	800089e <HAL_IRDA_Transmit_IT+0x56>
    __HAL_LOCK(hirda);
 8000876:	0025      	movs	r5, r4
 8000878:	3534      	adds	r5, #52	; 0x34
 800087a:	782b      	ldrb	r3, [r5, #0]
    return HAL_BUSY;
 800087c:	2002      	movs	r0, #2
    __HAL_LOCK(hirda);
 800087e:	2b01      	cmp	r3, #1
 8000880:	d00d      	beq.n	800089e <HAL_IRDA_Transmit_IT+0x56>
    hirda->TxXferCount = Size;
 8000882:	83e2      	strh	r2, [r4, #30]
    hirda->TxXferSize = Size;
 8000884:	83a2      	strh	r2, [r4, #28]
    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8000886:	2300      	movs	r3, #0
    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
 8000888:	2221      	movs	r2, #33	; 0x21
    hirda->pTxBuffPtr = pData;
 800088a:	61a1      	str	r1, [r4, #24]
    SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 800088c:	6821      	ldr	r1, [r4, #0]
    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 800088e:	63a3      	str	r3, [r4, #56]	; 0x38
    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
 8000890:	7032      	strb	r2, [r6, #0]
    SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 8000892:	6808      	ldr	r0, [r1, #0]
 8000894:	325f      	adds	r2, #95	; 0x5f
 8000896:	4302      	orrs	r2, r0
    return HAL_OK;
 8000898:	0018      	movs	r0, r3
    __HAL_UNLOCK(hirda);
 800089a:	702b      	strb	r3, [r5, #0]
    SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 800089c:	600a      	str	r2, [r1, #0]
}
 800089e:	bd70      	pop	{r4, r5, r6, pc}

080008a0 <HAL_IRDA_Receive_IT>:
{
 80008a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hirda->RxState == HAL_IRDA_STATE_READY)
 80008a2:	0006      	movs	r6, r0
 80008a4:	3636      	adds	r6, #54	; 0x36
 80008a6:	7834      	ldrb	r4, [r6, #0]
{
 80008a8:	0003      	movs	r3, r0
    return HAL_BUSY;
 80008aa:	2002      	movs	r0, #2
  if(hirda->RxState == HAL_IRDA_STATE_READY)
 80008ac:	2c20      	cmp	r4, #32
 80008ae:	d130      	bne.n	8000912 <HAL_IRDA_Receive_IT+0x72>
      return HAL_ERROR;
 80008b0:	3801      	subs	r0, #1
    if((pData == NULL) || (Size == 0U))
 80008b2:	2900      	cmp	r1, #0
 80008b4:	d02d      	beq.n	8000912 <HAL_IRDA_Receive_IT+0x72>
 80008b6:	2a00      	cmp	r2, #0
 80008b8:	d02b      	beq.n	8000912 <HAL_IRDA_Receive_IT+0x72>
    if ((hirda->Init.WordLength == UART_WORDLENGTH_9B) && (hirda->Init.Parity == UART_PARITY_NONE))
 80008ba:	2480      	movs	r4, #128	; 0x80
 80008bc:	689d      	ldr	r5, [r3, #8]
 80008be:	0164      	lsls	r4, r4, #5
 80008c0:	42a5      	cmp	r5, r4
 80008c2:	d104      	bne.n	80008ce <HAL_IRDA_Receive_IT+0x2e>
 80008c4:	68dc      	ldr	r4, [r3, #12]
 80008c6:	2c00      	cmp	r4, #0
 80008c8:	d101      	bne.n	80008ce <HAL_IRDA_Receive_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 80008ca:	4201      	tst	r1, r0
 80008cc:	d121      	bne.n	8000912 <HAL_IRDA_Receive_IT+0x72>
    __HAL_LOCK(hirda);
 80008ce:	001c      	movs	r4, r3
 80008d0:	3434      	adds	r4, #52	; 0x34
 80008d2:	7827      	ldrb	r7, [r4, #0]
    return HAL_BUSY;
 80008d4:	2002      	movs	r0, #2
    __HAL_LOCK(hirda);
 80008d6:	2f01      	cmp	r7, #1
 80008d8:	d01b      	beq.n	8000912 <HAL_IRDA_Receive_IT+0x72>
 80008da:	3801      	subs	r0, #1
 80008dc:	7020      	strb	r0, [r4, #0]
    hirda->RxXferSize = Size;
 80008de:	849a      	strh	r2, [r3, #36]	; 0x24
    hirda->RxXferCount = Size;
 80008e0:	84da      	strh	r2, [r3, #38]	; 0x26
    IRDA_MASK_COMPUTATION(hirda);
 80008e2:	2280      	movs	r2, #128	; 0x80
    hirda->pRxBuffPtr = pData;
 80008e4:	6219      	str	r1, [r3, #32]
    IRDA_MASK_COMPUTATION(hirda);
 80008e6:	0152      	lsls	r2, r2, #5
 80008e8:	4295      	cmp	r5, r2
 80008ea:	d115      	bne.n	8000918 <HAL_IRDA_Receive_IT+0x78>
 80008ec:	68da      	ldr	r2, [r3, #12]
 80008ee:	2a00      	cmp	r2, #0
 80008f0:	d110      	bne.n	8000914 <HAL_IRDA_Receive_IT+0x74>
 80008f2:	4a0d      	ldr	r2, [pc, #52]	; (8000928 <HAL_IRDA_Receive_IT+0x88>)
 80008f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 80008f6:	2000      	movs	r0, #0
    hirda->RxState = HAL_IRDA_STATE_BUSY_RX;
 80008f8:	2222      	movs	r2, #34	; 0x22
    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 80008fa:	6398      	str	r0, [r3, #56]	; 0x38
    SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE| USART_CR1_RXNEIE);
 80008fc:	681b      	ldr	r3, [r3, #0]
    hirda->RxState = HAL_IRDA_STATE_BUSY_RX;
 80008fe:	7032      	strb	r2, [r6, #0]
    SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE| USART_CR1_RXNEIE);
 8000900:	6819      	ldr	r1, [r3, #0]
 8000902:	32fe      	adds	r2, #254	; 0xfe
 8000904:	430a      	orrs	r2, r1
    __HAL_UNLOCK(hirda);
 8000906:	7020      	strb	r0, [r4, #0]
    SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE| USART_CR1_RXNEIE);
 8000908:	601a      	str	r2, [r3, #0]
    SET_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 800090a:	2201      	movs	r2, #1
 800090c:	6899      	ldr	r1, [r3, #8]
 800090e:	430a      	orrs	r2, r1
 8000910:	609a      	str	r2, [r3, #8]
}
 8000912:	bdf0      	pop	{r4, r5, r6, r7, pc}
    IRDA_MASK_COMPUTATION(hirda);
 8000914:	22ff      	movs	r2, #255	; 0xff
 8000916:	e7ed      	b.n	80008f4 <HAL_IRDA_Receive_IT+0x54>
 8000918:	2d00      	cmp	r5, #0
 800091a:	d1ec      	bne.n	80008f6 <HAL_IRDA_Receive_IT+0x56>
 800091c:	68da      	ldr	r2, [r3, #12]
 800091e:	2a00      	cmp	r2, #0
 8000920:	d0f8      	beq.n	8000914 <HAL_IRDA_Receive_IT+0x74>
 8000922:	227f      	movs	r2, #127	; 0x7f
 8000924:	e7e6      	b.n	80008f4 <HAL_IRDA_Receive_IT+0x54>
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	000001ff 	.word	0x000001ff

0800092c <IRDA_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = hirda->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
 800092c:	0002      	movs	r2, r0
{
 800092e:	b570      	push	{r4, r5, r6, lr}
  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
 8000930:	3236      	adds	r2, #54	; 0x36
 8000932:	7811      	ldrb	r1, [r2, #0]
 8000934:	6803      	ldr	r3, [r0, #0]
 8000936:	2922      	cmp	r1, #34	; 0x22
 8000938:	d129      	bne.n	800098e <IRDA_Receive_IT+0x62>
  {
    uhdata = (uint16_t) READ_REG(hirda->Instance->RDR);
    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 800093a:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = hirda->Mask;
 800093c:	8d05      	ldrh	r5, [r0, #40]	; 0x28
    uhdata = (uint16_t) READ_REG(hirda->Instance->RDR);
 800093e:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 8000940:	0164      	lsls	r4, r4, #5
 8000942:	4029      	ands	r1, r5
 8000944:	6885      	ldr	r5, [r0, #8]
 8000946:	6a03      	ldr	r3, [r0, #32]
 8000948:	42a5      	cmp	r5, r4
 800094a:	d11c      	bne.n	8000986 <IRDA_Receive_IT+0x5a>
 800094c:	68c4      	ldr	r4, [r0, #12]
 800094e:	2c00      	cmp	r4, #0
 8000950:	d119      	bne.n	8000986 <IRDA_Receive_IT+0x5a>
    {
      tmp = (uint16_t*) hirda->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8000952:	8019      	strh	r1, [r3, #0]
      hirda->pRxBuffPtr +=2U;
 8000954:	3302      	adds	r3, #2
 8000956:	6203      	str	r3, [r0, #32]
      HAL_IRDA_RxCpltCallback(hirda);

      return HAL_OK;
    }

    return HAL_OK;
 8000958:	2400      	movs	r4, #0
    if(--hirda->RxXferCount == 0U)
 800095a:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 800095c:	3b01      	subs	r3, #1
 800095e:	b29b      	uxth	r3, r3
 8000960:	84c3      	strh	r3, [r0, #38]	; 0x26
 8000962:	42a3      	cmp	r3, r4
 8000964:	d10d      	bne.n	8000982 <IRDA_Receive_IT+0x56>
      CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000966:	6803      	ldr	r3, [r0, #0]
 8000968:	4d0c      	ldr	r5, [pc, #48]	; (800099c <IRDA_Receive_IT+0x70>)
 800096a:	6819      	ldr	r1, [r3, #0]
 800096c:	4029      	ands	r1, r5
 800096e:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8000970:	6899      	ldr	r1, [r3, #8]
 8000972:	3523      	adds	r5, #35	; 0x23
 8000974:	35ff      	adds	r5, #255	; 0xff
 8000976:	43a9      	bics	r1, r5
 8000978:	6099      	str	r1, [r3, #8]
      hirda->RxState = HAL_IRDA_STATE_READY;
 800097a:	2320      	movs	r3, #32
 800097c:	7013      	strb	r3, [r2, #0]
      HAL_IRDA_RxCpltCallback(hirda);
 800097e:	f001 ffe5 	bl	800294c <HAL_IRDA_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_IRDA_SEND_REQ(hirda, IRDA_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 8000982:	0020      	movs	r0, r4
 8000984:	bd70      	pop	{r4, r5, r6, pc}
      *hirda->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8000986:	1c5c      	adds	r4, r3, #1
 8000988:	6204      	str	r4, [r0, #32]
 800098a:	7019      	strb	r1, [r3, #0]
 800098c:	e7e4      	b.n	8000958 <IRDA_Receive_IT+0x2c>
    __HAL_IRDA_SEND_REQ(hirda, IRDA_RXDATA_FLUSH_REQUEST);
 800098e:	2208      	movs	r2, #8
 8000990:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 8000992:	2402      	movs	r4, #2
    __HAL_IRDA_SEND_REQ(hirda, IRDA_RXDATA_FLUSH_REQUEST);
 8000994:	430a      	orrs	r2, r1
 8000996:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8000998:	e7f3      	b.n	8000982 <IRDA_Receive_IT+0x56>
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	fffffedf 	.word	0xfffffedf

080009a0 <HAL_IRDA_ErrorCallback>:
 80009a0:	4770      	bx	lr
	...

080009a4 <HAL_IRDA_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80009a4:	210f      	movs	r1, #15
  uint32_t isrflags   = READ_REG(hirda->Instance->ISR);
 80009a6:	6803      	ldr	r3, [r0, #0]
{
 80009a8:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(hirda->Instance->ISR);
 80009aa:	69da      	ldr	r2, [r3, #28]
{
 80009ac:	0004      	movs	r4, r0
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80009ae:	4011      	ands	r1, r2
  uint32_t cr1its     = READ_REG(hirda->Instance->CR1);
 80009b0:	6818      	ldr	r0, [r3, #0]
  if (errorflags == RESET)
 80009b2:	d108      	bne.n	80009c6 <HAL_IRDA_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80009b4:	2520      	movs	r5, #32
 80009b6:	422a      	tst	r2, r5
 80009b8:	d005      	beq.n	80009c6 <HAL_IRDA_IRQHandler+0x22>
 80009ba:	4228      	tst	r0, r5
 80009bc:	d003      	beq.n	80009c6 <HAL_IRDA_IRQHandler+0x22>
      IRDA_Receive_IT(hirda);
 80009be:	0020      	movs	r0, r4
 80009c0:	f7ff ffb4 	bl	800092c <IRDA_Receive_IT>
}
 80009c4:	bd70      	pop	{r4, r5, r6, pc}
  cr3its = READ_REG(hirda->Instance->CR3);
 80009c6:	689d      	ldr	r5, [r3, #8]
  if(   (errorflags != RESET) 
 80009c8:	2900      	cmp	r1, #0
 80009ca:	d060      	beq.n	8000a8e <HAL_IRDA_IRQHandler+0xea>
     && (    ((cr3its & USART_CR3_EIE) != RESET)
 80009cc:	2101      	movs	r1, #1
 80009ce:	400d      	ands	r5, r1
 80009d0:	d103      	bne.n	80009da <HAL_IRDA_IRQHandler+0x36>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80009d2:	2690      	movs	r6, #144	; 0x90
 80009d4:	0076      	lsls	r6, r6, #1
 80009d6:	4230      	tst	r0, r6
 80009d8:	d059      	beq.n	8000a8e <HAL_IRDA_IRQHandler+0xea>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80009da:	420a      	tst	r2, r1
 80009dc:	d005      	beq.n	80009ea <HAL_IRDA_IRQHandler+0x46>
 80009de:	05c6      	lsls	r6, r0, #23
 80009e0:	d503      	bpl.n	80009ea <HAL_IRDA_IRQHandler+0x46>
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_PEF);
 80009e2:	6219      	str	r1, [r3, #32]
      hirda->ErrorCode |= HAL_IRDA_ERROR_PE;
 80009e4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80009e6:	4331      	orrs	r1, r6
 80009e8:	63a1      	str	r1, [r4, #56]	; 0x38
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80009ea:	2102      	movs	r1, #2
 80009ec:	420a      	tst	r2, r1
 80009ee:	d006      	beq.n	80009fe <HAL_IRDA_IRQHandler+0x5a>
 80009f0:	2d00      	cmp	r5, #0
 80009f2:	d004      	beq.n	80009fe <HAL_IRDA_IRQHandler+0x5a>
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_FEF);
 80009f4:	6219      	str	r1, [r3, #32]
      hirda->ErrorCode |= HAL_IRDA_ERROR_FE;
 80009f6:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80009f8:	1849      	adds	r1, r1, r1
 80009fa:	4331      	orrs	r1, r6
 80009fc:	63a1      	str	r1, [r4, #56]	; 0x38
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80009fe:	2104      	movs	r1, #4
 8000a00:	420a      	tst	r2, r1
 8000a02:	d006      	beq.n	8000a12 <HAL_IRDA_IRQHandler+0x6e>
 8000a04:	2d00      	cmp	r5, #0
 8000a06:	d004      	beq.n	8000a12 <HAL_IRDA_IRQHandler+0x6e>
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_NEF);
 8000a08:	6219      	str	r1, [r3, #32]
      hirda->ErrorCode |= HAL_IRDA_ERROR_NE;
 8000a0a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8000a0c:	3902      	subs	r1, #2
 8000a0e:	4331      	orrs	r1, r6
 8000a10:	63a1      	str	r1, [r4, #56]	; 0x38
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8000a12:	0711      	lsls	r1, r2, #28
 8000a14:	d508      	bpl.n	8000a28 <HAL_IRDA_IRQHandler+0x84>
 8000a16:	0681      	lsls	r1, r0, #26
 8000a18:	d401      	bmi.n	8000a1e <HAL_IRDA_IRQHandler+0x7a>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8000a1a:	2d00      	cmp	r5, #0
 8000a1c:	d004      	beq.n	8000a28 <HAL_IRDA_IRQHandler+0x84>
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_OREF);
 8000a1e:	2108      	movs	r1, #8
 8000a20:	6219      	str	r1, [r3, #32]
      hirda->ErrorCode |= HAL_IRDA_ERROR_ORE;
 8000a22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000a24:	4319      	orrs	r1, r3
 8000a26:	63a1      	str	r1, [r4, #56]	; 0x38
    if(hirda->ErrorCode != HAL_IRDA_ERROR_NONE)
 8000a28:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d0ca      	beq.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000a2e:	2320      	movs	r3, #32
 8000a30:	421a      	tst	r2, r3
 8000a32:	d004      	beq.n	8000a3e <HAL_IRDA_IRQHandler+0x9a>
 8000a34:	4218      	tst	r0, r3
 8000a36:	d002      	beq.n	8000a3e <HAL_IRDA_IRQHandler+0x9a>
        IRDA_Receive_IT(hirda);
 8000a38:	0020      	movs	r0, r4
 8000a3a:	f7ff ff77 	bl	800092c <IRDA_Receive_IT>
      if (((hirda->ErrorCode & HAL_IRDA_ERROR_ORE) != RESET) ||
 8000a3e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        IRDA_EndRxTransfer(hirda);
 8000a40:	0020      	movs	r0, r4
      if (((hirda->ErrorCode & HAL_IRDA_ERROR_ORE) != RESET) ||
 8000a42:	071b      	lsls	r3, r3, #28
 8000a44:	d404      	bmi.n	8000a50 <HAL_IRDA_IRQHandler+0xac>
          (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)))
 8000a46:	6823      	ldr	r3, [r4, #0]
 8000a48:	689d      	ldr	r5, [r3, #8]
 8000a4a:	2340      	movs	r3, #64	; 0x40
 8000a4c:	401d      	ands	r5, r3
      if (((hirda->ErrorCode & HAL_IRDA_ERROR_ORE) != RESET) ||
 8000a4e:	d01a      	beq.n	8000a86 <HAL_IRDA_IRQHandler+0xe2>
        IRDA_EndRxTransfer(hirda);
 8000a50:	f7ff fdf6 	bl	8000640 <IRDA_EndRxTransfer>
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 8000a54:	2140      	movs	r1, #64	; 0x40
 8000a56:	6823      	ldr	r3, [r4, #0]
 8000a58:	689a      	ldr	r2, [r3, #8]
 8000a5a:	420a      	tst	r2, r1
 8000a5c:	d00f      	beq.n	8000a7e <HAL_IRDA_IRQHandler+0xda>
          CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
 8000a5e:	689a      	ldr	r2, [r3, #8]
          if(hirda->hdmarx != NULL)
 8000a60:	6b20      	ldr	r0, [r4, #48]	; 0x30
          CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
 8000a62:	438a      	bics	r2, r1
 8000a64:	609a      	str	r2, [r3, #8]
          if(hirda->hdmarx != NULL)
 8000a66:	2800      	cmp	r0, #0
 8000a68:	d009      	beq.n	8000a7e <HAL_IRDA_IRQHandler+0xda>
            hirda->hdmarx->XferAbortCallback = IRDA_DMAAbortOnError;
 8000a6a:	4b29      	ldr	r3, [pc, #164]	; (8000b10 <HAL_IRDA_IRQHandler+0x16c>)
 8000a6c:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(hirda->hdmarx) != HAL_OK)
 8000a6e:	f7ff fc95 	bl	800039c <HAL_DMA_Abort_IT>
 8000a72:	2800      	cmp	r0, #0
 8000a74:	d0a6      	beq.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
              hirda->hdmarx->XferAbortCallback(hirda->hdmarx);
 8000a76:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000a78:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000a7a:	4798      	blx	r3
 8000a7c:	e7a2      	b.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
            HAL_IRDA_ErrorCallback(hirda);
 8000a7e:	0020      	movs	r0, r4
 8000a80:	f7ff ff8e 	bl	80009a0 <HAL_IRDA_ErrorCallback>
 8000a84:	e79e      	b.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
        HAL_IRDA_ErrorCallback(hirda);
 8000a86:	f7ff ff8b 	bl	80009a0 <HAL_IRDA_ErrorCallback>
        hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8000a8a:	63a5      	str	r5, [r4, #56]	; 0x38
 8000a8c:	e79a      	b.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8000a8e:	2180      	movs	r1, #128	; 0x80
 8000a90:	420a      	tst	r2, r1
 8000a92:	d02b      	beq.n	8000aec <HAL_IRDA_IRQHandler+0x148>
 8000a94:	4208      	tst	r0, r1
 8000a96:	d029      	beq.n	8000aec <HAL_IRDA_IRQHandler+0x148>
  if(hirda->gState == HAL_IRDA_STATE_BUSY_TX)
 8000a98:	0022      	movs	r2, r4
 8000a9a:	3235      	adds	r2, #53	; 0x35
 8000a9c:	7812      	ldrb	r2, [r2, #0]
 8000a9e:	2a21      	cmp	r2, #33	; 0x21
 8000aa0:	d000      	beq.n	8000aa4 <HAL_IRDA_IRQHandler+0x100>
 8000aa2:	e78f      	b.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
    if(hirda->TxXferCount == 0U)
 8000aa4:	8be2      	ldrh	r2, [r4, #30]
 8000aa6:	2a00      	cmp	r2, #0
 8000aa8:	d107      	bne.n	8000aba <HAL_IRDA_IRQHandler+0x116>
      CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	438a      	bics	r2, r1
 8000aae:	601a      	str	r2, [r3, #0]
      SET_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
 8000ab0:	2240      	movs	r2, #64	; 0x40
 8000ab2:	6819      	ldr	r1, [r3, #0]
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	e784      	b.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
      if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 8000aba:	2180      	movs	r1, #128	; 0x80
 8000abc:	68a0      	ldr	r0, [r4, #8]
 8000abe:	0149      	lsls	r1, r1, #5
 8000ac0:	69a2      	ldr	r2, [r4, #24]
 8000ac2:	4288      	cmp	r0, r1
 8000ac4:	d10d      	bne.n	8000ae2 <HAL_IRDA_IRQHandler+0x13e>
 8000ac6:	68e1      	ldr	r1, [r4, #12]
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	d10a      	bne.n	8000ae2 <HAL_IRDA_IRQHandler+0x13e>
        hirda->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8000acc:	8811      	ldrh	r1, [r2, #0]
        hirda->pTxBuffPtr += 2U;
 8000ace:	3202      	adds	r2, #2
        hirda->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8000ad0:	05c9      	lsls	r1, r1, #23
 8000ad2:	0dc9      	lsrs	r1, r1, #23
 8000ad4:	8519      	strh	r1, [r3, #40]	; 0x28
        hirda->pTxBuffPtr += 2U;
 8000ad6:	61a2      	str	r2, [r4, #24]
      hirda->TxXferCount--;
 8000ad8:	8be3      	ldrh	r3, [r4, #30]
 8000ada:	3b01      	subs	r3, #1
 8000adc:	b29b      	uxth	r3, r3
 8000ade:	83e3      	strh	r3, [r4, #30]
 8000ae0:	e770      	b.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
        hirda->Instance->TDR = (uint8_t)(*hirda->pTxBuffPtr++ & (uint8_t)0xFFU);
 8000ae2:	1c51      	adds	r1, r2, #1
 8000ae4:	61a1      	str	r1, [r4, #24]
 8000ae6:	7812      	ldrb	r2, [r2, #0]
 8000ae8:	851a      	strh	r2, [r3, #40]	; 0x28
 8000aea:	e7f5      	b.n	8000ad8 <HAL_IRDA_IRQHandler+0x134>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8000aec:	2140      	movs	r1, #64	; 0x40
 8000aee:	420a      	tst	r2, r1
 8000af0:	d100      	bne.n	8000af4 <HAL_IRDA_IRQHandler+0x150>
 8000af2:	e767      	b.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
 8000af4:	4208      	tst	r0, r1
 8000af6:	d100      	bne.n	8000afa <HAL_IRDA_IRQHandler+0x156>
 8000af8:	e764      	b.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
  CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
 8000afa:	681a      	ldr	r2, [r3, #0]
  HAL_IRDA_TxCpltCallback(hirda);
 8000afc:	0020      	movs	r0, r4
  CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
 8000afe:	438a      	bics	r2, r1
 8000b00:	601a      	str	r2, [r3, #0]
  hirda->gState = HAL_IRDA_STATE_READY;
 8000b02:	0023      	movs	r3, r4
 8000b04:	2220      	movs	r2, #32
 8000b06:	3335      	adds	r3, #53	; 0x35
 8000b08:	701a      	strb	r2, [r3, #0]
  HAL_IRDA_TxCpltCallback(hirda);
 8000b0a:	f001 ff27 	bl	800295c <HAL_IRDA_TxCpltCallback>
 8000b0e:	e759      	b.n	80009c4 <HAL_IRDA_IRQHandler+0x20>
 8000b10:	08000b15 	.word	0x08000b15

08000b14 <IRDA_DMAAbortOnError>:
  hirda->RxXferCount = 0U;
 8000b14:	2300      	movs	r3, #0
{
 8000b16:	b510      	push	{r4, lr}
  IRDA_HandleTypeDef* hirda = (IRDA_HandleTypeDef*)(hdma->Parent);
 8000b18:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hirda->RxXferCount = 0U;
 8000b1a:	84c3      	strh	r3, [r0, #38]	; 0x26
  hirda->TxXferCount = 0U;
 8000b1c:	83c3      	strh	r3, [r0, #30]
  HAL_IRDA_ErrorCallback(hirda);
 8000b1e:	f7ff ff3f 	bl	80009a0 <HAL_IRDA_ErrorCallback>
}
 8000b22:	bd10      	pop	{r4, pc}

08000b24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b24:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b26:	6803      	ldr	r3, [r0, #0]
{
 8000b28:	b085      	sub	sp, #20
 8000b2a:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b2c:	07db      	lsls	r3, r3, #31
 8000b2e:	d42f      	bmi.n	8000b90 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b30:	682b      	ldr	r3, [r5, #0]
 8000b32:	079b      	lsls	r3, r3, #30
 8000b34:	d500      	bpl.n	8000b38 <HAL_RCC_OscConfig+0x14>
 8000b36:	e081      	b.n	8000c3c <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b38:	682b      	ldr	r3, [r5, #0]
 8000b3a:	071b      	lsls	r3, r3, #28
 8000b3c:	d500      	bpl.n	8000b40 <HAL_RCC_OscConfig+0x1c>
 8000b3e:	e0bc      	b.n	8000cba <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b40:	682b      	ldr	r3, [r5, #0]
 8000b42:	075b      	lsls	r3, r3, #29
 8000b44:	d500      	bpl.n	8000b48 <HAL_RCC_OscConfig+0x24>
 8000b46:	e0df      	b.n	8000d08 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000b48:	682b      	ldr	r3, [r5, #0]
 8000b4a:	06db      	lsls	r3, r3, #27
 8000b4c:	d51a      	bpl.n	8000b84 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000b4e:	696a      	ldr	r2, [r5, #20]
 8000b50:	4cb5      	ldr	r4, [pc, #724]	; (8000e28 <HAL_RCC_OscConfig+0x304>)
 8000b52:	2304      	movs	r3, #4
 8000b54:	2a01      	cmp	r2, #1
 8000b56:	d000      	beq.n	8000b5a <HAL_RCC_OscConfig+0x36>
 8000b58:	e14b      	b.n	8000df2 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b5a:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000b5c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b5e:	430b      	orrs	r3, r1
 8000b60:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000b62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000b64:	431a      	orrs	r2, r3
 8000b66:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000b68:	f7ff fba0 	bl	80002ac <HAL_GetTick>
 8000b6c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000b6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000b70:	4233      	tst	r3, r6
 8000b72:	d100      	bne.n	8000b76 <HAL_RCC_OscConfig+0x52>
 8000b74:	e136      	b.n	8000de4 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000b76:	21f8      	movs	r1, #248	; 0xf8
 8000b78:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000b7a:	69ab      	ldr	r3, [r5, #24]
 8000b7c:	438a      	bics	r2, r1
 8000b7e:	00db      	lsls	r3, r3, #3
 8000b80:	4313      	orrs	r3, r2
 8000b82:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b84:	6a29      	ldr	r1, [r5, #32]
 8000b86:	2900      	cmp	r1, #0
 8000b88:	d000      	beq.n	8000b8c <HAL_RCC_OscConfig+0x68>
 8000b8a:	e159      	b.n	8000e40 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000b8c:	2000      	movs	r0, #0
 8000b8e:	e013      	b.n	8000bb8 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b90:	210c      	movs	r1, #12
 8000b92:	4ca5      	ldr	r4, [pc, #660]	; (8000e28 <HAL_RCC_OscConfig+0x304>)
 8000b94:	6862      	ldr	r2, [r4, #4]
 8000b96:	400a      	ands	r2, r1
 8000b98:	2a04      	cmp	r2, #4
 8000b9a:	d006      	beq.n	8000baa <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b9c:	6863      	ldr	r3, [r4, #4]
 8000b9e:	400b      	ands	r3, r1
 8000ba0:	2b08      	cmp	r3, #8
 8000ba2:	d10b      	bne.n	8000bbc <HAL_RCC_OscConfig+0x98>
 8000ba4:	6863      	ldr	r3, [r4, #4]
 8000ba6:	03db      	lsls	r3, r3, #15
 8000ba8:	d508      	bpl.n	8000bbc <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000baa:	6823      	ldr	r3, [r4, #0]
 8000bac:	039b      	lsls	r3, r3, #14
 8000bae:	d5bf      	bpl.n	8000b30 <HAL_RCC_OscConfig+0xc>
 8000bb0:	686b      	ldr	r3, [r5, #4]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1bc      	bne.n	8000b30 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000bb6:	2001      	movs	r0, #1
}
 8000bb8:	b005      	add	sp, #20
 8000bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bbc:	686b      	ldr	r3, [r5, #4]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d113      	bne.n	8000bea <HAL_RCC_OscConfig+0xc6>
 8000bc2:	2380      	movs	r3, #128	; 0x80
 8000bc4:	6822      	ldr	r2, [r4, #0]
 8000bc6:	025b      	lsls	r3, r3, #9
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000bcc:	f7ff fb6e 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bd0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000bd2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bd4:	02b6      	lsls	r6, r6, #10
 8000bd6:	6823      	ldr	r3, [r4, #0]
 8000bd8:	4233      	tst	r3, r6
 8000bda:	d1a9      	bne.n	8000b30 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bdc:	f7ff fb66 	bl	80002ac <HAL_GetTick>
 8000be0:	1bc0      	subs	r0, r0, r7
 8000be2:	2864      	cmp	r0, #100	; 0x64
 8000be4:	d9f7      	bls.n	8000bd6 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 8000be6:	2003      	movs	r0, #3
 8000be8:	e7e6      	b.n	8000bb8 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d116      	bne.n	8000c1c <HAL_RCC_OscConfig+0xf8>
 8000bee:	6823      	ldr	r3, [r4, #0]
 8000bf0:	4a8e      	ldr	r2, [pc, #568]	; (8000e2c <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bf2:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	6023      	str	r3, [r4, #0]
 8000bf8:	6823      	ldr	r3, [r4, #0]
 8000bfa:	4a8d      	ldr	r2, [pc, #564]	; (8000e30 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bfc:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bfe:	4013      	ands	r3, r2
 8000c00:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c02:	f7ff fb53 	bl	80002ac <HAL_GetTick>
 8000c06:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c08:	6823      	ldr	r3, [r4, #0]
 8000c0a:	4233      	tst	r3, r6
 8000c0c:	d100      	bne.n	8000c10 <HAL_RCC_OscConfig+0xec>
 8000c0e:	e78f      	b.n	8000b30 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c10:	f7ff fb4c 	bl	80002ac <HAL_GetTick>
 8000c14:	1bc0      	subs	r0, r0, r7
 8000c16:	2864      	cmp	r0, #100	; 0x64
 8000c18:	d9f6      	bls.n	8000c08 <HAL_RCC_OscConfig+0xe4>
 8000c1a:	e7e4      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c1c:	2b05      	cmp	r3, #5
 8000c1e:	d105      	bne.n	8000c2c <HAL_RCC_OscConfig+0x108>
 8000c20:	2380      	movs	r3, #128	; 0x80
 8000c22:	6822      	ldr	r2, [r4, #0]
 8000c24:	02db      	lsls	r3, r3, #11
 8000c26:	4313      	orrs	r3, r2
 8000c28:	6023      	str	r3, [r4, #0]
 8000c2a:	e7ca      	b.n	8000bc2 <HAL_RCC_OscConfig+0x9e>
 8000c2c:	6823      	ldr	r3, [r4, #0]
 8000c2e:	4a7f      	ldr	r2, [pc, #508]	; (8000e2c <HAL_RCC_OscConfig+0x308>)
 8000c30:	4013      	ands	r3, r2
 8000c32:	6023      	str	r3, [r4, #0]
 8000c34:	6823      	ldr	r3, [r4, #0]
 8000c36:	4a7e      	ldr	r2, [pc, #504]	; (8000e30 <HAL_RCC_OscConfig+0x30c>)
 8000c38:	4013      	ands	r3, r2
 8000c3a:	e7c6      	b.n	8000bca <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000c3c:	220c      	movs	r2, #12
 8000c3e:	4c7a      	ldr	r4, [pc, #488]	; (8000e28 <HAL_RCC_OscConfig+0x304>)
 8000c40:	6863      	ldr	r3, [r4, #4]
 8000c42:	4213      	tst	r3, r2
 8000c44:	d006      	beq.n	8000c54 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000c46:	6863      	ldr	r3, [r4, #4]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	2b08      	cmp	r3, #8
 8000c4c:	d110      	bne.n	8000c70 <HAL_RCC_OscConfig+0x14c>
 8000c4e:	6863      	ldr	r3, [r4, #4]
 8000c50:	03db      	lsls	r3, r3, #15
 8000c52:	d40d      	bmi.n	8000c70 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c54:	6823      	ldr	r3, [r4, #0]
 8000c56:	079b      	lsls	r3, r3, #30
 8000c58:	d502      	bpl.n	8000c60 <HAL_RCC_OscConfig+0x13c>
 8000c5a:	68eb      	ldr	r3, [r5, #12]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d1aa      	bne.n	8000bb6 <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c60:	21f8      	movs	r1, #248	; 0xf8
 8000c62:	6822      	ldr	r2, [r4, #0]
 8000c64:	692b      	ldr	r3, [r5, #16]
 8000c66:	438a      	bics	r2, r1
 8000c68:	00db      	lsls	r3, r3, #3
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	6023      	str	r3, [r4, #0]
 8000c6e:	e763      	b.n	8000b38 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c70:	68ea      	ldr	r2, [r5, #12]
 8000c72:	2301      	movs	r3, #1
 8000c74:	2a00      	cmp	r2, #0
 8000c76:	d00f      	beq.n	8000c98 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000c78:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c7a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c80:	f7ff fb14 	bl	80002ac <HAL_GetTick>
 8000c84:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c86:	6823      	ldr	r3, [r4, #0]
 8000c88:	4233      	tst	r3, r6
 8000c8a:	d1e9      	bne.n	8000c60 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c8c:	f7ff fb0e 	bl	80002ac <HAL_GetTick>
 8000c90:	1bc0      	subs	r0, r0, r7
 8000c92:	2802      	cmp	r0, #2
 8000c94:	d9f7      	bls.n	8000c86 <HAL_RCC_OscConfig+0x162>
 8000c96:	e7a6      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8000c98:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c9a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000c9c:	439a      	bics	r2, r3
 8000c9e:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000ca0:	f7ff fb04 	bl	80002ac <HAL_GetTick>
 8000ca4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ca6:	6823      	ldr	r3, [r4, #0]
 8000ca8:	4233      	tst	r3, r6
 8000caa:	d100      	bne.n	8000cae <HAL_RCC_OscConfig+0x18a>
 8000cac:	e744      	b.n	8000b38 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cae:	f7ff fafd 	bl	80002ac <HAL_GetTick>
 8000cb2:	1bc0      	subs	r0, r0, r7
 8000cb4:	2802      	cmp	r0, #2
 8000cb6:	d9f6      	bls.n	8000ca6 <HAL_RCC_OscConfig+0x182>
 8000cb8:	e795      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cba:	69ea      	ldr	r2, [r5, #28]
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	4c5a      	ldr	r4, [pc, #360]	; (8000e28 <HAL_RCC_OscConfig+0x304>)
 8000cc0:	2a00      	cmp	r2, #0
 8000cc2:	d010      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8000cc4:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cc6:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000ccc:	f7ff faee 	bl	80002ac <HAL_GetTick>
 8000cd0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000cd4:	4233      	tst	r3, r6
 8000cd6:	d000      	beq.n	8000cda <HAL_RCC_OscConfig+0x1b6>
 8000cd8:	e732      	b.n	8000b40 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000cda:	f7ff fae7 	bl	80002ac <HAL_GetTick>
 8000cde:	1bc0      	subs	r0, r0, r7
 8000ce0:	2802      	cmp	r0, #2
 8000ce2:	d9f6      	bls.n	8000cd2 <HAL_RCC_OscConfig+0x1ae>
 8000ce4:	e77f      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8000ce6:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ce8:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000cea:	439a      	bics	r2, r3
 8000cec:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000cee:	f7ff fadd 	bl	80002ac <HAL_GetTick>
 8000cf2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000cf6:	4233      	tst	r3, r6
 8000cf8:	d100      	bne.n	8000cfc <HAL_RCC_OscConfig+0x1d8>
 8000cfa:	e721      	b.n	8000b40 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000cfc:	f7ff fad6 	bl	80002ac <HAL_GetTick>
 8000d00:	1bc0      	subs	r0, r0, r7
 8000d02:	2802      	cmp	r0, #2
 8000d04:	d9f6      	bls.n	8000cf4 <HAL_RCC_OscConfig+0x1d0>
 8000d06:	e76e      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d08:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000d0a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d0c:	4c46      	ldr	r4, [pc, #280]	; (8000e28 <HAL_RCC_OscConfig+0x304>)
 8000d0e:	0552      	lsls	r2, r2, #21
 8000d10:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000d12:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d14:	4213      	tst	r3, r2
 8000d16:	d108      	bne.n	8000d2a <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d18:	69e3      	ldr	r3, [r4, #28]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	61e3      	str	r3, [r4, #28]
 8000d1e:	69e3      	ldr	r3, [r4, #28]
 8000d20:	4013      	ands	r3, r2
 8000d22:	9303      	str	r3, [sp, #12]
 8000d24:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000d26:	2301      	movs	r3, #1
 8000d28:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d2a:	2780      	movs	r7, #128	; 0x80
 8000d2c:	4e41      	ldr	r6, [pc, #260]	; (8000e34 <HAL_RCC_OscConfig+0x310>)
 8000d2e:	007f      	lsls	r7, r7, #1
 8000d30:	6833      	ldr	r3, [r6, #0]
 8000d32:	423b      	tst	r3, r7
 8000d34:	d006      	beq.n	8000d44 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d36:	68ab      	ldr	r3, [r5, #8]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d113      	bne.n	8000d64 <HAL_RCC_OscConfig+0x240>
 8000d3c:	6a22      	ldr	r2, [r4, #32]
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	6223      	str	r3, [r4, #32]
 8000d42:	e030      	b.n	8000da6 <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d44:	6833      	ldr	r3, [r6, #0]
 8000d46:	433b      	orrs	r3, r7
 8000d48:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000d4a:	f7ff faaf 	bl	80002ac <HAL_GetTick>
 8000d4e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d50:	6833      	ldr	r3, [r6, #0]
 8000d52:	423b      	tst	r3, r7
 8000d54:	d1ef      	bne.n	8000d36 <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d56:	f7ff faa9 	bl	80002ac <HAL_GetTick>
 8000d5a:	9b01      	ldr	r3, [sp, #4]
 8000d5c:	1ac0      	subs	r0, r0, r3
 8000d5e:	2864      	cmp	r0, #100	; 0x64
 8000d60:	d9f6      	bls.n	8000d50 <HAL_RCC_OscConfig+0x22c>
 8000d62:	e740      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
 8000d64:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d114      	bne.n	8000d94 <HAL_RCC_OscConfig+0x270>
 8000d6a:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d6c:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d6e:	4393      	bics	r3, r2
 8000d70:	6223      	str	r3, [r4, #32]
 8000d72:	6a23      	ldr	r3, [r4, #32]
 8000d74:	3203      	adds	r2, #3
 8000d76:	4393      	bics	r3, r2
 8000d78:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000d7a:	f7ff fa97 	bl	80002ac <HAL_GetTick>
 8000d7e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d80:	6a23      	ldr	r3, [r4, #32]
 8000d82:	423b      	tst	r3, r7
 8000d84:	d025      	beq.n	8000dd2 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d86:	f7ff fa91 	bl	80002ac <HAL_GetTick>
 8000d8a:	4b2b      	ldr	r3, [pc, #172]	; (8000e38 <HAL_RCC_OscConfig+0x314>)
 8000d8c:	1b80      	subs	r0, r0, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d9f6      	bls.n	8000d80 <HAL_RCC_OscConfig+0x25c>
 8000d92:	e728      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d94:	2b05      	cmp	r3, #5
 8000d96:	d10b      	bne.n	8000db0 <HAL_RCC_OscConfig+0x28c>
 8000d98:	6a21      	ldr	r1, [r4, #32]
 8000d9a:	3b01      	subs	r3, #1
 8000d9c:	430b      	orrs	r3, r1
 8000d9e:	6223      	str	r3, [r4, #32]
 8000da0:	6a23      	ldr	r3, [r4, #32]
 8000da2:	431a      	orrs	r2, r3
 8000da4:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8000da6:	f7ff fa81 	bl	80002ac <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000daa:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000dac:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dae:	e00d      	b.n	8000dcc <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000db0:	6a23      	ldr	r3, [r4, #32]
 8000db2:	4393      	bics	r3, r2
 8000db4:	2204      	movs	r2, #4
 8000db6:	6223      	str	r3, [r4, #32]
 8000db8:	6a23      	ldr	r3, [r4, #32]
 8000dba:	4393      	bics	r3, r2
 8000dbc:	e7c0      	b.n	8000d40 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dbe:	f7ff fa75 	bl	80002ac <HAL_GetTick>
 8000dc2:	4b1d      	ldr	r3, [pc, #116]	; (8000e38 <HAL_RCC_OscConfig+0x314>)
 8000dc4:	1b80      	subs	r0, r0, r6
 8000dc6:	4298      	cmp	r0, r3
 8000dc8:	d900      	bls.n	8000dcc <HAL_RCC_OscConfig+0x2a8>
 8000dca:	e70c      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dcc:	6a23      	ldr	r3, [r4, #32]
 8000dce:	423b      	tst	r3, r7
 8000dd0:	d0f5      	beq.n	8000dbe <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 8000dd2:	9b00      	ldr	r3, [sp, #0]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d000      	beq.n	8000dda <HAL_RCC_OscConfig+0x2b6>
 8000dd8:	e6b6      	b.n	8000b48 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dda:	69e3      	ldr	r3, [r4, #28]
 8000ddc:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <HAL_RCC_OscConfig+0x318>)
 8000dde:	4013      	ands	r3, r2
 8000de0:	61e3      	str	r3, [r4, #28]
 8000de2:	e6b1      	b.n	8000b48 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000de4:	f7ff fa62 	bl	80002ac <HAL_GetTick>
 8000de8:	1bc0      	subs	r0, r0, r7
 8000dea:	2802      	cmp	r0, #2
 8000dec:	d800      	bhi.n	8000df0 <HAL_RCC_OscConfig+0x2cc>
 8000dee:	e6be      	b.n	8000b6e <HAL_RCC_OscConfig+0x4a>
 8000df0:	e6f9      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000df2:	3205      	adds	r2, #5
 8000df4:	d103      	bne.n	8000dfe <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000df6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000df8:	439a      	bics	r2, r3
 8000dfa:	6362      	str	r2, [r4, #52]	; 0x34
 8000dfc:	e6bb      	b.n	8000b76 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000dfe:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000e00:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e02:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000e04:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e06:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000e08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000e0a:	4393      	bics	r3, r2
 8000e0c:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000e0e:	f7ff fa4d 	bl	80002ac <HAL_GetTick>
 8000e12:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000e14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000e16:	4233      	tst	r3, r6
 8000e18:	d100      	bne.n	8000e1c <HAL_RCC_OscConfig+0x2f8>
 8000e1a:	e6b3      	b.n	8000b84 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000e1c:	f7ff fa46 	bl	80002ac <HAL_GetTick>
 8000e20:	1bc0      	subs	r0, r0, r7
 8000e22:	2802      	cmp	r0, #2
 8000e24:	d9f6      	bls.n	8000e14 <HAL_RCC_OscConfig+0x2f0>
 8000e26:	e6de      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	fffeffff 	.word	0xfffeffff
 8000e30:	fffbffff 	.word	0xfffbffff
 8000e34:	40007000 	.word	0x40007000
 8000e38:	00001388 	.word	0x00001388
 8000e3c:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e40:	220c      	movs	r2, #12
 8000e42:	4c26      	ldr	r4, [pc, #152]	; (8000edc <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8000e44:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e46:	6863      	ldr	r3, [r4, #4]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	2b08      	cmp	r3, #8
 8000e4c:	d100      	bne.n	8000e50 <HAL_RCC_OscConfig+0x32c>
 8000e4e:	e6b3      	b.n	8000bb8 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000e50:	6823      	ldr	r3, [r4, #0]
 8000e52:	4a23      	ldr	r2, [pc, #140]	; (8000ee0 <HAL_RCC_OscConfig+0x3bc>)
 8000e54:	4013      	ands	r3, r2
 8000e56:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e58:	2902      	cmp	r1, #2
 8000e5a:	d12f      	bne.n	8000ebc <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8000e5c:	f7ff fa26 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e60:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000e62:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e64:	04b6      	lsls	r6, r6, #18
 8000e66:	6823      	ldr	r3, [r4, #0]
 8000e68:	4233      	tst	r3, r6
 8000e6a:	d121      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e6c:	220f      	movs	r2, #15
 8000e6e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e70:	4393      	bics	r3, r2
 8000e72:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000e74:	4313      	orrs	r3, r2
 8000e76:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000e78:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000e7a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000e7c:	6862      	ldr	r2, [r4, #4]
 8000e7e:	430b      	orrs	r3, r1
 8000e80:	4918      	ldr	r1, [pc, #96]	; (8000ee4 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e82:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e84:	400a      	ands	r2, r1
 8000e86:	4313      	orrs	r3, r2
 8000e88:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e8a:	2380      	movs	r3, #128	; 0x80
 8000e8c:	6822      	ldr	r2, [r4, #0]
 8000e8e:	045b      	lsls	r3, r3, #17
 8000e90:	4313      	orrs	r3, r2
 8000e92:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e94:	f7ff fa0a 	bl	80002ac <HAL_GetTick>
 8000e98:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e9a:	04ad      	lsls	r5, r5, #18
 8000e9c:	6823      	ldr	r3, [r4, #0]
 8000e9e:	422b      	tst	r3, r5
 8000ea0:	d000      	beq.n	8000ea4 <HAL_RCC_OscConfig+0x380>
 8000ea2:	e673      	b.n	8000b8c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ea4:	f7ff fa02 	bl	80002ac <HAL_GetTick>
 8000ea8:	1b80      	subs	r0, r0, r6
 8000eaa:	2802      	cmp	r0, #2
 8000eac:	d9f6      	bls.n	8000e9c <HAL_RCC_OscConfig+0x378>
 8000eae:	e69a      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000eb0:	f7ff f9fc 	bl	80002ac <HAL_GetTick>
 8000eb4:	1bc0      	subs	r0, r0, r7
 8000eb6:	2802      	cmp	r0, #2
 8000eb8:	d9d5      	bls.n	8000e66 <HAL_RCC_OscConfig+0x342>
 8000eba:	e694      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000ebc:	f7ff f9f6 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ec0:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000ec2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ec4:	04ad      	lsls	r5, r5, #18
 8000ec6:	6823      	ldr	r3, [r4, #0]
 8000ec8:	422b      	tst	r3, r5
 8000eca:	d100      	bne.n	8000ece <HAL_RCC_OscConfig+0x3aa>
 8000ecc:	e65e      	b.n	8000b8c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ece:	f7ff f9ed 	bl	80002ac <HAL_GetTick>
 8000ed2:	1b80      	subs	r0, r0, r6
 8000ed4:	2802      	cmp	r0, #2
 8000ed6:	d9f6      	bls.n	8000ec6 <HAL_RCC_OscConfig+0x3a2>
 8000ed8:	e685      	b.n	8000be6 <HAL_RCC_OscConfig+0xc2>
 8000eda:	46c0      	nop			; (mov r8, r8)
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	feffffff 	.word	0xfeffffff
 8000ee4:	ffc2ffff 	.word	0xffc2ffff

08000ee8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ee8:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000eea:	4c14      	ldr	r4, [pc, #80]	; (8000f3c <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000eec:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000eee:	2210      	movs	r2, #16
 8000ef0:	0021      	movs	r1, r4
 8000ef2:	4668      	mov	r0, sp
 8000ef4:	f001 ff52 	bl	8002d9c <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000ef8:	0021      	movs	r1, r4
 8000efa:	ad04      	add	r5, sp, #16
 8000efc:	2210      	movs	r2, #16
 8000efe:	3110      	adds	r1, #16
 8000f00:	0028      	movs	r0, r5
 8000f02:	f001 ff4b 	bl	8002d9c <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000f06:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000f08:	4e0d      	ldr	r6, [pc, #52]	; (8000f40 <HAL_RCC_GetSysClockFreq+0x58>)
 8000f0a:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000f0c:	401a      	ands	r2, r3
 8000f0e:	2a08      	cmp	r2, #8
 8000f10:	d111      	bne.n	8000f36 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000f12:	200f      	movs	r0, #15
 8000f14:	466a      	mov	r2, sp
 8000f16:	0c99      	lsrs	r1, r3, #18
 8000f18:	4001      	ands	r1, r0
 8000f1a:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000f1c:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000f1e:	4002      	ands	r2, r0
 8000f20:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000f22:	03db      	lsls	r3, r3, #15
 8000f24:	d505      	bpl.n	8000f32 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000f26:	4807      	ldr	r0, [pc, #28]	; (8000f44 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000f28:	f7ff f90a 	bl	8000140 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000f2c:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000f2e:	b008      	add	sp, #32
 8000f30:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000f32:	4805      	ldr	r0, [pc, #20]	; (8000f48 <HAL_RCC_GetSysClockFreq+0x60>)
 8000f34:	e7fa      	b.n	8000f2c <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000f36:	4803      	ldr	r0, [pc, #12]	; (8000f44 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000f38:	e7f9      	b.n	8000f2e <HAL_RCC_GetSysClockFreq+0x46>
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	08002dd8 	.word	0x08002dd8
 8000f40:	40021000 	.word	0x40021000
 8000f44:	007a1200 	.word	0x007a1200
 8000f48:	003d0900 	.word	0x003d0900

08000f4c <HAL_RCC_ClockConfig>:
{
 8000f4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f4e:	2201      	movs	r2, #1
 8000f50:	4c43      	ldr	r4, [pc, #268]	; (8001060 <HAL_RCC_ClockConfig+0x114>)
{
 8000f52:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f54:	6823      	ldr	r3, [r4, #0]
{
 8000f56:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f58:	4013      	ands	r3, r2
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	d31c      	bcc.n	8000f98 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f5e:	6832      	ldr	r2, [r6, #0]
 8000f60:	0793      	lsls	r3, r2, #30
 8000f62:	d423      	bmi.n	8000fac <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f64:	07d3      	lsls	r3, r2, #31
 8000f66:	d429      	bmi.n	8000fbc <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f68:	2301      	movs	r3, #1
 8000f6a:	6822      	ldr	r2, [r4, #0]
 8000f6c:	401a      	ands	r2, r3
 8000f6e:	4297      	cmp	r7, r2
 8000f70:	d367      	bcc.n	8001042 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f72:	6833      	ldr	r3, [r6, #0]
 8000f74:	4c3b      	ldr	r4, [pc, #236]	; (8001064 <HAL_RCC_ClockConfig+0x118>)
 8000f76:	075b      	lsls	r3, r3, #29
 8000f78:	d46a      	bmi.n	8001050 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000f7a:	f7ff ffb5 	bl	8000ee8 <HAL_RCC_GetSysClockFreq>
 8000f7e:	6863      	ldr	r3, [r4, #4]
 8000f80:	4a39      	ldr	r2, [pc, #228]	; (8001068 <HAL_RCC_ClockConfig+0x11c>)
 8000f82:	061b      	lsls	r3, r3, #24
 8000f84:	0f1b      	lsrs	r3, r3, #28
 8000f86:	5cd3      	ldrb	r3, [r2, r3]
 8000f88:	40d8      	lsrs	r0, r3
 8000f8a:	4b38      	ldr	r3, [pc, #224]	; (800106c <HAL_RCC_ClockConfig+0x120>)
 8000f8c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f8e:	2003      	movs	r0, #3
 8000f90:	f7ff f962 	bl	8000258 <HAL_InitTick>
  return HAL_OK;
 8000f94:	2000      	movs	r0, #0
 8000f96:	e008      	b.n	8000faa <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f98:	6823      	ldr	r3, [r4, #0]
 8000f9a:	4393      	bics	r3, r2
 8000f9c:	430b      	orrs	r3, r1
 8000f9e:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000fa0:	6823      	ldr	r3, [r4, #0]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	4299      	cmp	r1, r3
 8000fa6:	d0da      	beq.n	8000f5e <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000fa8:	2001      	movs	r0, #1
}
 8000faa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fac:	20f0      	movs	r0, #240	; 0xf0
 8000fae:	492d      	ldr	r1, [pc, #180]	; (8001064 <HAL_RCC_ClockConfig+0x118>)
 8000fb0:	684b      	ldr	r3, [r1, #4]
 8000fb2:	4383      	bics	r3, r0
 8000fb4:	68b0      	ldr	r0, [r6, #8]
 8000fb6:	4303      	orrs	r3, r0
 8000fb8:	604b      	str	r3, [r1, #4]
 8000fba:	e7d3      	b.n	8000f64 <HAL_RCC_ClockConfig+0x18>
 8000fbc:	4d29      	ldr	r5, [pc, #164]	; (8001064 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fbe:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fc0:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fc2:	2a01      	cmp	r2, #1
 8000fc4:	d11a      	bne.n	8000ffc <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fc6:	039b      	lsls	r3, r3, #14
 8000fc8:	d5ee      	bpl.n	8000fa8 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fca:	2103      	movs	r1, #3
 8000fcc:	686b      	ldr	r3, [r5, #4]
 8000fce:	438b      	bics	r3, r1
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000fd4:	f7ff f96a 	bl	80002ac <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fd8:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000fda:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d115      	bne.n	800100c <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fe0:	220c      	movs	r2, #12
 8000fe2:	686b      	ldr	r3, [r5, #4]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	2b04      	cmp	r3, #4
 8000fe8:	d0be      	beq.n	8000f68 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fea:	f7ff f95f 	bl	80002ac <HAL_GetTick>
 8000fee:	9b01      	ldr	r3, [sp, #4]
 8000ff0:	1ac0      	subs	r0, r0, r3
 8000ff2:	4b1f      	ldr	r3, [pc, #124]	; (8001070 <HAL_RCC_ClockConfig+0x124>)
 8000ff4:	4298      	cmp	r0, r3
 8000ff6:	d9f3      	bls.n	8000fe0 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000ff8:	2003      	movs	r0, #3
 8000ffa:	e7d6      	b.n	8000faa <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ffc:	2a02      	cmp	r2, #2
 8000ffe:	d102      	bne.n	8001006 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001000:	019b      	lsls	r3, r3, #6
 8001002:	d4e2      	bmi.n	8000fca <HAL_RCC_ClockConfig+0x7e>
 8001004:	e7d0      	b.n	8000fa8 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001006:	079b      	lsls	r3, r3, #30
 8001008:	d4df      	bmi.n	8000fca <HAL_RCC_ClockConfig+0x7e>
 800100a:	e7cd      	b.n	8000fa8 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800100c:	2b02      	cmp	r3, #2
 800100e:	d012      	beq.n	8001036 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001010:	220c      	movs	r2, #12
 8001012:	686b      	ldr	r3, [r5, #4]
 8001014:	4213      	tst	r3, r2
 8001016:	d0a7      	beq.n	8000f68 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001018:	f7ff f948 	bl	80002ac <HAL_GetTick>
 800101c:	9b01      	ldr	r3, [sp, #4]
 800101e:	1ac0      	subs	r0, r0, r3
 8001020:	4b13      	ldr	r3, [pc, #76]	; (8001070 <HAL_RCC_ClockConfig+0x124>)
 8001022:	4298      	cmp	r0, r3
 8001024:	d9f4      	bls.n	8001010 <HAL_RCC_ClockConfig+0xc4>
 8001026:	e7e7      	b.n	8000ff8 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001028:	f7ff f940 	bl	80002ac <HAL_GetTick>
 800102c:	9b01      	ldr	r3, [sp, #4]
 800102e:	1ac0      	subs	r0, r0, r3
 8001030:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <HAL_RCC_ClockConfig+0x124>)
 8001032:	4298      	cmp	r0, r3
 8001034:	d8e0      	bhi.n	8000ff8 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001036:	220c      	movs	r2, #12
 8001038:	686b      	ldr	r3, [r5, #4]
 800103a:	4013      	ands	r3, r2
 800103c:	2b08      	cmp	r3, #8
 800103e:	d1f3      	bne.n	8001028 <HAL_RCC_ClockConfig+0xdc>
 8001040:	e792      	b.n	8000f68 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001042:	6822      	ldr	r2, [r4, #0]
 8001044:	439a      	bics	r2, r3
 8001046:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001048:	6822      	ldr	r2, [r4, #0]
 800104a:	421a      	tst	r2, r3
 800104c:	d1ac      	bne.n	8000fa8 <HAL_RCC_ClockConfig+0x5c>
 800104e:	e790      	b.n	8000f72 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001050:	6863      	ldr	r3, [r4, #4]
 8001052:	4a08      	ldr	r2, [pc, #32]	; (8001074 <HAL_RCC_ClockConfig+0x128>)
 8001054:	4013      	ands	r3, r2
 8001056:	68f2      	ldr	r2, [r6, #12]
 8001058:	4313      	orrs	r3, r2
 800105a:	6063      	str	r3, [r4, #4]
 800105c:	e78d      	b.n	8000f7a <HAL_RCC_ClockConfig+0x2e>
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	40022000 	.word	0x40022000
 8001064:	40021000 	.word	0x40021000
 8001068:	08002efc 	.word	0x08002efc
 800106c:	20000010 	.word	0x20000010
 8001070:	00001388 	.word	0x00001388
 8001074:	fffff8ff 	.word	0xfffff8ff

08001078 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8001078:	4b01      	ldr	r3, [pc, #4]	; (8001080 <HAL_RCC_GetHCLKFreq+0x8>)
 800107a:	6818      	ldr	r0, [r3, #0]
}
 800107c:	4770      	bx	lr
 800107e:	46c0      	nop			; (mov r8, r8)
 8001080:	20000010 	.word	0x20000010

08001084 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001084:	4b04      	ldr	r3, [pc, #16]	; (8001098 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001086:	4a05      	ldr	r2, [pc, #20]	; (800109c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	055b      	lsls	r3, r3, #21
 800108c:	0f5b      	lsrs	r3, r3, #29
 800108e:	5cd3      	ldrb	r3, [r2, r3]
 8001090:	4a03      	ldr	r2, [pc, #12]	; (80010a0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001092:	6810      	ldr	r0, [r2, #0]
 8001094:	40d8      	lsrs	r0, r3
}    
 8001096:	4770      	bx	lr
 8001098:	40021000 	.word	0x40021000
 800109c:	08002f0c 	.word	0x08002f0c
 80010a0:	20000010 	.word	0x20000010

080010a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80010a4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80010a6:	6803      	ldr	r3, [r0, #0]
{
 80010a8:	b085      	sub	sp, #20
 80010aa:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80010ac:	03db      	lsls	r3, r3, #15
 80010ae:	d528      	bpl.n	8001102 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010b0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80010b2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010b4:	4c3b      	ldr	r4, [pc, #236]	; (80011a4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80010b6:	0552      	lsls	r2, r2, #21
 80010b8:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80010ba:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010bc:	4213      	tst	r3, r2
 80010be:	d108      	bne.n	80010d2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80010c0:	69e3      	ldr	r3, [r4, #28]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61e3      	str	r3, [r4, #28]
 80010c6:	69e3      	ldr	r3, [r4, #28]
 80010c8:	4013      	ands	r3, r2
 80010ca:	9303      	str	r3, [sp, #12]
 80010cc:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80010ce:	2301      	movs	r3, #1
 80010d0:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010d2:	2780      	movs	r7, #128	; 0x80
 80010d4:	4e34      	ldr	r6, [pc, #208]	; (80011a8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80010d6:	007f      	lsls	r7, r7, #1
 80010d8:	6833      	ldr	r3, [r6, #0]
 80010da:	423b      	tst	r3, r7
 80010dc:	d02f      	beq.n	800113e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80010de:	22c0      	movs	r2, #192	; 0xc0
 80010e0:	6a23      	ldr	r3, [r4, #32]
 80010e2:	0092      	lsls	r2, r2, #2
 80010e4:	4013      	ands	r3, r2
 80010e6:	4e31      	ldr	r6, [pc, #196]	; (80011ac <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80010e8:	d13b      	bne.n	8001162 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80010ea:	6a23      	ldr	r3, [r4, #32]
 80010ec:	401e      	ands	r6, r3
 80010ee:	686b      	ldr	r3, [r5, #4]
 80010f0:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80010f2:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80010f4:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d103      	bne.n	8001102 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010fa:	69e3      	ldr	r3, [r4, #28]
 80010fc:	4a2c      	ldr	r2, [pc, #176]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80010fe:	4013      	ands	r3, r2
 8001100:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001102:	682a      	ldr	r2, [r5, #0]
 8001104:	07d3      	lsls	r3, r2, #31
 8001106:	d506      	bpl.n	8001116 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001108:	2003      	movs	r0, #3
 800110a:	4926      	ldr	r1, [pc, #152]	; (80011a4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800110c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800110e:	4383      	bics	r3, r0
 8001110:	68a8      	ldr	r0, [r5, #8]
 8001112:	4303      	orrs	r3, r0
 8001114:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001116:	0693      	lsls	r3, r2, #26
 8001118:	d506      	bpl.n	8001128 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800111a:	2010      	movs	r0, #16
 800111c:	4921      	ldr	r1, [pc, #132]	; (80011a4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800111e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001120:	4383      	bics	r3, r0
 8001122:	68e8      	ldr	r0, [r5, #12]
 8001124:	4303      	orrs	r3, r0
 8001126:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001128:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800112a:	0553      	lsls	r3, r2, #21
 800112c:	d517      	bpl.n	800115e <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800112e:	2140      	movs	r1, #64	; 0x40
 8001130:	4a1c      	ldr	r2, [pc, #112]	; (80011a4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001132:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001134:	438b      	bics	r3, r1
 8001136:	6929      	ldr	r1, [r5, #16]
 8001138:	430b      	orrs	r3, r1
 800113a:	6313      	str	r3, [r2, #48]	; 0x30
 800113c:	e00f      	b.n	800115e <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800113e:	6833      	ldr	r3, [r6, #0]
 8001140:	433b      	orrs	r3, r7
 8001142:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001144:	f7ff f8b2 	bl	80002ac <HAL_GetTick>
 8001148:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800114a:	6833      	ldr	r3, [r6, #0]
 800114c:	423b      	tst	r3, r7
 800114e:	d1c6      	bne.n	80010de <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001150:	f7ff f8ac 	bl	80002ac <HAL_GetTick>
 8001154:	9b01      	ldr	r3, [sp, #4]
 8001156:	1ac0      	subs	r0, r0, r3
 8001158:	2864      	cmp	r0, #100	; 0x64
 800115a:	d9f6      	bls.n	800114a <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 800115c:	2003      	movs	r0, #3
}
 800115e:	b005      	add	sp, #20
 8001160:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001162:	6869      	ldr	r1, [r5, #4]
 8001164:	400a      	ands	r2, r1
 8001166:	4293      	cmp	r3, r2
 8001168:	d0bf      	beq.n	80010ea <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 800116a:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800116c:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800116e:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001170:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8001172:	025b      	lsls	r3, r3, #9
 8001174:	4303      	orrs	r3, r0
 8001176:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001178:	6a23      	ldr	r3, [r4, #32]
 800117a:	480e      	ldr	r0, [pc, #56]	; (80011b4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800117c:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 800117e:	4003      	ands	r3, r0
 8001180:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8001182:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001184:	07d3      	lsls	r3, r2, #31
 8001186:	d5b0      	bpl.n	80010ea <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8001188:	f7ff f890 	bl	80002ac <HAL_GetTick>
 800118c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800118e:	2202      	movs	r2, #2
 8001190:	6a23      	ldr	r3, [r4, #32]
 8001192:	4213      	tst	r3, r2
 8001194:	d1a9      	bne.n	80010ea <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001196:	f7ff f889 	bl	80002ac <HAL_GetTick>
 800119a:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 800119c:	1bc0      	subs	r0, r0, r7
 800119e:	4298      	cmp	r0, r3
 80011a0:	d9f5      	bls.n	800118e <HAL_RCCEx_PeriphCLKConfig+0xea>
 80011a2:	e7db      	b.n	800115c <HAL_RCCEx_PeriphCLKConfig+0xb8>
 80011a4:	40021000 	.word	0x40021000
 80011a8:	40007000 	.word	0x40007000
 80011ac:	fffffcff 	.word	0xfffffcff
 80011b0:	efffffff 	.word	0xefffffff
 80011b4:	fffeffff 	.word	0xfffeffff
 80011b8:	00001388 	.word	0x00001388

080011bc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80011bc:	6803      	ldr	r3, [r0, #0]
 80011be:	4906      	ldr	r1, [pc, #24]	; (80011d8 <UART_EndRxTransfer+0x1c>)
 80011c0:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80011c2:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80011c4:	400a      	ands	r2, r1
 80011c6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80011c8:	689a      	ldr	r2, [r3, #8]
 80011ca:	3123      	adds	r1, #35	; 0x23
 80011cc:	31ff      	adds	r1, #255	; 0xff
 80011ce:	438a      	bics	r2, r1
 80011d0:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 80011d2:	2320      	movs	r3, #32
 80011d4:	7003      	strb	r3, [r0, #0]
}
 80011d6:	4770      	bx	lr
 80011d8:	fffffedf 	.word	0xfffffedf

080011dc <HAL_UART_DeInit>:
{
 80011dc:	b570      	push	{r4, r5, r6, lr}
 80011de:	0005      	movs	r5, r0
    return HAL_ERROR;
 80011e0:	2001      	movs	r0, #1
  if(huart == NULL)
 80011e2:	2d00      	cmp	r5, #0
 80011e4:	d016      	beq.n	8001214 <HAL_UART_DeInit+0x38>
  huart->gState = HAL_UART_STATE_BUSY;
 80011e6:	002e      	movs	r6, r5
 80011e8:	2324      	movs	r3, #36	; 0x24
  huart->Instance->CR1 = 0x0U;
 80011ea:	2400      	movs	r4, #0
  huart->gState = HAL_UART_STATE_BUSY;
 80011ec:	3669      	adds	r6, #105	; 0x69
 80011ee:	7033      	strb	r3, [r6, #0]
  __HAL_UART_DISABLE(huart);
 80011f0:	682b      	ldr	r3, [r5, #0]
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	4382      	bics	r2, r0
 80011f6:	601a      	str	r2, [r3, #0]
  HAL_UART_MspDeInit(huart);
 80011f8:	0028      	movs	r0, r5
  huart->Instance->CR1 = 0x0U;
 80011fa:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80011fc:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80011fe:	609c      	str	r4, [r3, #8]
  HAL_UART_MspDeInit(huart);
 8001200:	f001 fd28 	bl	8002c54 <HAL_UART_MspDeInit>
  huart->RxState   = HAL_UART_STATE_RESET;
 8001204:	002b      	movs	r3, r5
  return HAL_OK;
 8001206:	0020      	movs	r0, r4
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001208:	66ec      	str	r4, [r5, #108]	; 0x6c
  huart->RxState   = HAL_UART_STATE_RESET;
 800120a:	336a      	adds	r3, #106	; 0x6a
  __HAL_UNLOCK(huart);
 800120c:	3568      	adds	r5, #104	; 0x68
  huart->gState    = HAL_UART_STATE_RESET;
 800120e:	7034      	strb	r4, [r6, #0]
  huart->RxState   = HAL_UART_STATE_RESET;
 8001210:	701c      	strb	r4, [r3, #0]
  __HAL_UNLOCK(huart);
 8001212:	702c      	strb	r4, [r5, #0]
}
 8001214:	bd70      	pop	{r4, r5, r6, pc}
	...

08001218 <HAL_UART_Receive_IT>:
{
 8001218:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 800121a:	0006      	movs	r6, r0
 800121c:	366a      	adds	r6, #106	; 0x6a
 800121e:	7834      	ldrb	r4, [r6, #0]
{
 8001220:	0003      	movs	r3, r0
    return HAL_BUSY;
 8001222:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8001224:	2c20      	cmp	r4, #32
 8001226:	d135      	bne.n	8001294 <HAL_UART_Receive_IT+0x7c>
      return HAL_ERROR;
 8001228:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 800122a:	2900      	cmp	r1, #0
 800122c:	d032      	beq.n	8001294 <HAL_UART_Receive_IT+0x7c>
 800122e:	2a00      	cmp	r2, #0
 8001230:	d030      	beq.n	8001294 <HAL_UART_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001232:	2480      	movs	r4, #128	; 0x80
 8001234:	689d      	ldr	r5, [r3, #8]
 8001236:	0164      	lsls	r4, r4, #5
 8001238:	42a5      	cmp	r5, r4
 800123a:	d104      	bne.n	8001246 <HAL_UART_Receive_IT+0x2e>
 800123c:	691c      	ldr	r4, [r3, #16]
 800123e:	2c00      	cmp	r4, #0
 8001240:	d101      	bne.n	8001246 <HAL_UART_Receive_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 8001242:	4201      	tst	r1, r0
 8001244:	d126      	bne.n	8001294 <HAL_UART_Receive_IT+0x7c>
    __HAL_LOCK(huart);
 8001246:	001c      	movs	r4, r3
 8001248:	3468      	adds	r4, #104	; 0x68
 800124a:	7827      	ldrb	r7, [r4, #0]
    return HAL_BUSY;
 800124c:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800124e:	2f01      	cmp	r7, #1
 8001250:	d020      	beq.n	8001294 <HAL_UART_Receive_IT+0x7c>
 8001252:	3801      	subs	r0, #1
 8001254:	7020      	strb	r0, [r4, #0]
    huart->pRxBuffPtr = pData;
 8001256:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8001258:	0019      	movs	r1, r3
 800125a:	3158      	adds	r1, #88	; 0x58
 800125c:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 800125e:	804a      	strh	r2, [r1, #2]
    UART_MASK_COMPUTATION(huart);
 8001260:	2280      	movs	r2, #128	; 0x80
 8001262:	0152      	lsls	r2, r2, #5
 8001264:	4295      	cmp	r5, r2
 8001266:	d118      	bne.n	800129a <HAL_UART_Receive_IT+0x82>
 8001268:	691a      	ldr	r2, [r3, #16]
 800126a:	2a00      	cmp	r2, #0
 800126c:	d113      	bne.n	8001296 <HAL_UART_Receive_IT+0x7e>
 800126e:	490e      	ldr	r1, [pc, #56]	; (80012a8 <HAL_UART_Receive_IT+0x90>)
 8001270:	001a      	movs	r2, r3
 8001272:	325c      	adds	r2, #92	; 0x5c
 8001274:	8011      	strh	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001276:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001278:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800127a:	66d8      	str	r0, [r3, #108]	; 0x6c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800127c:	681b      	ldr	r3, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800127e:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001280:	6899      	ldr	r1, [r3, #8]
 8001282:	3a21      	subs	r2, #33	; 0x21
 8001284:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 8001286:	7020      	strb	r0, [r4, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001288:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800128a:	2290      	movs	r2, #144	; 0x90
 800128c:	6819      	ldr	r1, [r3, #0]
 800128e:	0052      	lsls	r2, r2, #1
 8001290:	430a      	orrs	r2, r1
 8001292:	601a      	str	r2, [r3, #0]
}
 8001294:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 8001296:	21ff      	movs	r1, #255	; 0xff
 8001298:	e7ea      	b.n	8001270 <HAL_UART_Receive_IT+0x58>
 800129a:	2d00      	cmp	r5, #0
 800129c:	d1eb      	bne.n	8001276 <HAL_UART_Receive_IT+0x5e>
 800129e:	691a      	ldr	r2, [r3, #16]
 80012a0:	2a00      	cmp	r2, #0
 80012a2:	d0f8      	beq.n	8001296 <HAL_UART_Receive_IT+0x7e>
 80012a4:	217f      	movs	r1, #127	; 0x7f
 80012a6:	e7e3      	b.n	8001270 <HAL_UART_Receive_IT+0x58>
 80012a8:	000001ff 	.word	0x000001ff

080012ac <HAL_UART_TxCpltCallback>:
 80012ac:	4770      	bx	lr

080012ae <HAL_UART_ErrorCallback>:
 80012ae:	4770      	bx	lr

080012b0 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80012b0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80012b2:	2300      	movs	r3, #0
 80012b4:	0002      	movs	r2, r0
{
 80012b6:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 80012b8:	325a      	adds	r2, #90	; 0x5a
 80012ba:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80012bc:	3a08      	subs	r2, #8
 80012be:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 80012c0:	f7ff fff5 	bl	80012ae <HAL_UART_ErrorCallback>
}
 80012c4:	bd10      	pop	{r4, pc}
	...

080012c8 <UART_SetConfig>:
{
 80012c8:	b570      	push	{r4, r5, r6, lr}
 80012ca:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80012cc:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80012ce:	69c2      	ldr	r2, [r0, #28]
 80012d0:	6883      	ldr	r3, [r0, #8]
 80012d2:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80012d4:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80012d6:	4303      	orrs	r3, r0
 80012d8:	6960      	ldr	r0, [r4, #20]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80012da:	4e3f      	ldr	r6, [pc, #252]	; (80013d8 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80012dc:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80012de:	483f      	ldr	r0, [pc, #252]	; (80013dc <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80012e0:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80012e2:	4001      	ands	r1, r0
 80012e4:	430b      	orrs	r3, r1
 80012e6:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80012e8:	686b      	ldr	r3, [r5, #4]
 80012ea:	493d      	ldr	r1, [pc, #244]	; (80013e0 <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80012ec:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80012ee:	400b      	ands	r3, r1
 80012f0:	68e1      	ldr	r1, [r4, #12]
 80012f2:	430b      	orrs	r3, r1
 80012f4:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80012f6:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80012f8:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80012fa:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80012fc:	4839      	ldr	r0, [pc, #228]	; (80013e4 <UART_SetConfig+0x11c>)
 80012fe:	4001      	ands	r1, r0
 8001300:	430b      	orrs	r3, r1
 8001302:	60ab      	str	r3, [r5, #8]
 8001304:	2380      	movs	r3, #128	; 0x80
 8001306:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001308:	42b5      	cmp	r5, r6
 800130a:	d110      	bne.n	800132e <UART_SetConfig+0x66>
 800130c:	2003      	movs	r0, #3
 800130e:	4936      	ldr	r1, [pc, #216]	; (80013e8 <UART_SetConfig+0x120>)
 8001310:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8001312:	4001      	ands	r1, r0
 8001314:	4835      	ldr	r0, [pc, #212]	; (80013ec <UART_SetConfig+0x124>)
 8001316:	5c40      	ldrb	r0, [r0, r1]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001318:	429a      	cmp	r2, r3
 800131a:	d013      	beq.n	8001344 <UART_SetConfig+0x7c>
    switch (clocksource)
 800131c:	2808      	cmp	r0, #8
 800131e:	d858      	bhi.n	80013d2 <UART_SetConfig+0x10a>
 8001320:	f7fe ff04 	bl	800012c <__gnu_thumb1_case_uqi>
 8001324:	57425737 	.word	0x57425737
 8001328:	5757574b 	.word	0x5757574b
 800132c:	50          	.byte	0x50
 800132d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800132e:	4930      	ldr	r1, [pc, #192]	; (80013f0 <UART_SetConfig+0x128>)
 8001330:	428d      	cmp	r5, r1
 8001332:	d14c      	bne.n	80013ce <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001334:	429a      	cmp	r2, r3
 8001336:	d12c      	bne.n	8001392 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001338:	f7ff fea4 	bl	8001084 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800133c:	6863      	ldr	r3, [r4, #4]
 800133e:	0040      	lsls	r0, r0, #1
 8001340:	085b      	lsrs	r3, r3, #1
 8001342:	e00b      	b.n	800135c <UART_SetConfig+0x94>
    switch (clocksource)
 8001344:	2808      	cmp	r0, #8
 8001346:	d821      	bhi.n	800138c <UART_SetConfig+0xc4>
 8001348:	f7fe fee6 	bl	8000118 <__gnu_thumb1_case_sqi>
 800134c:	200520f6 	.word	0x200520f6
 8001350:	20202018 	.word	0x20202018
 8001354:	1b          	.byte	0x1b
 8001355:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001356:	6863      	ldr	r3, [r4, #4]
 8001358:	0858      	lsrs	r0, r3, #1
 800135a:	4b26      	ldr	r3, [pc, #152]	; (80013f4 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800135c:	18c0      	adds	r0, r0, r3
 800135e:	6861      	ldr	r1, [r4, #4]
 8001360:	f7fe feee 	bl	8000140 <__udivsi3>
 8001364:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8001366:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8001368:	220f      	movs	r2, #15
 800136a:	0019      	movs	r1, r3
 800136c:	4391      	bics	r1, r2
 800136e:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001370:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8001372:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001374:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8001376:	4313      	orrs	r3, r2
 8001378:	60cb      	str	r3, [r1, #12]
}
 800137a:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800137c:	f7ff fdb4 	bl	8000ee8 <HAL_RCC_GetSysClockFreq>
 8001380:	e7dc      	b.n	800133c <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001382:	6863      	ldr	r3, [r4, #4]
 8001384:	0858      	lsrs	r0, r3, #1
 8001386:	2380      	movs	r3, #128	; 0x80
 8001388:	025b      	lsls	r3, r3, #9
 800138a:	e7e7      	b.n	800135c <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 800138c:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800138e:	2300      	movs	r3, #0
 8001390:	e7ea      	b.n	8001368 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001392:	f7ff fe77 	bl	8001084 <HAL_RCC_GetPCLK1Freq>
 8001396:	6861      	ldr	r1, [r4, #4]
 8001398:	084b      	lsrs	r3, r1, #1
 800139a:	1818      	adds	r0, r3, r0
 800139c:	f7fe fed0 	bl	8000140 <__udivsi3>
 80013a0:	b280      	uxth	r0, r0
 80013a2:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80013a4:	2000      	movs	r0, #0
        break;
 80013a6:	e7e8      	b.n	800137a <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80013a8:	6861      	ldr	r1, [r4, #4]
 80013aa:	4b13      	ldr	r3, [pc, #76]	; (80013f8 <UART_SetConfig+0x130>)
 80013ac:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80013ae:	18c0      	adds	r0, r0, r3
 80013b0:	f7fe fec6 	bl	8000140 <__udivsi3>
 80013b4:	b280      	uxth	r0, r0
 80013b6:	60f0      	str	r0, [r6, #12]
 80013b8:	e7f4      	b.n	80013a4 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80013ba:	f7ff fd95 	bl	8000ee8 <HAL_RCC_GetSysClockFreq>
 80013be:	6861      	ldr	r1, [r4, #4]
 80013c0:	084b      	lsrs	r3, r1, #1
 80013c2:	e7f4      	b.n	80013ae <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80013c4:	2380      	movs	r3, #128	; 0x80
 80013c6:	6861      	ldr	r1, [r4, #4]
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	0848      	lsrs	r0, r1, #1
 80013cc:	e7ef      	b.n	80013ae <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d0dc      	beq.n	800138c <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 80013d2:	2001      	movs	r0, #1
  return ret;
 80013d4:	e7d1      	b.n	800137a <UART_SetConfig+0xb2>
 80013d6:	46c0      	nop			; (mov r8, r8)
 80013d8:	40013800 	.word	0x40013800
 80013dc:	ffff69f3 	.word	0xffff69f3
 80013e0:	ffffcfff 	.word	0xffffcfff
 80013e4:	fffff4ff 	.word	0xfffff4ff
 80013e8:	40021000 	.word	0x40021000
 80013ec:	08002dfc 	.word	0x08002dfc
 80013f0:	40004400 	.word	0x40004400
 80013f4:	00f42400 	.word	0x00f42400
 80013f8:	007a1200 	.word	0x007a1200

080013fc <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80013fc:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80013fe:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001400:	07da      	lsls	r2, r3, #31
 8001402:	d506      	bpl.n	8001412 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001404:	6801      	ldr	r1, [r0, #0]
 8001406:	4c28      	ldr	r4, [pc, #160]	; (80014a8 <UART_AdvFeatureConfig+0xac>)
 8001408:	684a      	ldr	r2, [r1, #4]
 800140a:	4022      	ands	r2, r4
 800140c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800140e:	4322      	orrs	r2, r4
 8001410:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001412:	079a      	lsls	r2, r3, #30
 8001414:	d506      	bpl.n	8001424 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001416:	6801      	ldr	r1, [r0, #0]
 8001418:	4c24      	ldr	r4, [pc, #144]	; (80014ac <UART_AdvFeatureConfig+0xb0>)
 800141a:	684a      	ldr	r2, [r1, #4]
 800141c:	4022      	ands	r2, r4
 800141e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001420:	4322      	orrs	r2, r4
 8001422:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001424:	075a      	lsls	r2, r3, #29
 8001426:	d506      	bpl.n	8001436 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001428:	6801      	ldr	r1, [r0, #0]
 800142a:	4c21      	ldr	r4, [pc, #132]	; (80014b0 <UART_AdvFeatureConfig+0xb4>)
 800142c:	684a      	ldr	r2, [r1, #4]
 800142e:	4022      	ands	r2, r4
 8001430:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001432:	4322      	orrs	r2, r4
 8001434:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001436:	071a      	lsls	r2, r3, #28
 8001438:	d506      	bpl.n	8001448 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800143a:	6801      	ldr	r1, [r0, #0]
 800143c:	4c1d      	ldr	r4, [pc, #116]	; (80014b4 <UART_AdvFeatureConfig+0xb8>)
 800143e:	684a      	ldr	r2, [r1, #4]
 8001440:	4022      	ands	r2, r4
 8001442:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001444:	4322      	orrs	r2, r4
 8001446:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001448:	06da      	lsls	r2, r3, #27
 800144a:	d506      	bpl.n	800145a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800144c:	6801      	ldr	r1, [r0, #0]
 800144e:	4c1a      	ldr	r4, [pc, #104]	; (80014b8 <UART_AdvFeatureConfig+0xbc>)
 8001450:	688a      	ldr	r2, [r1, #8]
 8001452:	4022      	ands	r2, r4
 8001454:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001456:	4322      	orrs	r2, r4
 8001458:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800145a:	069a      	lsls	r2, r3, #26
 800145c:	d506      	bpl.n	800146c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800145e:	6801      	ldr	r1, [r0, #0]
 8001460:	4c16      	ldr	r4, [pc, #88]	; (80014bc <UART_AdvFeatureConfig+0xc0>)
 8001462:	688a      	ldr	r2, [r1, #8]
 8001464:	4022      	ands	r2, r4
 8001466:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001468:	4322      	orrs	r2, r4
 800146a:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800146c:	065a      	lsls	r2, r3, #25
 800146e:	d510      	bpl.n	8001492 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001470:	6801      	ldr	r1, [r0, #0]
 8001472:	4d13      	ldr	r5, [pc, #76]	; (80014c0 <UART_AdvFeatureConfig+0xc4>)
 8001474:	684a      	ldr	r2, [r1, #4]
 8001476:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001478:	402a      	ands	r2, r5
 800147a:	4322      	orrs	r2, r4
 800147c:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800147e:	2280      	movs	r2, #128	; 0x80
 8001480:	0352      	lsls	r2, r2, #13
 8001482:	4294      	cmp	r4, r2
 8001484:	d105      	bne.n	8001492 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001486:	684a      	ldr	r2, [r1, #4]
 8001488:	4c0e      	ldr	r4, [pc, #56]	; (80014c4 <UART_AdvFeatureConfig+0xc8>)
 800148a:	4022      	ands	r2, r4
 800148c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800148e:	4322      	orrs	r2, r4
 8001490:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001492:	061b      	lsls	r3, r3, #24
 8001494:	d506      	bpl.n	80014a4 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001496:	6802      	ldr	r2, [r0, #0]
 8001498:	490b      	ldr	r1, [pc, #44]	; (80014c8 <UART_AdvFeatureConfig+0xcc>)
 800149a:	6853      	ldr	r3, [r2, #4]
 800149c:	400b      	ands	r3, r1
 800149e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80014a0:	430b      	orrs	r3, r1
 80014a2:	6053      	str	r3, [r2, #4]
}
 80014a4:	bd30      	pop	{r4, r5, pc}
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	fffdffff 	.word	0xfffdffff
 80014ac:	fffeffff 	.word	0xfffeffff
 80014b0:	fffbffff 	.word	0xfffbffff
 80014b4:	ffff7fff 	.word	0xffff7fff
 80014b8:	ffffefff 	.word	0xffffefff
 80014bc:	ffffdfff 	.word	0xffffdfff
 80014c0:	ffefffff 	.word	0xffefffff
 80014c4:	ff9fffff 	.word	0xff9fffff
 80014c8:	fff7ffff 	.word	0xfff7ffff

080014cc <UART_WaitOnFlagUntilTimeout>:
{
 80014cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ce:	0004      	movs	r4, r0
 80014d0:	000e      	movs	r6, r1
 80014d2:	0015      	movs	r5, r2
 80014d4:	001f      	movs	r7, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80014d6:	6822      	ldr	r2, [r4, #0]
 80014d8:	69d3      	ldr	r3, [r2, #28]
 80014da:	4033      	ands	r3, r6
 80014dc:	1b9b      	subs	r3, r3, r6
 80014de:	4259      	negs	r1, r3
 80014e0:	414b      	adcs	r3, r1
 80014e2:	42ab      	cmp	r3, r5
 80014e4:	d001      	beq.n	80014ea <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80014e6:	2000      	movs	r0, #0
 80014e8:	e018      	b.n	800151c <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 80014ea:	9b06      	ldr	r3, [sp, #24]
 80014ec:	3301      	adds	r3, #1
 80014ee:	d0f3      	beq.n	80014d8 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80014f0:	9b06      	ldr	r3, [sp, #24]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d113      	bne.n	800151e <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80014f6:	6823      	ldr	r3, [r4, #0]
 80014f8:	490c      	ldr	r1, [pc, #48]	; (800152c <UART_WaitOnFlagUntilTimeout+0x60>)
 80014fa:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 80014fc:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80014fe:	400a      	ands	r2, r1
 8001500:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	31a3      	adds	r1, #163	; 0xa3
 8001506:	31ff      	adds	r1, #255	; 0xff
 8001508:	438a      	bics	r2, r1
 800150a:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800150c:	0022      	movs	r2, r4
 800150e:	2320      	movs	r3, #32
 8001510:	3269      	adds	r2, #105	; 0x69
 8001512:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8001514:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8001516:	2300      	movs	r3, #0
 8001518:	3468      	adds	r4, #104	; 0x68
 800151a:	7023      	strb	r3, [r4, #0]
}
 800151c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800151e:	f7fe fec5 	bl	80002ac <HAL_GetTick>
 8001522:	9b06      	ldr	r3, [sp, #24]
 8001524:	1bc0      	subs	r0, r0, r7
 8001526:	4283      	cmp	r3, r0
 8001528:	d2d5      	bcs.n	80014d6 <UART_WaitOnFlagUntilTimeout+0xa>
 800152a:	e7e4      	b.n	80014f6 <UART_WaitOnFlagUntilTimeout+0x2a>
 800152c:	fffffe5f 	.word	0xfffffe5f

08001530 <UART_CheckIdleState>:
{
 8001530:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001532:	2600      	movs	r6, #0
{
 8001534:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001536:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8001538:	f7fe feb8 	bl	80002ac <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 800153c:	4a16      	ldr	r2, [pc, #88]	; (8001598 <UART_CheckIdleState+0x68>)
 800153e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001540:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001542:	4293      	cmp	r3, r2
 8001544:	d008      	beq.n	8001558 <UART_CheckIdleState+0x28>
  huart->gState  = HAL_UART_STATE_READY;
 8001546:	0022      	movs	r2, r4
 8001548:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800154a:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 800154c:	3269      	adds	r2, #105	; 0x69
  __HAL_UNLOCK(huart);
 800154e:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8001550:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8001552:	7053      	strb	r3, [r2, #1]
  __HAL_UNLOCK(huart);
 8001554:	7020      	strb	r0, [r4, #0]
}
 8001556:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	071b      	lsls	r3, r3, #28
 800155c:	d40f      	bmi.n	800157e <UART_CheckIdleState+0x4e>
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800155e:	6823      	ldr	r3, [r4, #0]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	075b      	lsls	r3, r3, #29
 8001564:	d5ef      	bpl.n	8001546 <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001566:	2180      	movs	r1, #128	; 0x80
 8001568:	4b0c      	ldr	r3, [pc, #48]	; (800159c <UART_CheckIdleState+0x6c>)
 800156a:	2200      	movs	r2, #0
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	03c9      	lsls	r1, r1, #15
 8001570:	002b      	movs	r3, r5
 8001572:	0020      	movs	r0, r4
 8001574:	f7ff ffaa 	bl	80014cc <UART_WaitOnFlagUntilTimeout>
 8001578:	2800      	cmp	r0, #0
 800157a:	d10b      	bne.n	8001594 <UART_CheckIdleState+0x64>
 800157c:	e7e3      	b.n	8001546 <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800157e:	2180      	movs	r1, #128	; 0x80
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <UART_CheckIdleState+0x6c>)
 8001582:	0032      	movs	r2, r6
 8001584:	9300      	str	r3, [sp, #0]
 8001586:	0389      	lsls	r1, r1, #14
 8001588:	0003      	movs	r3, r0
 800158a:	0020      	movs	r0, r4
 800158c:	f7ff ff9e 	bl	80014cc <UART_WaitOnFlagUntilTimeout>
 8001590:	2800      	cmp	r0, #0
 8001592:	d0e4      	beq.n	800155e <UART_CheckIdleState+0x2e>
        return HAL_TIMEOUT;
 8001594:	2003      	movs	r0, #3
 8001596:	e7de      	b.n	8001556 <UART_CheckIdleState+0x26>
 8001598:	40013800 	.word	0x40013800
 800159c:	01ffffff 	.word	0x01ffffff

080015a0 <HAL_UART_Init>:
{
 80015a0:	b570      	push	{r4, r5, r6, lr}
 80015a2:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 80015a4:	d101      	bne.n	80015aa <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80015a6:	2001      	movs	r0, #1
}
 80015a8:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80015aa:	0005      	movs	r5, r0
 80015ac:	3569      	adds	r5, #105	; 0x69
 80015ae:	782b      	ldrb	r3, [r5, #0]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d104      	bne.n	80015c0 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80015b6:	0002      	movs	r2, r0
 80015b8:	3268      	adds	r2, #104	; 0x68
 80015ba:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80015bc:	f001 fb02 	bl	8002bc4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80015c0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80015c2:	2101      	movs	r1, #1
 80015c4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80015c6:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80015c8:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80015ca:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80015cc:	438b      	bics	r3, r1
 80015ce:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80015d0:	f7ff fe7a 	bl	80012c8 <UART_SetConfig>
 80015d4:	2801      	cmp	r0, #1
 80015d6:	d0e6      	beq.n	80015a6 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80015d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 80015de:	0020      	movs	r0, r4
 80015e0:	f7ff ff0c 	bl	80013fc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80015e4:	6823      	ldr	r3, [r4, #0]
 80015e6:	4908      	ldr	r1, [pc, #32]	; (8001608 <HAL_UART_Init+0x68>)
 80015e8:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80015ea:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80015ec:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80015ee:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80015f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80015f2:	689a      	ldr	r2, [r3, #8]
 80015f4:	438a      	bics	r2, r1
 80015f6:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80015f8:	2201      	movs	r2, #1
 80015fa:	6819      	ldr	r1, [r3, #0]
 80015fc:	430a      	orrs	r2, r1
 80015fe:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8001600:	f7ff ff96 	bl	8001530 <UART_CheckIdleState>
 8001604:	e7d0      	b.n	80015a8 <HAL_UART_Init+0x8>
 8001606:	46c0      	nop			; (mov r8, r8)
 8001608:	ffffb7ff 	.word	0xffffb7ff

0800160c <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800160c:	0003      	movs	r3, r0
{
 800160e:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001610:	3369      	adds	r3, #105	; 0x69
 8001612:	781b      	ldrb	r3, [r3, #0]
{
 8001614:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8001616:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001618:	2b21      	cmp	r3, #33	; 0x21
 800161a:	d10f      	bne.n	800163c <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 800161c:	0014      	movs	r4, r2
 800161e:	3452      	adds	r4, #82	; 0x52
 8001620:	8823      	ldrh	r3, [r4, #0]
 8001622:	6811      	ldr	r1, [r2, #0]
 8001624:	b29b      	uxth	r3, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	d109      	bne.n	800163e <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800162a:	680a      	ldr	r2, [r1, #0]
 800162c:	307e      	adds	r0, #126	; 0x7e
 800162e:	4382      	bics	r2, r0
 8001630:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001632:	2240      	movs	r2, #64	; 0x40
 8001634:	6808      	ldr	r0, [r1, #0]
 8001636:	4302      	orrs	r2, r0
 8001638:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 800163a:	2000      	movs	r0, #0
  }
}
 800163c:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800163e:	2080      	movs	r0, #128	; 0x80
 8001640:	6895      	ldr	r5, [r2, #8]
 8001642:	0140      	lsls	r0, r0, #5
 8001644:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001646:	4285      	cmp	r5, r0
 8001648:	d10d      	bne.n	8001666 <UART_Transmit_IT+0x5a>
 800164a:	6910      	ldr	r0, [r2, #16]
 800164c:	2800      	cmp	r0, #0
 800164e:	d10a      	bne.n	8001666 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001650:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 8001652:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001654:	05c0      	lsls	r0, r0, #23
 8001656:	0dc0      	lsrs	r0, r0, #23
 8001658:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800165a:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 800165c:	8823      	ldrh	r3, [r4, #0]
 800165e:	3b01      	subs	r3, #1
 8001660:	b29b      	uxth	r3, r3
 8001662:	8023      	strh	r3, [r4, #0]
 8001664:	e7e9      	b.n	800163a <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8001666:	1c58      	adds	r0, r3, #1
 8001668:	64d0      	str	r0, [r2, #76]	; 0x4c
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	850b      	strh	r3, [r1, #40]	; 0x28
 800166e:	e7f5      	b.n	800165c <UART_Transmit_IT+0x50>

08001670 <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001670:	2140      	movs	r1, #64	; 0x40
 8001672:	6802      	ldr	r2, [r0, #0]
{
 8001674:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001676:	6813      	ldr	r3, [r2, #0]
 8001678:	438b      	bics	r3, r1
 800167a:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800167c:	0003      	movs	r3, r0
 800167e:	2220      	movs	r2, #32
 8001680:	3369      	adds	r3, #105	; 0x69
 8001682:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 8001684:	f7ff fe12 	bl	80012ac <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8001688:	2000      	movs	r0, #0
 800168a:	bd10      	pop	{r4, pc}

0800168c <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800168c:	0002      	movs	r2, r0
{
 800168e:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001690:	326a      	adds	r2, #106	; 0x6a
 8001692:	7811      	ldrb	r1, [r2, #0]
 8001694:	6803      	ldr	r3, [r0, #0]
 8001696:	2922      	cmp	r1, #34	; 0x22
 8001698:	d12d      	bne.n	80016f6 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 800169a:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800169c:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 800169e:	315c      	adds	r1, #92	; 0x5c
 80016a0:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80016a2:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016a4:	0164      	lsls	r4, r4, #5
 80016a6:	4029      	ands	r1, r5
 80016a8:	6885      	ldr	r5, [r0, #8]
 80016aa:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80016ac:	42a5      	cmp	r5, r4
 80016ae:	d11e      	bne.n	80016ee <UART_Receive_IT+0x62>
 80016b0:	6904      	ldr	r4, [r0, #16]
 80016b2:	2c00      	cmp	r4, #0
 80016b4:	d11b      	bne.n	80016ee <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 80016b6:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 80016b8:	3302      	adds	r3, #2
 80016ba:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 80016bc:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 80016be:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 80016c0:	315a      	adds	r1, #90	; 0x5a
 80016c2:	880b      	ldrh	r3, [r1, #0]
 80016c4:	3b01      	subs	r3, #1
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	800b      	strh	r3, [r1, #0]
 80016ca:	42a3      	cmp	r3, r4
 80016cc:	d10d      	bne.n	80016ea <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80016ce:	6803      	ldr	r3, [r0, #0]
 80016d0:	4d0c      	ldr	r5, [pc, #48]	; (8001704 <UART_Receive_IT+0x78>)
 80016d2:	6819      	ldr	r1, [r3, #0]
 80016d4:	4029      	ands	r1, r5
 80016d6:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80016d8:	6899      	ldr	r1, [r3, #8]
 80016da:	3523      	adds	r5, #35	; 0x23
 80016dc:	35ff      	adds	r5, #255	; 0xff
 80016de:	43a9      	bics	r1, r5
 80016e0:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 80016e2:	2320      	movs	r3, #32
 80016e4:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 80016e6:	f001 f99b 	bl	8002a20 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 80016ea:	0020      	movs	r0, r4
 80016ec:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80016ee:	1c5c      	adds	r4, r3, #1
 80016f0:	6544      	str	r4, [r0, #84]	; 0x54
 80016f2:	7019      	strb	r1, [r3, #0]
 80016f4:	e7e2      	b.n	80016bc <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80016f6:	2208      	movs	r2, #8
 80016f8:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 80016fa:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80016fc:	430a      	orrs	r2, r1
 80016fe:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8001700:	e7f3      	b.n	80016ea <UART_Receive_IT+0x5e>
 8001702:	46c0      	nop			; (mov r8, r8)
 8001704:	fffffedf 	.word	0xfffffedf

08001708 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001708:	210f      	movs	r1, #15
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800170a:	6802      	ldr	r2, [r0, #0]
{
 800170c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800170e:	69d3      	ldr	r3, [r2, #28]
{
 8001710:	0004      	movs	r4, r0
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001712:	4019      	ands	r1, r3
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001714:	6810      	ldr	r0, [r2, #0]
  if (errorflags == RESET)
 8001716:	d108      	bne.n	800172a <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001718:	2520      	movs	r5, #32
 800171a:	422b      	tst	r3, r5
 800171c:	d005      	beq.n	800172a <HAL_UART_IRQHandler+0x22>
 800171e:	4228      	tst	r0, r5
 8001720:	d003      	beq.n	800172a <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 8001722:	0020      	movs	r0, r4
 8001724:	f7ff ffb2 	bl	800168c <UART_Receive_IT>
}
 8001728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 800172a:	6896      	ldr	r6, [r2, #8]
  if(   (errorflags != RESET)
 800172c:	2900      	cmp	r1, #0
 800172e:	d061      	beq.n	80017f4 <HAL_UART_IRQHandler+0xec>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8001730:	2101      	movs	r1, #1
 8001732:	0035      	movs	r5, r6
 8001734:	400d      	ands	r5, r1
 8001736:	d103      	bne.n	8001740 <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8001738:	2790      	movs	r7, #144	; 0x90
 800173a:	007f      	lsls	r7, r7, #1
 800173c:	4238      	tst	r0, r7
 800173e:	d059      	beq.n	80017f4 <HAL_UART_IRQHandler+0xec>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001740:	420b      	tst	r3, r1
 8001742:	d005      	beq.n	8001750 <HAL_UART_IRQHandler+0x48>
 8001744:	05c6      	lsls	r6, r0, #23
 8001746:	d503      	bpl.n	8001750 <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8001748:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800174a:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 800174c:	4331      	orrs	r1, r6
 800174e:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001750:	2102      	movs	r1, #2
 8001752:	420b      	tst	r3, r1
 8001754:	d006      	beq.n	8001764 <HAL_UART_IRQHandler+0x5c>
 8001756:	2d00      	cmp	r5, #0
 8001758:	d004      	beq.n	8001764 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 800175a:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800175c:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 800175e:	1849      	adds	r1, r1, r1
 8001760:	4331      	orrs	r1, r6
 8001762:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001764:	2104      	movs	r1, #4
 8001766:	420b      	tst	r3, r1
 8001768:	d006      	beq.n	8001778 <HAL_UART_IRQHandler+0x70>
 800176a:	2d00      	cmp	r5, #0
 800176c:	d004      	beq.n	8001778 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 800176e:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001770:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8001772:	3902      	subs	r1, #2
 8001774:	4331      	orrs	r1, r6
 8001776:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8001778:	0719      	lsls	r1, r3, #28
 800177a:	d508      	bpl.n	800178e <HAL_UART_IRQHandler+0x86>
 800177c:	0681      	lsls	r1, r0, #26
 800177e:	d401      	bmi.n	8001784 <HAL_UART_IRQHandler+0x7c>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001780:	2d00      	cmp	r5, #0
 8001782:	d004      	beq.n	800178e <HAL_UART_IRQHandler+0x86>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8001784:	2108      	movs	r1, #8
 8001786:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001788:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800178a:	4311      	orrs	r1, r2
 800178c:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800178e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001790:	2a00      	cmp	r2, #0
 8001792:	d0c9      	beq.n	8001728 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001794:	2220      	movs	r2, #32
 8001796:	4213      	tst	r3, r2
 8001798:	d004      	beq.n	80017a4 <HAL_UART_IRQHandler+0x9c>
 800179a:	4210      	tst	r0, r2
 800179c:	d002      	beq.n	80017a4 <HAL_UART_IRQHandler+0x9c>
        UART_Receive_IT(huart);
 800179e:	0020      	movs	r0, r4
 80017a0:	f7ff ff74 	bl	800168c <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80017a4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 80017a6:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80017a8:	071b      	lsls	r3, r3, #28
 80017aa:	d404      	bmi.n	80017b6 <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80017ac:	6823      	ldr	r3, [r4, #0]
 80017ae:	689d      	ldr	r5, [r3, #8]
 80017b0:	2340      	movs	r3, #64	; 0x40
 80017b2:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80017b4:	d01a      	beq.n	80017ec <HAL_UART_IRQHandler+0xe4>
        UART_EndRxTransfer(huart);
 80017b6:	f7ff fd01 	bl	80011bc <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80017ba:	2140      	movs	r1, #64	; 0x40
 80017bc:	6823      	ldr	r3, [r4, #0]
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	420a      	tst	r2, r1
 80017c2:	d00f      	beq.n	80017e4 <HAL_UART_IRQHandler+0xdc>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80017c4:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80017c6:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80017c8:	438a      	bics	r2, r1
 80017ca:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80017cc:	2800      	cmp	r0, #0
 80017ce:	d009      	beq.n	80017e4 <HAL_UART_IRQHandler+0xdc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80017d0:	4b1a      	ldr	r3, [pc, #104]	; (800183c <HAL_UART_IRQHandler+0x134>)
 80017d2:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80017d4:	f7fe fde2 	bl	800039c <HAL_DMA_Abort_IT>
 80017d8:	2800      	cmp	r0, #0
 80017da:	d0a5      	beq.n	8001728 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80017dc:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80017de:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80017e0:	4798      	blx	r3
 80017e2:	e7a1      	b.n	8001728 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 80017e4:	0020      	movs	r0, r4
 80017e6:	f7ff fd62 	bl	80012ae <HAL_UART_ErrorCallback>
 80017ea:	e79d      	b.n	8001728 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 80017ec:	f7ff fd5f 	bl	80012ae <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017f0:	66e5      	str	r5, [r4, #108]	; 0x6c
 80017f2:	e799      	b.n	8001728 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 80017f4:	2180      	movs	r1, #128	; 0x80
 80017f6:	0349      	lsls	r1, r1, #13
 80017f8:	420b      	tst	r3, r1
 80017fa:	d00b      	beq.n	8001814 <HAL_UART_IRQHandler+0x10c>
 80017fc:	0275      	lsls	r5, r6, #9
 80017fe:	d509      	bpl.n	8001814 <HAL_UART_IRQHandler+0x10c>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8001800:	6211      	str	r1, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8001802:	0022      	movs	r2, r4
 8001804:	2320      	movs	r3, #32
 8001806:	3269      	adds	r2, #105	; 0x69
 8001808:	7013      	strb	r3, [r2, #0]
    HAL_UARTEx_WakeupCallback(huart);
 800180a:	0020      	movs	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 800180c:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 800180e:	f000 f817 	bl	8001840 <HAL_UARTEx_WakeupCallback>
    return;
 8001812:	e789      	b.n	8001728 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001814:	2280      	movs	r2, #128	; 0x80
 8001816:	4213      	tst	r3, r2
 8001818:	d005      	beq.n	8001826 <HAL_UART_IRQHandler+0x11e>
 800181a:	4210      	tst	r0, r2
 800181c:	d003      	beq.n	8001826 <HAL_UART_IRQHandler+0x11e>
    UART_Transmit_IT(huart);
 800181e:	0020      	movs	r0, r4
 8001820:	f7ff fef4 	bl	800160c <UART_Transmit_IT>
    return;
 8001824:	e780      	b.n	8001728 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001826:	2240      	movs	r2, #64	; 0x40
 8001828:	4213      	tst	r3, r2
 800182a:	d100      	bne.n	800182e <HAL_UART_IRQHandler+0x126>
 800182c:	e77c      	b.n	8001728 <HAL_UART_IRQHandler+0x20>
 800182e:	4210      	tst	r0, r2
 8001830:	d100      	bne.n	8001834 <HAL_UART_IRQHandler+0x12c>
 8001832:	e779      	b.n	8001728 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 8001834:	0020      	movs	r0, r4
 8001836:	f7ff ff1b 	bl	8001670 <UART_EndTransmit_IT>
    return;
 800183a:	e775      	b.n	8001728 <HAL_UART_IRQHandler+0x20>
 800183c:	080012b1 	.word	0x080012b1

08001840 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8001840:	4770      	bx	lr

08001842 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8001842:	b510      	push	{r4, lr}
 8001844:	0008      	movs	r0, r1
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 8001846:	2400      	movs	r4, #0
  if (count == 1) {
 8001848:	2901      	cmp	r1, #1
 800184a:	d10a      	bne.n	8001862 <osSemaphoreCreate+0x20>
    vSemaphoreCreateBinary(sema);
 800184c:	0021      	movs	r1, r4
 800184e:	2203      	movs	r2, #3
 8001850:	f000 fa8b 	bl	8001d6a <xQueueGenericCreate>
 8001854:	1e04      	subs	r4, r0, #0
 8001856:	d004      	beq.n	8001862 <osSemaphoreCreate+0x20>
 8001858:	2300      	movs	r3, #0
 800185a:	001a      	movs	r2, r3
 800185c:	0019      	movs	r1, r3
 800185e:	f000 faa1 	bl	8001da4 <xQueueGenericSend>
#endif
  }
#endif
}
 8001862:	0020      	movs	r0, r4
 8001864:	bd10      	pop	{r4, pc}

08001866 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8001866:	b510      	push	{r4, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001868:	f000 fe6c 	bl	8002544 <xTaskGetSchedulerState>
 800186c:	2801      	cmp	r0, #1
 800186e:	d001      	beq.n	8001874 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8001870:	f000 f8d0 	bl	8001a14 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8001874:	bd10      	pop	{r4, pc}

08001876 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001876:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001878:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800187a:	3308      	adds	r3, #8
 800187c:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800187e:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001880:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001882:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001884:	4252      	negs	r2, r2
 8001886:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001888:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800188a:	4770      	bx	lr

0800188c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800188c:	2300      	movs	r3, #0
 800188e:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001890:	4770      	bx	lr

08001892 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001892:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001894:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8001896:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001898:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800189a:	689a      	ldr	r2, [r3, #8]
 800189c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800189e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80018a0:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80018a2:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80018a4:	3301      	adds	r3, #1
 80018a6:	6003      	str	r3, [r0, #0]
}
 80018a8:	4770      	bx	lr

080018aa <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018aa:	0003      	movs	r3, r0
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80018ac:	680a      	ldr	r2, [r1, #0]
{
 80018ae:	b530      	push	{r4, r5, lr}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018b0:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 80018b2:	1c54      	adds	r4, r2, #1
 80018b4:	d10b      	bne.n	80018ce <vListInsert+0x24>
		pxIterator = pxList->xListEnd.pxPrevious;
 80018b6:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80018b8:	685a      	ldr	r2, [r3, #4]
 80018ba:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80018bc:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80018be:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80018c0:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80018c2:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80018c4:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80018c6:	3301      	adds	r3, #1
 80018c8:	6003      	str	r3, [r0, #0]
}
 80018ca:	bd30      	pop	{r4, r5, pc}
 80018cc:	0023      	movs	r3, r4
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018ce:	685c      	ldr	r4, [r3, #4]
 80018d0:	6825      	ldr	r5, [r4, #0]
 80018d2:	42aa      	cmp	r2, r5
 80018d4:	d2fa      	bcs.n	80018cc <vListInsert+0x22>
 80018d6:	e7ef      	b.n	80018b8 <vListInsert+0xe>

080018d8 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80018d8:	6841      	ldr	r1, [r0, #4]
 80018da:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80018dc:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80018de:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80018e0:	6882      	ldr	r2, [r0, #8]
 80018e2:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80018e4:	6859      	ldr	r1, [r3, #4]
 80018e6:	4288      	cmp	r0, r1
 80018e8:	d100      	bne.n	80018ec <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80018ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80018ec:	2200      	movs	r2, #0
 80018ee:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	1e50      	subs	r0, r2, #1
 80018f4:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80018f6:	4770      	bx	lr

080018f8 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80018f8:	4b03      	ldr	r3, [pc, #12]	; (8001908 <prvTaskExitError+0x10>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	3301      	adds	r3, #1
 80018fe:	d001      	beq.n	8001904 <prvTaskExitError+0xc>
 8001900:	b672      	cpsid	i
 8001902:	e7fe      	b.n	8001902 <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 8001904:	b672      	cpsid	i
 8001906:	e7fe      	b.n	8001906 <prvTaskExitError+0xe>
 8001908:	20000000 	.word	0x20000000
 800190c:	00000000 	.word	0x00000000

08001910 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8001910:	4a0b      	ldr	r2, [pc, #44]	; (8001940 <pxCurrentTCBConst2>)
 8001912:	6813      	ldr	r3, [r2, #0]
 8001914:	6818      	ldr	r0, [r3, #0]
 8001916:	3020      	adds	r0, #32
 8001918:	f380 8809 	msr	PSP, r0
 800191c:	2002      	movs	r0, #2
 800191e:	f380 8814 	msr	CONTROL, r0
 8001922:	f3bf 8f6f 	isb	sy
 8001926:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8001928:	46ae      	mov	lr, r5
 800192a:	bc08      	pop	{r3}
 800192c:	bc04      	pop	{r2}
 800192e:	b662      	cpsie	i
 8001930:	4718      	bx	r3
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	46c0      	nop			; (mov r8, r8)
 8001936:	46c0      	nop			; (mov r8, r8)
 8001938:	46c0      	nop			; (mov r8, r8)
 800193a:	46c0      	nop			; (mov r8, r8)
 800193c:	46c0      	nop			; (mov r8, r8)
 800193e:	46c0      	nop			; (mov r8, r8)

08001940 <pxCurrentTCBConst2>:
 8001940:	20000c48 	.word	0x20000c48

08001944 <pxPortInitialiseStack>:
{
 8001944:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001946:	2480      	movs	r4, #128	; 0x80
 8001948:	1f03      	subs	r3, r0, #4
 800194a:	0464      	lsls	r4, r4, #17
 800194c:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800194e:	3b04      	subs	r3, #4
 8001950:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001952:	4903      	ldr	r1, [pc, #12]	; (8001960 <pxPortInitialiseStack+0x1c>)
 8001954:	3b04      	subs	r3, #4
 8001956:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001958:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 800195a:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800195c:	601a      	str	r2, [r3, #0]
}
 800195e:	bd10      	pop	{r4, pc}
 8001960:	080018f9 	.word	0x080018f9

08001964 <SVC_Handler>:
}
 8001964:	4770      	bx	lr
	...

08001968 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8001968:	2280      	movs	r2, #128	; 0x80
 800196a:	4b04      	ldr	r3, [pc, #16]	; (800197c <vPortYield+0x14>)
 800196c:	0552      	lsls	r2, r2, #21
 800196e:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8001970:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8001974:	f3bf 8f6f 	isb	sy
}
 8001978:	4770      	bx	lr
 800197a:	46c0      	nop			; (mov r8, r8)
 800197c:	e000ed04 	.word	0xe000ed04

08001980 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 8001980:	b672      	cpsid	i
    uxCriticalNesting++;
 8001982:	4a04      	ldr	r2, [pc, #16]	; (8001994 <vPortEnterCritical+0x14>)
 8001984:	6813      	ldr	r3, [r2, #0]
 8001986:	3301      	adds	r3, #1
 8001988:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 800198a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800198e:	f3bf 8f6f 	isb	sy
}
 8001992:	4770      	bx	lr
 8001994:	20000000 	.word	0x20000000

08001998 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001998:	4a05      	ldr	r2, [pc, #20]	; (80019b0 <vPortExitCritical+0x18>)
 800199a:	6813      	ldr	r3, [r2, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d101      	bne.n	80019a4 <vPortExitCritical+0xc>
 80019a0:	b672      	cpsid	i
 80019a2:	e7fe      	b.n	80019a2 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 80019a4:	3b01      	subs	r3, #1
 80019a6:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d100      	bne.n	80019ae <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 80019ac:	b662      	cpsie	i
    }
}
 80019ae:	4770      	bx	lr
 80019b0:	20000000 	.word	0x20000000

080019b4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80019b4:	f3ef 8010 	mrs	r0, PRIMASK
 80019b8:	b672      	cpsid	i
 80019ba:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 80019bc:	2000      	movs	r0, #0

080019be <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 80019be:	f380 8810 	msr	PRIMASK, r0
 80019c2:	4770      	bx	lr
	...

080019d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80019d0:	f3ef 8009 	mrs	r0, PSP
 80019d4:	4b0e      	ldr	r3, [pc, #56]	; (8001a10 <pxCurrentTCBConst>)
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	3820      	subs	r0, #32
 80019da:	6010      	str	r0, [r2, #0]
 80019dc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80019de:	4644      	mov	r4, r8
 80019e0:	464d      	mov	r5, r9
 80019e2:	4656      	mov	r6, sl
 80019e4:	465f      	mov	r7, fp
 80019e6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80019e8:	b508      	push	{r3, lr}
 80019ea:	b672      	cpsid	i
 80019ec:	f000 fce0 	bl	80023b0 <vTaskSwitchContext>
 80019f0:	b662      	cpsie	i
 80019f2:	bc0c      	pop	{r2, r3}
 80019f4:	6811      	ldr	r1, [r2, #0]
 80019f6:	6808      	ldr	r0, [r1, #0]
 80019f8:	3010      	adds	r0, #16
 80019fa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80019fc:	46a0      	mov	r8, r4
 80019fe:	46a9      	mov	r9, r5
 8001a00:	46b2      	mov	sl, r6
 8001a02:	46bb      	mov	fp, r7
 8001a04:	f380 8809 	msr	PSP, r0
 8001a08:	3820      	subs	r0, #32
 8001a0a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8001a0c:	4718      	bx	r3
 8001a0e:	46c0      	nop			; (mov r8, r8)

08001a10 <pxCurrentTCBConst>:
 8001a10:	20000c48 	.word	0x20000c48

08001a14 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001a14:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8001a16:	f7ff ffcd 	bl	80019b4 <ulSetInterruptMaskFromISR>
 8001a1a:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001a1c:	f000 fb94 	bl	8002148 <xTaskIncrementTick>
 8001a20:	2800      	cmp	r0, #0
 8001a22:	d003      	beq.n	8001a2c <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8001a24:	2280      	movs	r2, #128	; 0x80
 8001a26:	4b03      	ldr	r3, [pc, #12]	; (8001a34 <xPortSysTickHandler+0x20>)
 8001a28:	0552      	lsls	r2, r2, #21
 8001a2a:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8001a2c:	0020      	movs	r0, r4
 8001a2e:	f7ff ffc6 	bl	80019be <vClearInterruptMaskFromISR>
}
 8001a32:	bd10      	pop	{r4, pc}
 8001a34:	e000ed04 	.word	0xe000ed04

08001a38 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001a38:	21fa      	movs	r1, #250	; 0xfa
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <vPortSetupTimerInterrupt+0x1c>)
{
 8001a3c:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001a3e:	6818      	ldr	r0, [r3, #0]
 8001a40:	0089      	lsls	r1, r1, #2
 8001a42:	f7fe fb7d 	bl	8000140 <__udivsi3>
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8001a46:	2207      	movs	r2, #7
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001a48:	4b03      	ldr	r3, [pc, #12]	; (8001a58 <vPortSetupTimerInterrupt+0x20>)
 8001a4a:	3801      	subs	r0, #1
 8001a4c:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8001a4e:	4b03      	ldr	r3, [pc, #12]	; (8001a5c <vPortSetupTimerInterrupt+0x24>)
 8001a50:	601a      	str	r2, [r3, #0]
}
 8001a52:	bd10      	pop	{r4, pc}
 8001a54:	20000010 	.word	0x20000010
 8001a58:	e000e014 	.word	0xe000e014
 8001a5c:	e000e010 	.word	0xe000e010

08001a60 <xPortStartScheduler>:
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8001a60:	22ff      	movs	r2, #255	; 0xff
 8001a62:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <xPortStartScheduler+0x2c>)
 8001a64:	0412      	lsls	r2, r2, #16
 8001a66:	6819      	ldr	r1, [r3, #0]
{
 8001a68:	b510      	push	{r4, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8001a6e:	22ff      	movs	r2, #255	; 0xff
 8001a70:	6819      	ldr	r1, [r3, #0]
 8001a72:	0612      	lsls	r2, r2, #24
 8001a74:	430a      	orrs	r2, r1
 8001a76:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001a78:	f7ff ffde 	bl	8001a38 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <xPortStartScheduler+0x30>)
 8001a80:	601a      	str	r2, [r3, #0]
	vPortStartFirstTask();
 8001a82:	f7ff ff45 	bl	8001910 <vPortStartFirstTask>
	prvTaskExitError();
 8001a86:	f7ff ff37 	bl	80018f8 <prvTaskExitError>
 8001a8a:	46c0      	nop			; (mov r8, r8)
 8001a8c:	e000ed20 	.word	0xe000ed20
 8001a90:	20000000 	.word	0x20000000

08001a94 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001a94:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001a96:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <prvInsertBlockIntoFreeList+0x40>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	4282      	cmp	r2, r0
 8001a9c:	d318      	bcc.n	8001ad0 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001a9e:	685c      	ldr	r4, [r3, #4]
 8001aa0:	1919      	adds	r1, r3, r4
 8001aa2:	4288      	cmp	r0, r1
 8001aa4:	d103      	bne.n	8001aae <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001aa6:	6841      	ldr	r1, [r0, #4]
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	1909      	adds	r1, r1, r4
 8001aac:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001aae:	6841      	ldr	r1, [r0, #4]
 8001ab0:	1844      	adds	r4, r0, r1
 8001ab2:	42a2      	cmp	r2, r4
 8001ab4:	d107      	bne.n	8001ac6 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001ab6:	4c08      	ldr	r4, [pc, #32]	; (8001ad8 <prvInsertBlockIntoFreeList+0x44>)
 8001ab8:	6824      	ldr	r4, [r4, #0]
 8001aba:	42a2      	cmp	r2, r4
 8001abc:	d003      	beq.n	8001ac6 <prvInsertBlockIntoFreeList+0x32>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001abe:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001ac0:	6812      	ldr	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001ac2:	1861      	adds	r1, r4, r1
 8001ac4:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001ac6:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001ac8:	4298      	cmp	r0, r3
 8001aca:	d000      	beq.n	8001ace <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001acc:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001ace:	bd10      	pop	{r4, pc}
 8001ad0:	0013      	movs	r3, r2
 8001ad2:	e7e1      	b.n	8001a98 <prvInsertBlockIntoFreeList+0x4>
 8001ad4:	20000c40 	.word	0x20000c40
 8001ad8:	20000030 	.word	0x20000030

08001adc <pvPortMalloc>:
{
 8001adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ade:	0004      	movs	r4, r0
	vTaskSuspendAll();
 8001ae0:	f000 fb2a 	bl	8002138 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001ae4:	4a38      	ldr	r2, [pc, #224]	; (8001bc8 <pvPortMalloc+0xec>)
 8001ae6:	4839      	ldr	r0, [pc, #228]	; (8001bcc <pvPortMalloc+0xf0>)
 8001ae8:	6813      	ldr	r3, [r2, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d11e      	bne.n	8001b2c <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 8001aee:	4938      	ldr	r1, [pc, #224]	; (8001bd0 <pvPortMalloc+0xf4>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001af0:	3307      	adds	r3, #7
 8001af2:	4219      	tst	r1, r3
 8001af4:	d036      	beq.n	8001b64 <pvPortMalloc+0x88>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001af6:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001af8:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001afa:	23c0      	movs	r3, #192	; 0xc0
 8001afc:	011b      	lsls	r3, r3, #4
 8001afe:	18c9      	adds	r1, r1, r3
 8001b00:	1b4b      	subs	r3, r1, r5
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001b02:	0029      	movs	r1, r5
	xStart.xBlockSize = ( size_t ) 0;
 8001b04:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001b06:	4e33      	ldr	r6, [pc, #204]	; (8001bd4 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001b08:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 8001b0a:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001b0c:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001b0e:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 8001b10:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001b12:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 8001b14:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 8001b16:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001b18:	1a5d      	subs	r5, r3, r1
	pxEnd = ( void * ) uxAddress;
 8001b1a:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001b1c:	c128      	stmia	r1!, {r3, r5}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001b1e:	4b2e      	ldr	r3, [pc, #184]	; (8001bd8 <pvPortMalloc+0xfc>)
 8001b20:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001b22:	4b2e      	ldr	r3, [pc, #184]	; (8001bdc <pvPortMalloc+0x100>)
 8001b24:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001b26:	2380      	movs	r3, #128	; 0x80
 8001b28:	061b      	lsls	r3, r3, #24
 8001b2a:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001b2c:	6806      	ldr	r6, [r0, #0]
 8001b2e:	4234      	tst	r4, r6
 8001b30:	d116      	bne.n	8001b60 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 8001b32:	2c00      	cmp	r4, #0
 8001b34:	d014      	beq.n	8001b60 <pvPortMalloc+0x84>
				xWantedSize += xHeapStructSize;
 8001b36:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001b38:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 8001b3a:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001b3c:	420b      	tst	r3, r1
 8001b3e:	d001      	beq.n	8001b44 <pvPortMalloc+0x68>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001b40:	438b      	bics	r3, r1
 8001b42:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d00b      	beq.n	8001b60 <pvPortMalloc+0x84>
 8001b48:	4924      	ldr	r1, [pc, #144]	; (8001bdc <pvPortMalloc+0x100>)
 8001b4a:	680d      	ldr	r5, [r1, #0]
 8001b4c:	42ab      	cmp	r3, r5
 8001b4e:	d807      	bhi.n	8001b60 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 8001b50:	4920      	ldr	r1, [pc, #128]	; (8001bd4 <pvPortMalloc+0xf8>)
 8001b52:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001b54:	6860      	ldr	r0, [r4, #4]
 8001b56:	4283      	cmp	r3, r0
 8001b58:	d807      	bhi.n	8001b6a <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8001b5a:	6812      	ldr	r2, [r2, #0]
 8001b5c:	4294      	cmp	r4, r2
 8001b5e:	d10b      	bne.n	8001b78 <pvPortMalloc+0x9c>
void *pvReturn = NULL;
 8001b60:	2500      	movs	r5, #0
 8001b62:	e028      	b.n	8001bb6 <pvPortMalloc+0xda>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001b64:	23c0      	movs	r3, #192	; 0xc0
 8001b66:	011b      	lsls	r3, r3, #4
 8001b68:	e7cc      	b.n	8001b04 <pvPortMalloc+0x28>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001b6a:	6827      	ldr	r7, [r4, #0]
 8001b6c:	46bc      	mov	ip, r7
 8001b6e:	2f00      	cmp	r7, #0
 8001b70:	d0f3      	beq.n	8001b5a <pvPortMalloc+0x7e>
 8001b72:	0021      	movs	r1, r4
 8001b74:	4664      	mov	r4, ip
 8001b76:	e7ed      	b.n	8001b54 <pvPortMalloc+0x78>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001b78:	680a      	ldr	r2, [r1, #0]
 8001b7a:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001b7c:	6822      	ldr	r2, [r4, #0]
 8001b7e:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001b80:	1ac2      	subs	r2, r0, r3
 8001b82:	2a10      	cmp	r2, #16
 8001b84:	d908      	bls.n	8001b98 <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001b86:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001b88:	0741      	lsls	r1, r0, #29
 8001b8a:	d001      	beq.n	8001b90 <pvPortMalloc+0xb4>
 8001b8c:	b672      	cpsid	i
 8001b8e:	e7fe      	b.n	8001b8e <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001b90:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001b92:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001b94:	f7ff ff7e 	bl	8001a94 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001b98:	6863      	ldr	r3, [r4, #4]
 8001b9a:	4a10      	ldr	r2, [pc, #64]	; (8001bdc <pvPortMalloc+0x100>)
 8001b9c:	1aed      	subs	r5, r5, r3
 8001b9e:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001ba0:	4a0d      	ldr	r2, [pc, #52]	; (8001bd8 <pvPortMalloc+0xfc>)
 8001ba2:	6811      	ldr	r1, [r2, #0]
 8001ba4:	428d      	cmp	r5, r1
 8001ba6:	d200      	bcs.n	8001baa <pvPortMalloc+0xce>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001ba8:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001baa:	431e      	orrs	r6, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001bac:	003d      	movs	r5, r7
					pxBlock->pxNextFreeBlock = NULL;
 8001bae:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001bb0:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001bb2:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001bb4:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8001bb6:	f000 fb45 	bl	8002244 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001bba:	076b      	lsls	r3, r5, #29
 8001bbc:	d001      	beq.n	8001bc2 <pvPortMalloc+0xe6>
 8001bbe:	b672      	cpsid	i
 8001bc0:	e7fe      	b.n	8001bc0 <pvPortMalloc+0xe4>
}
 8001bc2:	0028      	movs	r0, r5
 8001bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001bc6:	46c0      	nop			; (mov r8, r8)
 8001bc8:	20000030 	.word	0x20000030
 8001bcc:	20000c34 	.word	0x20000c34
 8001bd0:	20000034 	.word	0x20000034
 8001bd4:	20000c40 	.word	0x20000c40
 8001bd8:	20000c3c 	.word	0x20000c3c
 8001bdc:	20000c38 	.word	0x20000c38

08001be0 <vPortFree>:
{
 8001be0:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001be2:	2800      	cmp	r0, #0
 8001be4:	d01b      	beq.n	8001c1e <vPortFree+0x3e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001be6:	4a0e      	ldr	r2, [pc, #56]	; (8001c20 <vPortFree+0x40>)
 8001be8:	3808      	subs	r0, #8
 8001bea:	6843      	ldr	r3, [r0, #4]
 8001bec:	6812      	ldr	r2, [r2, #0]
 8001bee:	0004      	movs	r4, r0
 8001bf0:	421a      	tst	r2, r3
 8001bf2:	d101      	bne.n	8001bf8 <vPortFree+0x18>
 8001bf4:	b672      	cpsid	i
 8001bf6:	e7fe      	b.n	8001bf6 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001bf8:	6801      	ldr	r1, [r0, #0]
 8001bfa:	2900      	cmp	r1, #0
 8001bfc:	d001      	beq.n	8001c02 <vPortFree+0x22>
 8001bfe:	b672      	cpsid	i
 8001c00:	e7fe      	b.n	8001c00 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001c02:	4393      	bics	r3, r2
 8001c04:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 8001c06:	f000 fa97 	bl	8002138 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001c0a:	4a06      	ldr	r2, [pc, #24]	; (8001c24 <vPortFree+0x44>)
 8001c0c:	6863      	ldr	r3, [r4, #4]
 8001c0e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001c10:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001c12:	185b      	adds	r3, r3, r1
 8001c14:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001c16:	f7ff ff3d 	bl	8001a94 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8001c1a:	f000 fb13 	bl	8002244 <xTaskResumeAll>
}
 8001c1e:	bd10      	pop	{r4, pc}
 8001c20:	20000c34 	.word	0x20000c34
 8001c24:	20000c38 	.word	0x20000c38

08001c28 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001c28:	b570      	push	{r4, r5, r6, lr}
 8001c2a:	0016      	movs	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001c2c:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8001c2e:	0004      	movs	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001c30:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001c32:	2a00      	cmp	r2, #0
 8001c34:	d10a      	bne.n	8001c4c <prvCopyDataToQueue+0x24>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001c36:	6806      	ldr	r6, [r0, #0]
BaseType_t xReturn = pdFALSE;
 8001c38:	0010      	movs	r0, r2
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001c3a:	2e00      	cmp	r6, #0
 8001c3c:	d103      	bne.n	8001c46 <prvCopyDataToQueue+0x1e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001c3e:	6860      	ldr	r0, [r4, #4]
 8001c40:	f000 fc90 	bl	8002564 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8001c44:	6066      	str	r6, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001c46:	3501      	adds	r5, #1
 8001c48:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 8001c4a:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8001c4c:	2e00      	cmp	r6, #0
 8001c4e:	d10d      	bne.n	8001c6c <prvCopyDataToQueue+0x44>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001c50:	6880      	ldr	r0, [r0, #8]
 8001c52:	f001 f8a3 	bl	8002d9c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001c56:	68a3      	ldr	r3, [r4, #8]
 8001c58:	6c22      	ldr	r2, [r4, #64]	; 0x40
BaseType_t xReturn = pdFALSE;
 8001c5a:	0030      	movs	r0, r6
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001c5c:	189b      	adds	r3, r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001c5e:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001c60:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d3ef      	bcc.n	8001c46 <prvCopyDataToQueue+0x1e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001c66:	6823      	ldr	r3, [r4, #0]
 8001c68:	60a3      	str	r3, [r4, #8]
 8001c6a:	e7ec      	b.n	8001c46 <prvCopyDataToQueue+0x1e>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c6c:	68c0      	ldr	r0, [r0, #12]
 8001c6e:	f001 f895 	bl	8002d9c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001c72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c74:	68e2      	ldr	r2, [r4, #12]
 8001c76:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001c78:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001c7a:	18d2      	adds	r2, r2, r3
 8001c7c:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001c7e:	428a      	cmp	r2, r1
 8001c80:	d202      	bcs.n	8001c88 <prvCopyDataToQueue+0x60>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001c82:	6862      	ldr	r2, [r4, #4]
 8001c84:	18d3      	adds	r3, r2, r3
 8001c86:	60e3      	str	r3, [r4, #12]
BaseType_t xReturn = pdFALSE;
 8001c88:	2000      	movs	r0, #0
		if( xPosition == queueOVERWRITE )
 8001c8a:	2e02      	cmp	r6, #2
 8001c8c:	d1db      	bne.n	8001c46 <prvCopyDataToQueue+0x1e>
				--uxMessagesWaiting;
 8001c8e:	002b      	movs	r3, r5
 8001c90:	1e5a      	subs	r2, r3, #1
 8001c92:	4193      	sbcs	r3, r2
 8001c94:	1aed      	subs	r5, r5, r3
 8001c96:	e7d6      	b.n	8001c46 <prvCopyDataToQueue+0x1e>

08001c98 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001c98:	b570      	push	{r4, r5, r6, lr}
 8001c9a:	0005      	movs	r5, r0
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001c9c:	002e      	movs	r6, r5
 8001c9e:	3645      	adds	r6, #69	; 0x45
	taskENTER_CRITICAL();
 8001ca0:	f7ff fe6e 	bl	8001980 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8001ca4:	7834      	ldrb	r4, [r6, #0]
 8001ca6:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001ca8:	2c00      	cmp	r4, #0
 8001caa:	dc10      	bgt.n	8001cce <prvUnlockQueue+0x36>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001cac:	23ff      	movs	r3, #255	; 0xff
 8001cae:	7033      	strb	r3, [r6, #0]
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001cb0:	002e      	movs	r6, r5
 8001cb2:	3644      	adds	r6, #68	; 0x44
	taskEXIT_CRITICAL();
 8001cb4:	f7ff fe70 	bl	8001998 <vPortExitCritical>
	taskENTER_CRITICAL();
 8001cb8:	f7ff fe62 	bl	8001980 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8001cbc:	7834      	ldrb	r4, [r6, #0]
 8001cbe:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001cc0:	2c00      	cmp	r4, #0
 8001cc2:	dc11      	bgt.n	8001ce8 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001cc4:	23ff      	movs	r3, #255	; 0xff
 8001cc6:	7033      	strb	r3, [r6, #0]
	}
	taskEXIT_CRITICAL();
 8001cc8:	f7ff fe66 	bl	8001998 <vPortExitCritical>
}
 8001ccc:	bd70      	pop	{r4, r5, r6, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001cce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0eb      	beq.n	8001cac <prvUnlockQueue+0x14>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001cd4:	0028      	movs	r0, r5
 8001cd6:	3024      	adds	r0, #36	; 0x24
 8001cd8:	f000 fbb2 	bl	8002440 <xTaskRemoveFromEventList>
 8001cdc:	2800      	cmp	r0, #0
 8001cde:	d001      	beq.n	8001ce4 <prvUnlockQueue+0x4c>
						vTaskMissedYield();
 8001ce0:	f000 fc2a 	bl	8002538 <vTaskMissedYield>
 8001ce4:	3c01      	subs	r4, #1
 8001ce6:	e7de      	b.n	8001ca6 <prvUnlockQueue+0xe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001ce8:	692b      	ldr	r3, [r5, #16]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d0ea      	beq.n	8001cc4 <prvUnlockQueue+0x2c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001cee:	0028      	movs	r0, r5
 8001cf0:	3010      	adds	r0, #16
 8001cf2:	f000 fba5 	bl	8002440 <xTaskRemoveFromEventList>
 8001cf6:	2800      	cmp	r0, #0
 8001cf8:	d001      	beq.n	8001cfe <prvUnlockQueue+0x66>
					vTaskMissedYield();
 8001cfa:	f000 fc1d 	bl	8002538 <vTaskMissedYield>
 8001cfe:	3c01      	subs	r4, #1
 8001d00:	e7dd      	b.n	8001cbe <prvUnlockQueue+0x26>

08001d02 <xQueueGenericReset>:
{
 8001d02:	b570      	push	{r4, r5, r6, lr}
 8001d04:	0004      	movs	r4, r0
 8001d06:	000d      	movs	r5, r1
	configASSERT( pxQueue );
 8001d08:	2800      	cmp	r0, #0
 8001d0a:	d101      	bne.n	8001d10 <xQueueGenericReset+0xe>
 8001d0c:	b672      	cpsid	i
 8001d0e:	e7fe      	b.n	8001d0e <xQueueGenericReset+0xc>
	taskENTER_CRITICAL();
 8001d10:	f7ff fe36 	bl	8001980 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001d14:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001d16:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d18:	6822      	ldr	r2, [r4, #0]
 8001d1a:	434b      	muls	r3, r1
 8001d1c:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001d1e:	1a5b      	subs	r3, r3, r1
 8001d20:	18d3      	adds	r3, r2, r3
 8001d22:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001d24:	0023      	movs	r3, r4
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001d26:	6060      	str	r0, [r4, #4]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001d28:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001d2a:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8001d2c:	22ff      	movs	r2, #255	; 0xff
 8001d2e:	3344      	adds	r3, #68	; 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001d30:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8001d32:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 8001d34:	705a      	strb	r2, [r3, #1]
		if( xNewQueue == pdFALSE )
 8001d36:	4285      	cmp	r5, r0
 8001d38:	d10e      	bne.n	8001d58 <xQueueGenericReset+0x56>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001d3a:	6923      	ldr	r3, [r4, #16]
 8001d3c:	4283      	cmp	r3, r0
 8001d3e:	d007      	beq.n	8001d50 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001d40:	0020      	movs	r0, r4
 8001d42:	3010      	adds	r0, #16
 8001d44:	f000 fb7c 	bl	8002440 <xTaskRemoveFromEventList>
 8001d48:	2800      	cmp	r0, #0
 8001d4a:	d001      	beq.n	8001d50 <xQueueGenericReset+0x4e>
					queueYIELD_IF_USING_PREEMPTION();
 8001d4c:	f7ff fe0c 	bl	8001968 <vPortYield>
	taskEXIT_CRITICAL();
 8001d50:	f7ff fe22 	bl	8001998 <vPortExitCritical>
}
 8001d54:	2001      	movs	r0, #1
 8001d56:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001d58:	0020      	movs	r0, r4
 8001d5a:	3010      	adds	r0, #16
 8001d5c:	f7ff fd8b 	bl	8001876 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001d60:	0020      	movs	r0, r4
 8001d62:	3024      	adds	r0, #36	; 0x24
 8001d64:	f7ff fd87 	bl	8001876 <vListInitialise>
 8001d68:	e7f2      	b.n	8001d50 <xQueueGenericReset+0x4e>

08001d6a <xQueueGenericCreate>:
	{
 8001d6a:	b570      	push	{r4, r5, r6, lr}
 8001d6c:	0006      	movs	r6, r0
 8001d6e:	000d      	movs	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001d70:	2800      	cmp	r0, #0
 8001d72:	d101      	bne.n	8001d78 <xQueueGenericCreate+0xe>
 8001d74:	b672      	cpsid	i
 8001d76:	e7fe      	b.n	8001d76 <xQueueGenericCreate+0xc>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d78:	0008      	movs	r0, r1
 8001d7a:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001d7c:	3048      	adds	r0, #72	; 0x48
 8001d7e:	f7ff fead 	bl	8001adc <pvPortMalloc>
 8001d82:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 8001d84:	d008      	beq.n	8001d98 <xQueueGenericCreate+0x2e>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8001d86:	2d00      	cmp	r5, #0
 8001d88:	d108      	bne.n	8001d9c <xQueueGenericCreate+0x32>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001d8a:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8001d8c:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001d8e:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001d90:	2101      	movs	r1, #1
 8001d92:	0020      	movs	r0, r4
 8001d94:	f7ff ffb5 	bl	8001d02 <xQueueGenericReset>
	}
 8001d98:	0020      	movs	r0, r4
 8001d9a:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001d9c:	0003      	movs	r3, r0
 8001d9e:	3348      	adds	r3, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001da0:	6003      	str	r3, [r0, #0]
 8001da2:	e7f3      	b.n	8001d8c <xQueueGenericCreate+0x22>

08001da4 <xQueueGenericSend>:
{
 8001da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001da6:	b085      	sub	sp, #20
 8001da8:	0004      	movs	r4, r0
 8001daa:	9100      	str	r1, [sp, #0]
 8001dac:	9201      	str	r2, [sp, #4]
 8001dae:	001d      	movs	r5, r3
	configASSERT( pxQueue );
 8001db0:	2800      	cmp	r0, #0
 8001db2:	d101      	bne.n	8001db8 <xQueueGenericSend+0x14>
 8001db4:	b672      	cpsid	i
 8001db6:	e7fe      	b.n	8001db6 <xQueueGenericSend+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001db8:	9b00      	ldr	r3, [sp, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d000      	beq.n	8001dc0 <xQueueGenericSend+0x1c>
 8001dbe:	e06f      	b.n	8001ea0 <xQueueGenericSend+0xfc>
 8001dc0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d100      	bne.n	8001dc8 <xQueueGenericSend+0x24>
 8001dc6:	e06b      	b.n	8001ea0 <xQueueGenericSend+0xfc>
 8001dc8:	b672      	cpsid	i
 8001dca:	e7fe      	b.n	8001dca <xQueueGenericSend+0x26>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001dcc:	9e01      	ldr	r6, [sp, #4]
 8001dce:	2e00      	cmp	r6, #0
 8001dd0:	d103      	bne.n	8001dda <xQueueGenericSend+0x36>
					taskEXIT_CRITICAL();
 8001dd2:	f7ff fde1 	bl	8001998 <vPortExitCritical>
			return errQUEUE_FULL;
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	e054      	b.n	8001e84 <xQueueGenericSend+0xe0>
				else if( xEntryTimeSet == pdFALSE )
 8001dda:	2f00      	cmp	r7, #0
 8001ddc:	d102      	bne.n	8001de4 <xQueueGenericSend+0x40>
					vTaskSetTimeOutState( &xTimeOut );
 8001dde:	a802      	add	r0, sp, #8
 8001de0:	f000 fb6a 	bl	80024b8 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8001de4:	f7ff fdd8 	bl	8001998 <vPortExitCritical>
		vTaskSuspendAll();
 8001de8:	f000 f9a6 	bl	8002138 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001dec:	f7ff fdc8 	bl	8001980 <vPortEnterCritical>
 8001df0:	0022      	movs	r2, r4
 8001df2:	3244      	adds	r2, #68	; 0x44
 8001df4:	7813      	ldrb	r3, [r2, #0]
 8001df6:	b25b      	sxtb	r3, r3
 8001df8:	3301      	adds	r3, #1
 8001dfa:	d101      	bne.n	8001e00 <xQueueGenericSend+0x5c>
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	7013      	strb	r3, [r2, #0]
 8001e00:	0022      	movs	r2, r4
 8001e02:	3245      	adds	r2, #69	; 0x45
 8001e04:	7813      	ldrb	r3, [r2, #0]
 8001e06:	b25b      	sxtb	r3, r3
 8001e08:	3301      	adds	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <xQueueGenericSend+0x6c>
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	7013      	strb	r3, [r2, #0]
 8001e10:	f7ff fdc2 	bl	8001998 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001e14:	a901      	add	r1, sp, #4
 8001e16:	a802      	add	r0, sp, #8
 8001e18:	f000 fb5e 	bl	80024d8 <xTaskCheckForTimeOut>
 8001e1c:	2800      	cmp	r0, #0
 8001e1e:	d139      	bne.n	8001e94 <xQueueGenericSend+0xf0>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001e20:	f7ff fdae 	bl	8001980 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001e24:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8001e26:	6be6      	ldr	r6, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001e28:	f7ff fdb6 	bl	8001998 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001e2c:	42b7      	cmp	r7, r6
 8001e2e:	d12b      	bne.n	8001e88 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001e30:	0020      	movs	r0, r4
 8001e32:	9901      	ldr	r1, [sp, #4]
 8001e34:	3010      	adds	r0, #16
 8001e36:	f000 faf1 	bl	800241c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001e3a:	0020      	movs	r0, r4
 8001e3c:	f7ff ff2c 	bl	8001c98 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001e40:	f000 fa00 	bl	8002244 <xTaskResumeAll>
 8001e44:	2800      	cmp	r0, #0
 8001e46:	d101      	bne.n	8001e4c <xQueueGenericSend+0xa8>
					portYIELD_WITHIN_API();
 8001e48:	f7ff fd8e 	bl	8001968 <vPortYield>
 8001e4c:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 8001e4e:	f7ff fd97 	bl	8001980 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e52:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e54:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d301      	bcc.n	8001e5e <xQueueGenericSend+0xba>
 8001e5a:	2d02      	cmp	r5, #2
 8001e5c:	d1b6      	bne.n	8001dcc <xQueueGenericSend+0x28>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e5e:	002a      	movs	r2, r5
 8001e60:	9900      	ldr	r1, [sp, #0]
 8001e62:	0020      	movs	r0, r4
 8001e64:	f7ff fee0 	bl	8001c28 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d003      	beq.n	8001e76 <xQueueGenericSend+0xd2>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e6e:	0020      	movs	r0, r4
 8001e70:	3024      	adds	r0, #36	; 0x24
 8001e72:	f000 fae5 	bl	8002440 <xTaskRemoveFromEventList>
 8001e76:	2800      	cmp	r0, #0
 8001e78:	d001      	beq.n	8001e7e <xQueueGenericSend+0xda>
							queueYIELD_IF_USING_PREEMPTION();
 8001e7a:	f7ff fd75 	bl	8001968 <vPortYield>
				taskEXIT_CRITICAL();
 8001e7e:	f7ff fd8b 	bl	8001998 <vPortExitCritical>
				return pdPASS;
 8001e82:	2001      	movs	r0, #1
}
 8001e84:	b005      	add	sp, #20
 8001e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
				prvUnlockQueue( pxQueue );
 8001e88:	0020      	movs	r0, r4
 8001e8a:	f7ff ff05 	bl	8001c98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001e8e:	f000 f9d9 	bl	8002244 <xTaskResumeAll>
 8001e92:	e7db      	b.n	8001e4c <xQueueGenericSend+0xa8>
			prvUnlockQueue( pxQueue );
 8001e94:	0020      	movs	r0, r4
 8001e96:	f7ff feff 	bl	8001c98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001e9a:	f000 f9d3 	bl	8002244 <xTaskResumeAll>
 8001e9e:	e79a      	b.n	8001dd6 <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001ea0:	2d02      	cmp	r5, #2
 8001ea2:	d102      	bne.n	8001eaa <xQueueGenericSend+0x106>
 8001ea4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d109      	bne.n	8001ebe <xQueueGenericSend+0x11a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001eaa:	f000 fb4b 	bl	8002544 <xTaskGetSchedulerState>
 8001eae:	2700      	movs	r7, #0
 8001eb0:	2800      	cmp	r0, #0
 8001eb2:	d1cc      	bne.n	8001e4e <xQueueGenericSend+0xaa>
 8001eb4:	9f01      	ldr	r7, [sp, #4]
 8001eb6:	2f00      	cmp	r7, #0
 8001eb8:	d0c9      	beq.n	8001e4e <xQueueGenericSend+0xaa>
 8001eba:	b672      	cpsid	i
 8001ebc:	e7fe      	b.n	8001ebc <xQueueGenericSend+0x118>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001ebe:	b672      	cpsid	i
 8001ec0:	e7fe      	b.n	8001ec0 <xQueueGenericSend+0x11c>
	...

08001ec4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001ec4:	4a07      	ldr	r2, [pc, #28]	; (8001ee4 <prvResetNextTaskUnblockTime+0x20>)
 8001ec6:	6813      	ldr	r3, [r2, #0]
 8001ec8:	6819      	ldr	r1, [r3, #0]
 8001eca:	4b07      	ldr	r3, [pc, #28]	; (8001ee8 <prvResetNextTaskUnblockTime+0x24>)
 8001ecc:	2900      	cmp	r1, #0
 8001ece:	d103      	bne.n	8001ed8 <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001ed4:	601a      	str	r2, [r3, #0]
	}
}
 8001ed6:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001edc:	68d2      	ldr	r2, [r2, #12]
 8001ede:	6852      	ldr	r2, [r2, #4]
 8001ee0:	e7f8      	b.n	8001ed4 <prvResetNextTaskUnblockTime+0x10>
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	20000c4c 	.word	0x20000c4c
 8001ee8:	20000d24 	.word	0x20000d24

08001eec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eee:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001ef0:	4b14      	ldr	r3, [pc, #80]	; (8001f44 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ef2:	4d15      	ldr	r5, [pc, #84]	; (8001f48 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8001ef4:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ef6:	6828      	ldr	r0, [r5, #0]
{
 8001ef8:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001efa:	3004      	adds	r0, #4
 8001efc:	f7ff fcec 	bl	80018d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001f00:	1c63      	adds	r3, r4, #1
 8001f02:	d107      	bne.n	8001f14 <prvAddCurrentTaskToDelayedList+0x28>
 8001f04:	2f00      	cmp	r7, #0
 8001f06:	d005      	beq.n	8001f14 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f08:	6829      	ldr	r1, [r5, #0]
 8001f0a:	4810      	ldr	r0, [pc, #64]	; (8001f4c <prvAddCurrentTaskToDelayedList+0x60>)
 8001f0c:	3104      	adds	r1, #4
 8001f0e:	f7ff fcc0 	bl	8001892 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001f14:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001f16:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001f18:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001f1a:	42a6      	cmp	r6, r4
 8001f1c:	d906      	bls.n	8001f2c <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f1e:	4b0c      	ldr	r3, [pc, #48]	; (8001f50 <prvAddCurrentTaskToDelayedList+0x64>)
 8001f20:	6818      	ldr	r0, [r3, #0]
 8001f22:	6829      	ldr	r1, [r5, #0]
 8001f24:	3104      	adds	r1, #4
 8001f26:	f7ff fcc0 	bl	80018aa <vListInsert>
 8001f2a:	e7f2      	b.n	8001f12 <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f2c:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <prvAddCurrentTaskToDelayedList+0x68>)
 8001f2e:	6818      	ldr	r0, [r3, #0]
 8001f30:	6829      	ldr	r1, [r5, #0]
 8001f32:	3104      	adds	r1, #4
 8001f34:	f7ff fcb9 	bl	80018aa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001f38:	4b07      	ldr	r3, [pc, #28]	; (8001f58 <prvAddCurrentTaskToDelayedList+0x6c>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	4294      	cmp	r4, r2
 8001f3e:	d2e8      	bcs.n	8001f12 <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8001f40:	601c      	str	r4, [r3, #0]
}
 8001f42:	e7e6      	b.n	8001f12 <prvAddCurrentTaskToDelayedList+0x26>
 8001f44:	20000d6c 	.word	0x20000d6c
 8001f48:	20000c48 	.word	0x20000c48
 8001f4c:	20000d44 	.word	0x20000d44
 8001f50:	20000c50 	.word	0x20000c50
 8001f54:	20000c4c 	.word	0x20000c4c
 8001f58:	20000d24 	.word	0x20000d24

08001f5c <xTaskCreate>:
	{
 8001f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f5e:	0095      	lsls	r5, r2, #2
	{
 8001f60:	b085      	sub	sp, #20
 8001f62:	9002      	str	r0, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f64:	0028      	movs	r0, r5
	{
 8001f66:	000f      	movs	r7, r1
 8001f68:	9303      	str	r3, [sp, #12]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f6a:	f7ff fdb7 	bl	8001adc <pvPortMalloc>
 8001f6e:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
 8001f70:	d100      	bne.n	8001f74 <xTaskCreate+0x18>
 8001f72:	e08e      	b.n	8002092 <xTaskCreate+0x136>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001f74:	2054      	movs	r0, #84	; 0x54
 8001f76:	f7ff fdb1 	bl	8001adc <pvPortMalloc>
 8001f7a:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8001f7c:	d100      	bne.n	8001f80 <xTaskCreate+0x24>
 8001f7e:	e085      	b.n	800208c <xTaskCreate+0x130>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001f80:	2307      	movs	r3, #7
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001f82:	3d04      	subs	r5, #4
					pxNewTCB->pxStack = pxStack;
 8001f84:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001f86:	1976      	adds	r6, r6, r5
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001f88:	439e      	bics	r6, r3
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001f8a:	2300      	movs	r3, #0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001f8c:	9600      	str	r6, [sp, #0]
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001f8e:	001a      	movs	r2, r3
 8001f90:	5cf9      	ldrb	r1, [r7, r3]
 8001f92:	3234      	adds	r2, #52	; 0x34
 8001f94:	54a1      	strb	r1, [r4, r2]
		if( pcName[ x ] == 0x00 )
 8001f96:	5cfa      	ldrb	r2, [r7, r3]
 8001f98:	2a00      	cmp	r2, #0
 8001f9a:	d002      	beq.n	8001fa2 <xTaskCreate+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	2b10      	cmp	r3, #16
 8001fa0:	d1f5      	bne.n	8001f8e <xTaskCreate+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001fa2:	0023      	movs	r3, r4
 8001fa4:	2500      	movs	r5, #0
 8001fa6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001fa8:	3343      	adds	r3, #67	; 0x43
 8001faa:	701d      	strb	r5, [r3, #0]
 8001fac:	2e06      	cmp	r6, #6
 8001fae:	d900      	bls.n	8001fb2 <xTaskCreate+0x56>
 8001fb0:	2606      	movs	r6, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001fb2:	1d23      	adds	r3, r4, #4
 8001fb4:	0018      	movs	r0, r3
	pxNewTCB->uxPriority = uxPriority;
 8001fb6:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001fb8:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001fba:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001fbc:	9301      	str	r3, [sp, #4]
 8001fbe:	f7ff fc65 	bl	800188c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001fc2:	0020      	movs	r0, r4
 8001fc4:	3018      	adds	r0, #24
 8001fc6:	f7ff fc61 	bl	800188c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001fca:	2307      	movs	r3, #7
 8001fcc:	1b9e      	subs	r6, r3, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001fce:	0023      	movs	r3, r4
 8001fd0:	3350      	adds	r3, #80	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001fd2:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001fd4:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001fd6:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8001fd8:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001fda:	9a03      	ldr	r2, [sp, #12]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001fdc:	701d      	strb	r5, [r3, #0]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001fde:	9902      	ldr	r1, [sp, #8]
 8001fe0:	9800      	ldr	r0, [sp, #0]
 8001fe2:	f7ff fcaf 	bl	8001944 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 8001fe6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001fe8:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d000      	beq.n	8001ff0 <xTaskCreate+0x94>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001fee:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8001ff0:	f7ff fcc6 	bl	8001980 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8001ff4:	4b2e      	ldr	r3, [pc, #184]	; (80020b0 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 8001ff6:	4d2f      	ldr	r5, [pc, #188]	; (80020b4 <xTaskCreate+0x158>)
		uxCurrentNumberOfTasks++;
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	3201      	adds	r2, #1
 8001ffc:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001ffe:	682a      	ldr	r2, [r5, #0]
 8002000:	2a00      	cmp	r2, #0
 8002002:	d149      	bne.n	8002098 <xTaskCreate+0x13c>
			pxCurrentTCB = pxNewTCB;
 8002004:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d11d      	bne.n	8002048 <xTaskCreate+0xec>
 800200c:	4e2a      	ldr	r6, [pc, #168]	; (80020b8 <xTaskCreate+0x15c>)
 800200e:	0037      	movs	r7, r6
 8002010:	378c      	adds	r7, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002012:	0030      	movs	r0, r6
 8002014:	3614      	adds	r6, #20
 8002016:	f7ff fc2e 	bl	8001876 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800201a:	42b7      	cmp	r7, r6
 800201c:	d1f9      	bne.n	8002012 <xTaskCreate+0xb6>
	vListInitialise( &xDelayedTaskList1 );
 800201e:	4e27      	ldr	r6, [pc, #156]	; (80020bc <xTaskCreate+0x160>)
 8002020:	0030      	movs	r0, r6
 8002022:	f7ff fc28 	bl	8001876 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002026:	4f26      	ldr	r7, [pc, #152]	; (80020c0 <xTaskCreate+0x164>)
 8002028:	0038      	movs	r0, r7
 800202a:	f7ff fc24 	bl	8001876 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800202e:	4825      	ldr	r0, [pc, #148]	; (80020c4 <xTaskCreate+0x168>)
 8002030:	f7ff fc21 	bl	8001876 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8002034:	4824      	ldr	r0, [pc, #144]	; (80020c8 <xTaskCreate+0x16c>)
 8002036:	f7ff fc1e 	bl	8001876 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800203a:	4824      	ldr	r0, [pc, #144]	; (80020cc <xTaskCreate+0x170>)
 800203c:	f7ff fc1b 	bl	8001876 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8002040:	4b23      	ldr	r3, [pc, #140]	; (80020d0 <xTaskCreate+0x174>)
 8002042:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002044:	4b23      	ldr	r3, [pc, #140]	; (80020d4 <xTaskCreate+0x178>)
 8002046:	601f      	str	r7, [r3, #0]
		uxTaskNumber++;
 8002048:	4a23      	ldr	r2, [pc, #140]	; (80020d8 <xTaskCreate+0x17c>)
 800204a:	6813      	ldr	r3, [r2, #0]
 800204c:	3301      	adds	r3, #1
 800204e:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002050:	4a22      	ldr	r2, [pc, #136]	; (80020dc <xTaskCreate+0x180>)
 8002052:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002054:	6811      	ldr	r1, [r2, #0]
 8002056:	428b      	cmp	r3, r1
 8002058:	d900      	bls.n	800205c <xTaskCreate+0x100>
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	2014      	movs	r0, #20
 800205e:	4358      	muls	r0, r3
 8002060:	4b15      	ldr	r3, [pc, #84]	; (80020b8 <xTaskCreate+0x15c>)
 8002062:	9901      	ldr	r1, [sp, #4]
 8002064:	1818      	adds	r0, r3, r0
 8002066:	f7ff fc14 	bl	8001892 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800206a:	f7ff fc95 	bl	8001998 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800206e:	4b1c      	ldr	r3, [pc, #112]	; (80020e0 <xTaskCreate+0x184>)
			xReturn = pdPASS;
 8002070:	2601      	movs	r6, #1
	if( xSchedulerRunning != pdFALSE )
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d006      	beq.n	8002086 <xTaskCreate+0x12a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002078:	682b      	ldr	r3, [r5, #0]
 800207a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800207c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800207e:	429a      	cmp	r2, r3
 8002080:	d201      	bcs.n	8002086 <xTaskCreate+0x12a>
			taskYIELD_IF_USING_PREEMPTION();
 8002082:	f7ff fc71 	bl	8001968 <vPortYield>
	}
 8002086:	0030      	movs	r0, r6
 8002088:	b005      	add	sp, #20
 800208a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 800208c:	0030      	movs	r0, r6
 800208e:	f7ff fda7 	bl	8001be0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002092:	2601      	movs	r6, #1
 8002094:	4276      	negs	r6, r6
 8002096:	e7f6      	b.n	8002086 <xTaskCreate+0x12a>
			if( xSchedulerRunning == pdFALSE )
 8002098:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <xTaskCreate+0x184>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d1d3      	bne.n	8002048 <xTaskCreate+0xec>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80020a0:	682b      	ldr	r3, [r5, #0]
 80020a2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80020a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d8ce      	bhi.n	8002048 <xTaskCreate+0xec>
					pxCurrentTCB = pxNewTCB;
 80020aa:	602c      	str	r4, [r5, #0]
 80020ac:	e7cc      	b.n	8002048 <xTaskCreate+0xec>
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	20000ce0 	.word	0x20000ce0
 80020b4:	20000c48 	.word	0x20000c48
 80020b8:	20000c54 	.word	0x20000c54
 80020bc:	20000cf8 	.word	0x20000cf8
 80020c0:	20000d0c 	.word	0x20000d0c
 80020c4:	20000d2c 	.word	0x20000d2c
 80020c8:	20000d58 	.word	0x20000d58
 80020cc:	20000d44 	.word	0x20000d44
 80020d0:	20000c4c 	.word	0x20000c4c
 80020d4:	20000c50 	.word	0x20000c50
 80020d8:	20000cf0 	.word	0x20000cf0
 80020dc:	20000cf4 	.word	0x20000cf4
 80020e0:	20000d40 	.word	0x20000d40

080020e4 <vTaskStartScheduler>:
{
 80020e4:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 80020e6:	2400      	movs	r4, #0
 80020e8:	4b0d      	ldr	r3, [pc, #52]	; (8002120 <vTaskStartScheduler+0x3c>)
 80020ea:	9400      	str	r4, [sp, #0]
 80020ec:	9301      	str	r3, [sp, #4]
 80020ee:	2280      	movs	r2, #128	; 0x80
 80020f0:	0023      	movs	r3, r4
 80020f2:	490c      	ldr	r1, [pc, #48]	; (8002124 <vTaskStartScheduler+0x40>)
 80020f4:	480c      	ldr	r0, [pc, #48]	; (8002128 <vTaskStartScheduler+0x44>)
 80020f6:	f7ff ff31 	bl	8001f5c <xTaskCreate>
	if( xReturn == pdPASS )
 80020fa:	2801      	cmp	r0, #1
 80020fc:	d10b      	bne.n	8002116 <vTaskStartScheduler+0x32>
		portDISABLE_INTERRUPTS();
 80020fe:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8002100:	2201      	movs	r2, #1
 8002102:	4b0a      	ldr	r3, [pc, #40]	; (800212c <vTaskStartScheduler+0x48>)
 8002104:	4252      	negs	r2, r2
 8002106:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002108:	4b09      	ldr	r3, [pc, #36]	; (8002130 <vTaskStartScheduler+0x4c>)
 800210a:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800210c:	4b09      	ldr	r3, [pc, #36]	; (8002134 <vTaskStartScheduler+0x50>)
 800210e:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8002110:	f7ff fca6 	bl	8001a60 <xPortStartScheduler>
}
 8002114:	bd13      	pop	{r0, r1, r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002116:	1c43      	adds	r3, r0, #1
 8002118:	d1fc      	bne.n	8002114 <vTaskStartScheduler+0x30>
 800211a:	b672      	cpsid	i
 800211c:	e7fe      	b.n	800211c <vTaskStartScheduler+0x38>
 800211e:	46c0      	nop			; (mov r8, r8)
 8002120:	20000d20 	.word	0x20000d20
 8002124:	08002e00 	.word	0x08002e00
 8002128:	08002349 	.word	0x08002349
 800212c:	20000d24 	.word	0x20000d24
 8002130:	20000d40 	.word	0x20000d40
 8002134:	20000d6c 	.word	0x20000d6c

08002138 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002138:	4a02      	ldr	r2, [pc, #8]	; (8002144 <vTaskSuspendAll+0xc>)
 800213a:	6813      	ldr	r3, [r2, #0]
 800213c:	3301      	adds	r3, #1
 800213e:	6013      	str	r3, [r2, #0]
}
 8002140:	4770      	bx	lr
 8002142:	46c0      	nop			; (mov r8, r8)
 8002144:	20000cec 	.word	0x20000cec

08002148 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002148:	4b33      	ldr	r3, [pc, #204]	; (8002218 <xTaskIncrementTick+0xd0>)
{
 800214a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d135      	bne.n	80021be <xTaskIncrementTick+0x76>
		const TickType_t xConstTickCount = xTickCount + 1;
 8002152:	4b32      	ldr	r3, [pc, #200]	; (800221c <xTaskIncrementTick+0xd4>)
 8002154:	681c      	ldr	r4, [r3, #0]
 8002156:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8002158:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 800215a:	2c00      	cmp	r4, #0
 800215c:	d111      	bne.n	8002182 <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 800215e:	4b30      	ldr	r3, [pc, #192]	; (8002220 <xTaskIncrementTick+0xd8>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	6812      	ldr	r2, [r2, #0]
 8002164:	2a00      	cmp	r2, #0
 8002166:	d001      	beq.n	800216c <xTaskIncrementTick+0x24>
 8002168:	b672      	cpsid	i
 800216a:	e7fe      	b.n	800216a <xTaskIncrementTick+0x22>
 800216c:	4a2d      	ldr	r2, [pc, #180]	; (8002224 <xTaskIncrementTick+0xdc>)
 800216e:	6819      	ldr	r1, [r3, #0]
 8002170:	6810      	ldr	r0, [r2, #0]
 8002172:	6018      	str	r0, [r3, #0]
 8002174:	6011      	str	r1, [r2, #0]
 8002176:	4a2c      	ldr	r2, [pc, #176]	; (8002228 <xTaskIncrementTick+0xe0>)
 8002178:	6813      	ldr	r3, [r2, #0]
 800217a:	3301      	adds	r3, #1
 800217c:	6013      	str	r3, [r2, #0]
 800217e:	f7ff fea1 	bl	8001ec4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002182:	4f2a      	ldr	r7, [pc, #168]	; (800222c <xTaskIncrementTick+0xe4>)
BaseType_t xSwitchRequired = pdFALSE;
 8002184:	2600      	movs	r6, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	429c      	cmp	r4, r3
 800218a:	d307      	bcc.n	800219c <xTaskIncrementTick+0x54>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800218c:	4b24      	ldr	r3, [pc, #144]	; (8002220 <xTaskIncrementTick+0xd8>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	6812      	ldr	r2, [r2, #0]
 8002192:	2a00      	cmp	r2, #0
 8002194:	d119      	bne.n	80021ca <xTaskIncrementTick+0x82>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002196:	2301      	movs	r3, #1
 8002198:	425b      	negs	r3, r3
 800219a:	603b      	str	r3, [r7, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800219c:	4b24      	ldr	r3, [pc, #144]	; (8002230 <xTaskIncrementTick+0xe8>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021a2:	2314      	movs	r3, #20
 80021a4:	4353      	muls	r3, r2
 80021a6:	4a23      	ldr	r2, [pc, #140]	; (8002234 <xTaskIncrementTick+0xec>)
 80021a8:	58d3      	ldr	r3, [r2, r3]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d900      	bls.n	80021b0 <xTaskIncrementTick+0x68>
				xSwitchRequired = pdTRUE;
 80021ae:	2601      	movs	r6, #1
		if( xYieldPending != pdFALSE )
 80021b0:	4b21      	ldr	r3, [pc, #132]	; (8002238 <xTaskIncrementTick+0xf0>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d000      	beq.n	80021ba <xTaskIncrementTick+0x72>
			xSwitchRequired = pdTRUE;
 80021b8:	2601      	movs	r6, #1
}
 80021ba:	0030      	movs	r0, r6
 80021bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		++uxPendedTicks;
 80021be:	4a1f      	ldr	r2, [pc, #124]	; (800223c <xTaskIncrementTick+0xf4>)
BaseType_t xSwitchRequired = pdFALSE;
 80021c0:	2600      	movs	r6, #0
		++uxPendedTicks;
 80021c2:	6813      	ldr	r3, [r2, #0]
 80021c4:	3301      	adds	r3, #1
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	e7f2      	b.n	80021b0 <xTaskIncrementTick+0x68>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80021d0:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 80021d2:	429c      	cmp	r4, r3
 80021d4:	d3e1      	bcc.n	800219a <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80021d6:	1d2b      	adds	r3, r5, #4
 80021d8:	0018      	movs	r0, r3
 80021da:	9301      	str	r3, [sp, #4]
 80021dc:	f7ff fb7c 	bl	80018d8 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80021e0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <xTaskIncrementTick+0xa6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80021e6:	0028      	movs	r0, r5
 80021e8:	3018      	adds	r0, #24
 80021ea:	f7ff fb75 	bl	80018d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80021ee:	4b14      	ldr	r3, [pc, #80]	; (8002240 <xTaskIncrementTick+0xf8>)
 80021f0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4290      	cmp	r0, r2
 80021f6:	d900      	bls.n	80021fa <xTaskIncrementTick+0xb2>
 80021f8:	6018      	str	r0, [r3, #0]
 80021fa:	2314      	movs	r3, #20
 80021fc:	4358      	muls	r0, r3
 80021fe:	4b0d      	ldr	r3, [pc, #52]	; (8002234 <xTaskIncrementTick+0xec>)
 8002200:	1d29      	adds	r1, r5, #4
 8002202:	1818      	adds	r0, r3, r0
 8002204:	f7ff fb45 	bl	8001892 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002208:	4b09      	ldr	r3, [pc, #36]	; (8002230 <xTaskIncrementTick+0xe8>)
 800220a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002210:	429a      	cmp	r2, r3
 8002212:	d3bb      	bcc.n	800218c <xTaskIncrementTick+0x44>
							xSwitchRequired = pdTRUE;
 8002214:	2601      	movs	r6, #1
 8002216:	e7b9      	b.n	800218c <xTaskIncrementTick+0x44>
 8002218:	20000cec 	.word	0x20000cec
 800221c:	20000d6c 	.word	0x20000d6c
 8002220:	20000c4c 	.word	0x20000c4c
 8002224:	20000c50 	.word	0x20000c50
 8002228:	20000d28 	.word	0x20000d28
 800222c:	20000d24 	.word	0x20000d24
 8002230:	20000c48 	.word	0x20000c48
 8002234:	20000c54 	.word	0x20000c54
 8002238:	20000d70 	.word	0x20000d70
 800223c:	20000ce8 	.word	0x20000ce8
 8002240:	20000cf4 	.word	0x20000cf4

08002244 <xTaskResumeAll>:
{
 8002244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 8002246:	4c2b      	ldr	r4, [pc, #172]	; (80022f4 <xTaskResumeAll+0xb0>)
 8002248:	6823      	ldr	r3, [r4, #0]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d101      	bne.n	8002252 <xTaskResumeAll+0xe>
 800224e:	b672      	cpsid	i
 8002250:	e7fe      	b.n	8002250 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 8002252:	f7ff fb95 	bl	8001980 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	3b01      	subs	r3, #1
 800225a:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800225c:	6824      	ldr	r4, [r4, #0]
 800225e:	2c00      	cmp	r4, #0
 8002260:	d004      	beq.n	800226c <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 8002262:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002264:	f7ff fb98 	bl	8001998 <vPortExitCritical>
}
 8002268:	0020      	movs	r0, r4
 800226a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800226c:	4b22      	ldr	r3, [pc, #136]	; (80022f8 <xTaskResumeAll+0xb4>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d0f6      	beq.n	8002262 <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 8002274:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 8002276:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002278:	4b20      	ldr	r3, [pc, #128]	; (80022fc <xTaskResumeAll+0xb8>)
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	2a00      	cmp	r2, #0
 800227e:	d11a      	bne.n	80022b6 <xTaskResumeAll+0x72>
				if( pxTCB != NULL )
 8002280:	2c00      	cmp	r4, #0
 8002282:	d001      	beq.n	8002288 <xTaskResumeAll+0x44>
					prvResetNextTaskUnblockTime();
 8002284:	f7ff fe1e 	bl	8001ec4 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002288:	4d1d      	ldr	r5, [pc, #116]	; (8002300 <xTaskResumeAll+0xbc>)
 800228a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800228c:	2c00      	cmp	r4, #0
 800228e:	d00a      	beq.n	80022a6 <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8002290:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 8002292:	f7ff ff59 	bl	8002148 <xTaskIncrementTick>
 8002296:	2800      	cmp	r0, #0
 8002298:	d001      	beq.n	800229e <xTaskResumeAll+0x5a>
								xYieldPending = pdTRUE;
 800229a:	4b1a      	ldr	r3, [pc, #104]	; (8002304 <xTaskResumeAll+0xc0>)
 800229c:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 800229e:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80022a0:	2c00      	cmp	r4, #0
 80022a2:	d1f6      	bne.n	8002292 <xTaskResumeAll+0x4e>
						uxPendedTicks = 0;
 80022a4:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 80022a6:	4b17      	ldr	r3, [pc, #92]	; (8002304 <xTaskResumeAll+0xc0>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d0d9      	beq.n	8002262 <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 80022ae:	f7ff fb5b 	bl	8001968 <vPortYield>
						xAlreadyYielded = pdTRUE;
 80022b2:	2401      	movs	r4, #1
 80022b4:	e7d6      	b.n	8002264 <xTaskResumeAll+0x20>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80022ba:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022bc:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80022be:	3018      	adds	r0, #24
 80022c0:	f7ff fb0a 	bl	80018d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022c4:	0028      	movs	r0, r5
 80022c6:	f7ff fb07 	bl	80018d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80022ca:	4b0f      	ldr	r3, [pc, #60]	; (8002308 <xTaskResumeAll+0xc4>)
 80022cc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	4290      	cmp	r0, r2
 80022d2:	d900      	bls.n	80022d6 <xTaskResumeAll+0x92>
 80022d4:	6018      	str	r0, [r3, #0]
 80022d6:	4370      	muls	r0, r6
 80022d8:	4b0c      	ldr	r3, [pc, #48]	; (800230c <xTaskResumeAll+0xc8>)
 80022da:	0029      	movs	r1, r5
 80022dc:	1818      	adds	r0, r3, r0
 80022de:	f7ff fad8 	bl	8001892 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80022e2:	4b0b      	ldr	r3, [pc, #44]	; (8002310 <xTaskResumeAll+0xcc>)
 80022e4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d3c4      	bcc.n	8002278 <xTaskResumeAll+0x34>
						xYieldPending = pdTRUE;
 80022ee:	4b05      	ldr	r3, [pc, #20]	; (8002304 <xTaskResumeAll+0xc0>)
 80022f0:	601f      	str	r7, [r3, #0]
 80022f2:	e7c1      	b.n	8002278 <xTaskResumeAll+0x34>
 80022f4:	20000cec 	.word	0x20000cec
 80022f8:	20000ce0 	.word	0x20000ce0
 80022fc:	20000d2c 	.word	0x20000d2c
 8002300:	20000ce8 	.word	0x20000ce8
 8002304:	20000d70 	.word	0x20000d70
 8002308:	20000cf4 	.word	0x20000cf4
 800230c:	20000c54 	.word	0x20000c54
 8002310:	20000c48 	.word	0x20000c48

08002314 <vTaskDelay>:
	{
 8002314:	b570      	push	{r4, r5, r6, lr}
 8002316:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002318:	d102      	bne.n	8002320 <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 800231a:	f7ff fb25 	bl	8001968 <vPortYield>
	}
 800231e:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8002320:	4b08      	ldr	r3, [pc, #32]	; (8002344 <vTaskDelay+0x30>)
 8002322:	681d      	ldr	r5, [r3, #0]
 8002324:	2d00      	cmp	r5, #0
 8002326:	d001      	beq.n	800232c <vTaskDelay+0x18>
 8002328:	b672      	cpsid	i
 800232a:	e7fe      	b.n	800232a <vTaskDelay+0x16>
			vTaskSuspendAll();
 800232c:	f7ff ff04 	bl	8002138 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002330:	0029      	movs	r1, r5
 8002332:	0020      	movs	r0, r4
 8002334:	f7ff fdda 	bl	8001eec <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002338:	f7ff ff84 	bl	8002244 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800233c:	2800      	cmp	r0, #0
 800233e:	d1ee      	bne.n	800231e <vTaskDelay+0xa>
 8002340:	e7eb      	b.n	800231a <vTaskDelay+0x6>
 8002342:	46c0      	nop			; (mov r8, r8)
 8002344:	20000cec 	.word	0x20000cec

08002348 <prvIdleTask>:
{
 8002348:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800234a:	4c15      	ldr	r4, [pc, #84]	; (80023a0 <prvIdleTask+0x58>)
 800234c:	6823      	ldr	r3, [r4, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d106      	bne.n	8002360 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002352:	4b14      	ldr	r3, [pc, #80]	; (80023a4 <prvIdleTask+0x5c>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d9f7      	bls.n	800234a <prvIdleTask+0x2>
				taskYIELD();
 800235a:	f7ff fb05 	bl	8001968 <vPortYield>
 800235e:	e7f4      	b.n	800234a <prvIdleTask+0x2>
			vTaskSuspendAll();
 8002360:	f7ff feea 	bl	8002138 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002364:	4d10      	ldr	r5, [pc, #64]	; (80023a8 <prvIdleTask+0x60>)
 8002366:	682e      	ldr	r6, [r5, #0]
			( void ) xTaskResumeAll();
 8002368:	f7ff ff6c 	bl	8002244 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800236c:	2e00      	cmp	r6, #0
 800236e:	d0ec      	beq.n	800234a <prvIdleTask+0x2>
				taskENTER_CRITICAL();
 8002370:	f7ff fb06 	bl	8001980 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002374:	68eb      	ldr	r3, [r5, #12]
 8002376:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002378:	1d28      	adds	r0, r5, #4
 800237a:	f7ff faad 	bl	80018d8 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800237e:	4a0b      	ldr	r2, [pc, #44]	; (80023ac <prvIdleTask+0x64>)
 8002380:	6813      	ldr	r3, [r2, #0]
 8002382:	3b01      	subs	r3, #1
 8002384:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8002386:	6823      	ldr	r3, [r4, #0]
 8002388:	3b01      	subs	r3, #1
 800238a:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 800238c:	f7ff fb04 	bl	8001998 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8002390:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8002392:	f7ff fc25 	bl	8001be0 <vPortFree>
			vPortFree( pxTCB );
 8002396:	0028      	movs	r0, r5
 8002398:	f7ff fc22 	bl	8001be0 <vPortFree>
 800239c:	e7d5      	b.n	800234a <prvIdleTask+0x2>
 800239e:	46c0      	nop			; (mov r8, r8)
 80023a0:	20000ce4 	.word	0x20000ce4
 80023a4:	20000c54 	.word	0x20000c54
 80023a8:	20000d58 	.word	0x20000d58
 80023ac:	20000ce0 	.word	0x20000ce0

080023b0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80023b0:	4b15      	ldr	r3, [pc, #84]	; (8002408 <vTaskSwitchContext+0x58>)
{
 80023b2:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	4b15      	ldr	r3, [pc, #84]	; (800240c <vTaskSwitchContext+0x5c>)
 80023b8:	2a00      	cmp	r2, #0
 80023ba:	d002      	beq.n	80023c2 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 80023bc:	2201      	movs	r2, #1
 80023be:	601a      	str	r2, [r3, #0]
}
 80023c0:	bd30      	pop	{r4, r5, pc}
 80023c2:	2414      	movs	r4, #20
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80023c4:	4812      	ldr	r0, [pc, #72]	; (8002410 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 80023c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80023c8:	6802      	ldr	r2, [r0, #0]
 80023ca:	4912      	ldr	r1, [pc, #72]	; (8002414 <vTaskSwitchContext+0x64>)
 80023cc:	0023      	movs	r3, r4
 80023ce:	4353      	muls	r3, r2
 80023d0:	585d      	ldr	r5, [r3, r1]
 80023d2:	2d00      	cmp	r5, #0
 80023d4:	d012      	beq.n	80023fc <vTaskSwitchContext+0x4c>
 80023d6:	18cc      	adds	r4, r1, r3
 80023d8:	6865      	ldr	r5, [r4, #4]
 80023da:	3308      	adds	r3, #8
 80023dc:	686d      	ldr	r5, [r5, #4]
 80023de:	18cb      	adds	r3, r1, r3
 80023e0:	6065      	str	r5, [r4, #4]
 80023e2:	429d      	cmp	r5, r3
 80023e4:	d101      	bne.n	80023ea <vTaskSwitchContext+0x3a>
 80023e6:	686b      	ldr	r3, [r5, #4]
 80023e8:	6063      	str	r3, [r4, #4]
 80023ea:	2314      	movs	r3, #20
 80023ec:	4353      	muls	r3, r2
 80023ee:	18c9      	adds	r1, r1, r3
 80023f0:	684b      	ldr	r3, [r1, #4]
 80023f2:	68d9      	ldr	r1, [r3, #12]
 80023f4:	4b08      	ldr	r3, [pc, #32]	; (8002418 <vTaskSwitchContext+0x68>)
 80023f6:	6019      	str	r1, [r3, #0]
 80023f8:	6002      	str	r2, [r0, #0]
}
 80023fa:	e7e1      	b.n	80023c0 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80023fc:	2a00      	cmp	r2, #0
 80023fe:	d101      	bne.n	8002404 <vTaskSwitchContext+0x54>
 8002400:	b672      	cpsid	i
 8002402:	e7fe      	b.n	8002402 <vTaskSwitchContext+0x52>
 8002404:	3a01      	subs	r2, #1
 8002406:	e7e1      	b.n	80023cc <vTaskSwitchContext+0x1c>
 8002408:	20000cec 	.word	0x20000cec
 800240c:	20000d70 	.word	0x20000d70
 8002410:	20000cf4 	.word	0x20000cf4
 8002414:	20000c54 	.word	0x20000c54
 8002418:	20000c48 	.word	0x20000c48

0800241c <vTaskPlaceOnEventList>:
{
 800241c:	b510      	push	{r4, lr}
 800241e:	000c      	movs	r4, r1
	configASSERT( pxEventList );
 8002420:	2800      	cmp	r0, #0
 8002422:	d101      	bne.n	8002428 <vTaskPlaceOnEventList+0xc>
 8002424:	b672      	cpsid	i
 8002426:	e7fe      	b.n	8002426 <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002428:	4b04      	ldr	r3, [pc, #16]	; (800243c <vTaskPlaceOnEventList+0x20>)
 800242a:	6819      	ldr	r1, [r3, #0]
 800242c:	3118      	adds	r1, #24
 800242e:	f7ff fa3c 	bl	80018aa <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002432:	2101      	movs	r1, #1
 8002434:	0020      	movs	r0, r4
 8002436:	f7ff fd59 	bl	8001eec <prvAddCurrentTaskToDelayedList>
}
 800243a:	bd10      	pop	{r4, pc}
 800243c:	20000c48 	.word	0x20000c48

08002440 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002440:	68c3      	ldr	r3, [r0, #12]
{
 8002442:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002444:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8002446:	2c00      	cmp	r4, #0
 8002448:	d101      	bne.n	800244e <xTaskRemoveFromEventList+0xe>
 800244a:	b672      	cpsid	i
 800244c:	e7fe      	b.n	800244c <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800244e:	0025      	movs	r5, r4
 8002450:	3518      	adds	r5, #24
 8002452:	0028      	movs	r0, r5
 8002454:	f7ff fa40 	bl	80018d8 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002458:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <xTaskRemoveFromEventList+0x60>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d11b      	bne.n	8002498 <xTaskRemoveFromEventList+0x58>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002460:	1d25      	adds	r5, r4, #4
 8002462:	0028      	movs	r0, r5
 8002464:	f7ff fa38 	bl	80018d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002468:	4a0e      	ldr	r2, [pc, #56]	; (80024a4 <xTaskRemoveFromEventList+0x64>)
 800246a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800246c:	6811      	ldr	r1, [r2, #0]
 800246e:	428b      	cmp	r3, r1
 8002470:	d900      	bls.n	8002474 <xTaskRemoveFromEventList+0x34>
 8002472:	6013      	str	r3, [r2, #0]
 8002474:	2014      	movs	r0, #20
 8002476:	0029      	movs	r1, r5
 8002478:	4343      	muls	r3, r0
 800247a:	480b      	ldr	r0, [pc, #44]	; (80024a8 <xTaskRemoveFromEventList+0x68>)
 800247c:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800247e:	f7ff fa08 	bl	8001892 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002482:	4b0a      	ldr	r3, [pc, #40]	; (80024ac <xTaskRemoveFromEventList+0x6c>)
 8002484:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002486:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 8002488:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800248a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800248c:	429a      	cmp	r2, r3
 800248e:	d902      	bls.n	8002496 <xTaskRemoveFromEventList+0x56>
		xYieldPending = pdTRUE;
 8002490:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <xTaskRemoveFromEventList+0x70>)
 8002492:	3001      	adds	r0, #1
 8002494:	6018      	str	r0, [r3, #0]
}
 8002496:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002498:	0029      	movs	r1, r5
 800249a:	4806      	ldr	r0, [pc, #24]	; (80024b4 <xTaskRemoveFromEventList+0x74>)
 800249c:	e7ef      	b.n	800247e <xTaskRemoveFromEventList+0x3e>
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	20000cec 	.word	0x20000cec
 80024a4:	20000cf4 	.word	0x20000cf4
 80024a8:	20000c54 	.word	0x20000c54
 80024ac:	20000c48 	.word	0x20000c48
 80024b0:	20000d70 	.word	0x20000d70
 80024b4:	20000d2c 	.word	0x20000d2c

080024b8 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
 80024b8:	2800      	cmp	r0, #0
 80024ba:	d101      	bne.n	80024c0 <vTaskSetTimeOutState+0x8>
 80024bc:	b672      	cpsid	i
 80024be:	e7fe      	b.n	80024be <vTaskSetTimeOutState+0x6>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <vTaskSetTimeOutState+0x18>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80024c6:	4b03      	ldr	r3, [pc, #12]	; (80024d4 <vTaskSetTimeOutState+0x1c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6043      	str	r3, [r0, #4]
}
 80024cc:	4770      	bx	lr
 80024ce:	46c0      	nop			; (mov r8, r8)
 80024d0:	20000d28 	.word	0x20000d28
 80024d4:	20000d6c 	.word	0x20000d6c

080024d8 <xTaskCheckForTimeOut>:
{
 80024d8:	b570      	push	{r4, r5, r6, lr}
 80024da:	0004      	movs	r4, r0
 80024dc:	000d      	movs	r5, r1
	configASSERT( pxTimeOut );
 80024de:	2800      	cmp	r0, #0
 80024e0:	d101      	bne.n	80024e6 <xTaskCheckForTimeOut+0xe>
 80024e2:	b672      	cpsid	i
 80024e4:	e7fe      	b.n	80024e4 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 80024e6:	2900      	cmp	r1, #0
 80024e8:	d101      	bne.n	80024ee <xTaskCheckForTimeOut+0x16>
 80024ea:	b672      	cpsid	i
 80024ec:	e7fe      	b.n	80024ec <xTaskCheckForTimeOut+0x14>
	taskENTER_CRITICAL();
 80024ee:	f7ff fa47 	bl	8001980 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80024f2:	4b0f      	ldr	r3, [pc, #60]	; (8002530 <xTaskCheckForTimeOut+0x58>)
				xReturn = pdFALSE;
 80024f4:	2600      	movs	r6, #0
		const TickType_t xConstTickCount = xTickCount;
 80024f6:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80024f8:	682b      	ldr	r3, [r5, #0]
 80024fa:	1c5a      	adds	r2, r3, #1
 80024fc:	d013      	beq.n	8002526 <xTaskCheckForTimeOut+0x4e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80024fe:	4a0d      	ldr	r2, [pc, #52]	; (8002534 <xTaskCheckForTimeOut+0x5c>)
 8002500:	6826      	ldr	r6, [r4, #0]
 8002502:	6810      	ldr	r0, [r2, #0]
 8002504:	6862      	ldr	r2, [r4, #4]
 8002506:	4286      	cmp	r6, r0
 8002508:	d002      	beq.n	8002510 <xTaskCheckForTimeOut+0x38>
			xReturn = pdTRUE;
 800250a:	2601      	movs	r6, #1
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800250c:	4291      	cmp	r1, r2
 800250e:	d20a      	bcs.n	8002526 <xTaskCheckForTimeOut+0x4e>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002510:	1a88      	subs	r0, r1, r2
			xReturn = pdTRUE;
 8002512:	2601      	movs	r6, #1
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002514:	4283      	cmp	r3, r0
 8002516:	d906      	bls.n	8002526 <xTaskCheckForTimeOut+0x4e>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8002518:	1a5b      	subs	r3, r3, r1
 800251a:	189b      	adds	r3, r3, r2
 800251c:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800251e:	0020      	movs	r0, r4
 8002520:	f7ff ffca 	bl	80024b8 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8002524:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
 8002526:	f7ff fa37 	bl	8001998 <vPortExitCritical>
}
 800252a:	0030      	movs	r0, r6
 800252c:	bd70      	pop	{r4, r5, r6, pc}
 800252e:	46c0      	nop			; (mov r8, r8)
 8002530:	20000d6c 	.word	0x20000d6c
 8002534:	20000d28 	.word	0x20000d28

08002538 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8002538:	2201      	movs	r2, #1
 800253a:	4b01      	ldr	r3, [pc, #4]	; (8002540 <vTaskMissedYield+0x8>)
 800253c:	601a      	str	r2, [r3, #0]
}
 800253e:	4770      	bx	lr
 8002540:	20000d70 	.word	0x20000d70

08002544 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002544:	4b05      	ldr	r3, [pc, #20]	; (800255c <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002546:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d004      	beq.n	8002558 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800254e:	4b04      	ldr	r3, [pc, #16]	; (8002560 <xTaskGetSchedulerState+0x1c>)
 8002550:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8002552:	4243      	negs	r3, r0
 8002554:	4158      	adcs	r0, r3
 8002556:	0040      	lsls	r0, r0, #1
	}
 8002558:	4770      	bx	lr
 800255a:	46c0      	nop			; (mov r8, r8)
 800255c:	20000d40 	.word	0x20000d40
 8002560:	20000cec 	.word	0x20000cec

08002564 <xTaskPriorityDisinherit>:
	{
 8002564:	b570      	push	{r4, r5, r6, lr}
 8002566:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 8002568:	d101      	bne.n	800256e <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 800256a:	2000      	movs	r0, #0
	}
 800256c:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 800256e:	4b15      	ldr	r3, [pc, #84]	; (80025c4 <xTaskPriorityDisinherit+0x60>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4298      	cmp	r0, r3
 8002574:	d001      	beq.n	800257a <xTaskPriorityDisinherit+0x16>
 8002576:	b672      	cpsid	i
 8002578:	e7fe      	b.n	8002578 <xTaskPriorityDisinherit+0x14>
			configASSERT( pxTCB->uxMutexesHeld );
 800257a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800257c:	2b00      	cmp	r3, #0
 800257e:	d101      	bne.n	8002584 <xTaskPriorityDisinherit+0x20>
 8002580:	b672      	cpsid	i
 8002582:	e7fe      	b.n	8002582 <xTaskPriorityDisinherit+0x1e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002584:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002586:	6c41      	ldr	r1, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8002588:	3b01      	subs	r3, #1
 800258a:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800258c:	428a      	cmp	r2, r1
 800258e:	d0ec      	beq.n	800256a <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1ea      	bne.n	800256a <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002594:	1d05      	adds	r5, r0, #4
 8002596:	0028      	movs	r0, r5
 8002598:	f7ff f99e 	bl	80018d8 <uxListRemove>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800259c:	2307      	movs	r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800259e:	6c60      	ldr	r0, [r4, #68]	; 0x44
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025a0:	1a1b      	subs	r3, r3, r0
 80025a2:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80025a4:	4b08      	ldr	r3, [pc, #32]	; (80025c8 <xTaskPriorityDisinherit+0x64>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80025a6:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	4290      	cmp	r0, r2
 80025ac:	d900      	bls.n	80025b0 <xTaskPriorityDisinherit+0x4c>
 80025ae:	6018      	str	r0, [r3, #0]
 80025b0:	2314      	movs	r3, #20
 80025b2:	4343      	muls	r3, r0
 80025b4:	4805      	ldr	r0, [pc, #20]	; (80025cc <xTaskPriorityDisinherit+0x68>)
 80025b6:	0029      	movs	r1, r5
 80025b8:	18c0      	adds	r0, r0, r3
 80025ba:	f7ff f96a 	bl	8001892 <vListInsertEnd>
					xReturn = pdTRUE;
 80025be:	2001      	movs	r0, #1
		return xReturn;
 80025c0:	e7d4      	b.n	800256c <xTaskPriorityDisinherit+0x8>
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	20000c48 	.word	0x20000c48
 80025c8:	20000cf4 	.word	0x20000cf4
 80025cc:	20000c54 	.word	0x20000c54

080025d0 <sendIRData>:
 *
 *  @return:  	  None.
 *
 *  */

void sendIRData(void *pvParameters){
 80025d0:	b570      	push	{r4, r5, r6, lr}
	strcpy(IrDATXBuffer, "123456789/");
 80025d2:	4c0b      	ldr	r4, [pc, #44]	; (8002600 <sendIRData+0x30>)
 80025d4:	490b      	ldr	r1, [pc, #44]	; (8002604 <sendIRData+0x34>)
 80025d6:	0020      	movs	r0, r4
 80025d8:	f000 fbe9 	bl	8002dae <strcpy>
	while(1){
		if (GPIORead(USER_BUTTON_B1)==GPIO_HIGH)
 80025dc:	2006      	movs	r0, #6
 80025de:	f000 f927 	bl	8002830 <GPIORead>
 80025e2:	0005      	movs	r5, r0
 80025e4:	2801      	cmp	r0, #1
 80025e6:	d107      	bne.n	80025f8 <sendIRData+0x28>
		{
			irdaWrite(IRDA1, IrDATXBuffer);
 80025e8:	0021      	movs	r1, r4
 80025ea:	2000      	movs	r0, #0
 80025ec:	f000 f998 	bl	8002920 <irdaWrite>
			GPIOWrite(GPIO_LED_3, GPIO_HIGH);
 80025f0:	0029      	movs	r1, r5
 80025f2:	2004      	movs	r0, #4
 80025f4:	f000 f8e2 	bl	80027bc <GPIOWrite>
		}
		 vTaskDelay (100 / portTICK_PERIOD_MS);
 80025f8:	2064      	movs	r0, #100	; 0x64
 80025fa:	f7ff fe8b 	bl	8002314 <vTaskDelay>
		if (GPIORead(USER_BUTTON_B1)==GPIO_HIGH)
 80025fe:	e7ed      	b.n	80025dc <sendIRData+0xc>
 8002600:	20000e02 	.word	0x20000e02
 8002604:	08002e05 	.word	0x08002e05

08002608 <receiveIRData>:
 *
 *  @return:	  None.
 *
 *  */

void receiveIRData(void *pvParameters){
 8002608:	b510      	push	{r4, lr}

	while(1){
		if (irdaRead(IRDA1, IrDARXBuffer, '/') == HAL_OK)
 800260a:	222f      	movs	r2, #47	; 0x2f
 800260c:	4905      	ldr	r1, [pc, #20]	; (8002624 <receiveIRData+0x1c>)
 800260e:	2000      	movs	r0, #0
 8002610:	f000 f968 	bl	80028e4 <irdaRead>
 8002614:	2800      	cmp	r0, #0
 8002616:	d1f8      	bne.n	800260a <receiveIRData+0x2>
		{
			GPIOWrite(GPIO_LED_4, GPIO_HIGH);
 8002618:	2101      	movs	r1, #1
 800261a:	3005      	adds	r0, #5
 800261c:	f000 f8ce 	bl	80027bc <GPIOWrite>
 8002620:	e7f3      	b.n	800260a <receiveIRData+0x2>
 8002622:	46c0      	nop			; (mov r8, r8)
 8002624:	20000dea 	.word	0x20000dea

08002628 <taskCreation>:
{
 8002628:	b530      	push	{r4, r5, lr}
	  osSemaphoreDef(SEM);
 800262a:	2400      	movs	r4, #0
{
 800262c:	b085      	sub	sp, #20
	  osSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1);
 800262e:	2101      	movs	r1, #1
 8002630:	a803      	add	r0, sp, #12
    xTaskCreate(
 8002632:	2505      	movs	r5, #5
	  osSemaphoreDef(SEM);
 8002634:	9403      	str	r4, [sp, #12]
	  osSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1);
 8002636:	f7ff f904 	bl	8001842 <osSemaphoreCreate>
 800263a:	4b0a      	ldr	r3, [pc, #40]	; (8002664 <taskCreation+0x3c>)
    xTaskCreate(
 800263c:	2280      	movs	r2, #128	; 0x80
	  osSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1);
 800263e:	6018      	str	r0, [r3, #0]
    xTaskCreate(
 8002640:	4909      	ldr	r1, [pc, #36]	; (8002668 <taskCreation+0x40>)
 8002642:	0023      	movs	r3, r4
 8002644:	9401      	str	r4, [sp, #4]
 8002646:	9500      	str	r5, [sp, #0]
 8002648:	4808      	ldr	r0, [pc, #32]	; (800266c <taskCreation+0x44>)
 800264a:	f7ff fc87 	bl	8001f5c <xTaskCreate>
    xTaskCreate(
 800264e:	9401      	str	r4, [sp, #4]
 8002650:	9500      	str	r5, [sp, #0]
 8002652:	0023      	movs	r3, r4
 8002654:	2280      	movs	r2, #128	; 0x80
 8002656:	4906      	ldr	r1, [pc, #24]	; (8002670 <taskCreation+0x48>)
 8002658:	4806      	ldr	r0, [pc, #24]	; (8002674 <taskCreation+0x4c>)
 800265a:	f7ff fc7f 	bl	8001f5c <xTaskCreate>
}
 800265e:	b005      	add	sp, #20
 8002660:	bd30      	pop	{r4, r5, pc}
 8002662:	46c0      	nop			; (mov r8, r8)
 8002664:	20000df4 	.word	0x20000df4
 8002668:	08002e10 	.word	0x08002e10
 800266c:	080025d1 	.word	0x080025d1
 8002670:	08002e1b 	.word	0x08002e1b
 8002674:	08002609 	.word	0x08002609

08002678 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002678:	2302      	movs	r3, #2
{
 800267a:	b510      	push	{r4, lr}
 800267c:	b096      	sub	sp, #88	; 0x58
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800267e:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002680:	330e      	adds	r3, #14
 8002682:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002684:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002686:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002688:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800268a:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800268c:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800268e:	f7fe fa49 	bl	8000b24 <HAL_RCC_OscConfig>
 8002692:	1e01      	subs	r1, r0, #0
 8002694:	d000      	beq.n	8002698 <SystemClock_Config+0x20>
 8002696:	e7fe      	b.n	8002696 <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002698:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800269a:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800269c:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800269e:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80026a0:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026a2:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80026a4:	f7fe fc52 	bl	8000f4c <HAL_RCC_ClockConfig>
 80026a8:	2800      	cmp	r0, #0
 80026aa:	d000      	beq.n	80026ae <SystemClock_Config+0x36>
 80026ac:	e7fe      	b.n	80026ac <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80026ae:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026b0:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80026b2:	9405      	str	r4, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026b4:	f7fe fcf6 	bl	80010a4 <HAL_RCCEx_PeriphCLKConfig>
 80026b8:	1e04      	subs	r4, r0, #0
 80026ba:	d000      	beq.n	80026be <SystemClock_Config+0x46>
 80026bc:	e7fe      	b.n	80026bc <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80026be:	f7fe fcdb 	bl	8001078 <HAL_RCC_GetHCLKFreq>
 80026c2:	21fa      	movs	r1, #250	; 0xfa
 80026c4:	0089      	lsls	r1, r1, #2
 80026c6:	f7fd fd3b 	bl	8000140 <__udivsi3>
 80026ca:	f7fd fe3f 	bl	800034c <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80026ce:	2004      	movs	r0, #4
 80026d0:	f7fd fe56 	bl	8000380 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 80026d4:	2001      	movs	r0, #1
 80026d6:	0022      	movs	r2, r4
 80026d8:	2103      	movs	r1, #3
 80026da:	4240      	negs	r0, r0
 80026dc:	f7fd fdfc 	bl	80002d8 <HAL_NVIC_SetPriority>
}
 80026e0:	b016      	add	sp, #88	; 0x58
 80026e2:	bd10      	pop	{r4, pc}

080026e4 <systemInit>:
{
 80026e4:	b510      	push	{r4, lr}
	  HAL_Init();
 80026e6:	f7fd fdc9 	bl	800027c <HAL_Init>
	  SystemClock_Config();
 80026ea:	f7ff ffc5 	bl	8002678 <SystemClock_Config>
	  GPIOInit();
 80026ee:	f000 f87d 	bl	80027ec <GPIOInit>
	  uartInit();
 80026f2:	f000 f945 	bl	8002980 <uartInit>
	  uartStart();
 80026f6:	f000 f979 	bl	80029ec <uartStart>
	  irdaInit();
 80026fa:	f000 f8b1 	bl	8002860 <irdaInit>
	  irdaStart();
 80026fe:	f000 f8d7 	bl	80028b0 <irdaStart>
	  interruptsInit();
 8002702:	f000 f9bd 	bl	8002a80 <interruptsInit>
	  interruptsStart();
 8002706:	f000 f9cd 	bl	8002aa4 <interruptsStart>
}
 800270a:	bd10      	pop	{r4, pc}

0800270c <InitGPIOClock>:


void InitGPIOClock(eGPIO port)
{
	/* Enable the GPIO Clock */
	if ( GPIOInstanceMap[port].port == GPIOA ){
 800270c:	2290      	movs	r2, #144	; 0x90
 800270e:	4b25      	ldr	r3, [pc, #148]	; (80027a4 <InitGPIOClock+0x98>)
 8002710:	0100      	lsls	r0, r0, #4
 8002712:	58c3      	ldr	r3, [r0, r3]
{
 8002714:	b086      	sub	sp, #24
	if ( GPIOInstanceMap[port].port == GPIOA ){
 8002716:	05d2      	lsls	r2, r2, #23
 8002718:	4293      	cmp	r3, r2
 800271a:	d10b      	bne.n	8002734 <InitGPIOClock+0x28>
		__GPIOA_CLK_ENABLE();
 800271c:	2080      	movs	r0, #128	; 0x80
 800271e:	4a22      	ldr	r2, [pc, #136]	; (80027a8 <InitGPIOClock+0x9c>)
 8002720:	0280      	lsls	r0, r0, #10
 8002722:	6951      	ldr	r1, [r2, #20]
 8002724:	4301      	orrs	r1, r0
 8002726:	6151      	str	r1, [r2, #20]
 8002728:	6953      	ldr	r3, [r2, #20]
 800272a:	4003      	ands	r3, r0
 800272c:	9301      	str	r3, [sp, #4]
 800272e:	9b01      	ldr	r3, [sp, #4]

	if( GPIOInstanceMap[port].port == GPIOF ){
		__GPIOF_CLK_ENABLE();
	}

}
 8002730:	b006      	add	sp, #24
 8002732:	4770      	bx	lr
	if( GPIOInstanceMap[port].port == GPIOB ){
 8002734:	4a1d      	ldr	r2, [pc, #116]	; (80027ac <InitGPIOClock+0xa0>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d10a      	bne.n	8002750 <InitGPIOClock+0x44>
		__GPIOB_CLK_ENABLE();
 800273a:	2080      	movs	r0, #128	; 0x80
 800273c:	4a1a      	ldr	r2, [pc, #104]	; (80027a8 <InitGPIOClock+0x9c>)
 800273e:	02c0      	lsls	r0, r0, #11
 8002740:	6951      	ldr	r1, [r2, #20]
 8002742:	4301      	orrs	r1, r0
 8002744:	6151      	str	r1, [r2, #20]
 8002746:	6953      	ldr	r3, [r2, #20]
 8002748:	4003      	ands	r3, r0
 800274a:	9302      	str	r3, [sp, #8]
 800274c:	9b02      	ldr	r3, [sp, #8]
 800274e:	e7ef      	b.n	8002730 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOC ){
 8002750:	4a17      	ldr	r2, [pc, #92]	; (80027b0 <InitGPIOClock+0xa4>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d10a      	bne.n	800276c <InitGPIOClock+0x60>
		__GPIOC_CLK_ENABLE();
 8002756:	2080      	movs	r0, #128	; 0x80
 8002758:	4a13      	ldr	r2, [pc, #76]	; (80027a8 <InitGPIOClock+0x9c>)
 800275a:	0300      	lsls	r0, r0, #12
 800275c:	6951      	ldr	r1, [r2, #20]
 800275e:	4301      	orrs	r1, r0
 8002760:	6151      	str	r1, [r2, #20]
 8002762:	6953      	ldr	r3, [r2, #20]
 8002764:	4003      	ands	r3, r0
 8002766:	9303      	str	r3, [sp, #12]
 8002768:	9b03      	ldr	r3, [sp, #12]
 800276a:	e7e1      	b.n	8002730 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOD ){
 800276c:	4a11      	ldr	r2, [pc, #68]	; (80027b4 <InitGPIOClock+0xa8>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d10a      	bne.n	8002788 <InitGPIOClock+0x7c>
		__GPIOD_CLK_ENABLE();
 8002772:	2080      	movs	r0, #128	; 0x80
 8002774:	4a0c      	ldr	r2, [pc, #48]	; (80027a8 <InitGPIOClock+0x9c>)
 8002776:	0340      	lsls	r0, r0, #13
 8002778:	6951      	ldr	r1, [r2, #20]
 800277a:	4301      	orrs	r1, r0
 800277c:	6151      	str	r1, [r2, #20]
 800277e:	6953      	ldr	r3, [r2, #20]
 8002780:	4003      	ands	r3, r0
 8002782:	9304      	str	r3, [sp, #16]
 8002784:	9b04      	ldr	r3, [sp, #16]
 8002786:	e7d3      	b.n	8002730 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOF ){
 8002788:	4a0b      	ldr	r2, [pc, #44]	; (80027b8 <InitGPIOClock+0xac>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d1d0      	bne.n	8002730 <InitGPIOClock+0x24>
		__GPIOF_CLK_ENABLE();
 800278e:	2080      	movs	r0, #128	; 0x80
 8002790:	4a05      	ldr	r2, [pc, #20]	; (80027a8 <InitGPIOClock+0x9c>)
 8002792:	03c0      	lsls	r0, r0, #15
 8002794:	6951      	ldr	r1, [r2, #20]
 8002796:	4301      	orrs	r1, r0
 8002798:	6151      	str	r1, [r2, #20]
 800279a:	6953      	ldr	r3, [r2, #20]
 800279c:	4003      	ands	r3, r0
 800279e:	9305      	str	r3, [sp, #20]
 80027a0:	9b05      	ldr	r3, [sp, #20]
}
 80027a2:	e7c5      	b.n	8002730 <InitGPIOClock+0x24>
 80027a4:	08002e2c 	.word	0x08002e2c
 80027a8:	40021000 	.word	0x40021000
 80027ac:	48000400 	.word	0x48000400
 80027b0:	48000800 	.word	0x48000800
 80027b4:	48000c00 	.word	0x48000c00
 80027b8:	48001400 	.word	0x48001400

080027bc <GPIOWrite>:

	}
}

void GPIOWrite(eGPIO port, eGPIOValue value)
{
 80027bc:	b510      	push	{r4, lr}
 80027be:	000a      	movs	r2, r1
 80027c0:	4b09      	ldr	r3, [pc, #36]	; (80027e8 <GPIOWrite+0x2c>)
 80027c2:	0100      	lsls	r0, r0, #4
		if ( value != GPIO_TOGGLE )
 80027c4:	2902      	cmp	r1, #2
 80027c6:	d005      	beq.n	80027d4 <GPIOWrite+0x18>
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 80027c8:	1819      	adds	r1, r3, r0
 80027ca:	8889      	ldrh	r1, [r1, #4]
 80027cc:	5818      	ldr	r0, [r3, r0]
 80027ce:	f7fd ff2d 	bl	800062c <HAL_GPIO_WritePin>
		else
		{
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
			HAL_Delay(100);
		}
}
 80027d2:	bd10      	pop	{r4, pc}
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
 80027d4:	181a      	adds	r2, r3, r0
 80027d6:	8891      	ldrh	r1, [r2, #4]
 80027d8:	5818      	ldr	r0, [r3, r0]
 80027da:	f7fd ff2d 	bl	8000638 <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 80027de:	2064      	movs	r0, #100	; 0x64
 80027e0:	f7fd fd6a 	bl	80002b8 <HAL_Delay>
}
 80027e4:	e7f5      	b.n	80027d2 <GPIOWrite+0x16>
 80027e6:	46c0      	nop			; (mov r8, r8)
 80027e8:	08002e2c 	.word	0x08002e2c

080027ec <GPIOInit>:
{
 80027ec:	b530      	push	{r4, r5, lr}
	for (port = 0; port < NUM_OF_GPIO; port++)
 80027ee:	2500      	movs	r5, #0
 80027f0:	4c0e      	ldr	r4, [pc, #56]	; (800282c <GPIOInit+0x40>)
{
 80027f2:	b087      	sub	sp, #28
		InitGPIOClock(port);
 80027f4:	0028      	movs	r0, r5
 80027f6:	f7ff ff89 	bl	800270c <InitGPIOClock>
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 80027fa:	88a3      	ldrh	r3, [r4, #4]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 80027fc:	6820      	ldr	r0, [r4, #0]
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 80027fe:	9301      	str	r3, [sp, #4]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 8002800:	68a3      	ldr	r3, [r4, #8]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8002802:	a901      	add	r1, sp, #4
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 8002804:	9302      	str	r3, [sp, #8]
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
 8002806:	7b23      	ldrb	r3, [r4, #12]
 8002808:	9304      	str	r3, [sp, #16]
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
 800280a:	7b63      	ldrb	r3, [r4, #13]
 800280c:	9303      	str	r3, [sp, #12]
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;
 800280e:	7ba3      	ldrb	r3, [r4, #14]
 8002810:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8002812:	f7fd fde7 	bl	80003e4 <HAL_GPIO_Init>
		GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 8002816:	0028      	movs	r0, r5
	for (port = 0; port < NUM_OF_GPIO; port++)
 8002818:	3501      	adds	r5, #1
		GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 800281a:	7be1      	ldrb	r1, [r4, #15]
	for (port = 0; port < NUM_OF_GPIO; port++)
 800281c:	b2ed      	uxtb	r5, r5
		GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 800281e:	f7ff ffcd 	bl	80027bc <GPIOWrite>
 8002822:	3410      	adds	r4, #16
	for (port = 0; port < NUM_OF_GPIO; port++)
 8002824:	2d08      	cmp	r5, #8
 8002826:	d1e5      	bne.n	80027f4 <GPIOInit+0x8>
}
 8002828:	b007      	add	sp, #28
 800282a:	bd30      	pop	{r4, r5, pc}
 800282c:	08002e2c 	.word	0x08002e2c

08002830 <GPIORead>:

eGPIOValue GPIORead(eGPIO port)
{
 8002830:	b510      	push	{r4, lr}
	return HAL_GPIO_ReadPin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
 8002832:	4b04      	ldr	r3, [pc, #16]	; (8002844 <GPIORead+0x14>)
 8002834:	0100      	lsls	r0, r0, #4
 8002836:	181a      	adds	r2, r3, r0
 8002838:	8891      	ldrh	r1, [r2, #4]
 800283a:	58c0      	ldr	r0, [r0, r3]
 800283c:	f7fd fef0 	bl	8000620 <HAL_GPIO_ReadPin>
}
 8002840:	bd10      	pop	{r4, pc}
 8002842:	46c0      	nop			; (mov r8, r8)
 8002844:	08002e2c 	.word	0x08002e2c

08002848 <irdaInterruptHandler>:
uint8_t RxByte[10];
static eIrda irdaPortIRQ;
extern UART_HandleTypeDef uartHandlers[NUM_OF_UART];

void irdaInterruptHandler(eIrda irdaPort)
{
 8002848:	0003      	movs	r3, r0
    IRDA_HandleTypeDef* irda_instance;
    irda_instance = &irdaHandlers[irdaPort];
 800284a:	203c      	movs	r0, #60	; 0x3c
{
 800284c:	b510      	push	{r4, lr}
    irda_instance = &irdaHandlers[irdaPort];
 800284e:	4358      	muls	r0, r3
 8002850:	4b02      	ldr	r3, [pc, #8]	; (800285c <irdaInterruptHandler+0x14>)
 8002852:	18c0      	adds	r0, r0, r3
    irdaPortIRQ = irdaPort;
    HAL_IRDA_IRQHandler(irda_instance);
 8002854:	f7fe f8a6 	bl	80009a4 <HAL_IRDA_IRQHandler>
}
 8002858:	bd10      	pop	{r4, pc}
 800285a:	46c0      	nop			; (mov r8, r8)
 800285c:	20000e34 	.word	0x20000e34

08002860 <irdaInit>:
    const sIrdaInstanceMap* irda_instance;
    uint8_t i;


	#ifdef IS_IRDA1
        __HAL_RCC_USART1_CLK_ENABLE();
 8002860:	2080      	movs	r0, #128	; 0x80
 8002862:	4a10      	ldr	r2, [pc, #64]	; (80028a4 <irdaInit+0x44>)
 8002864:	01c0      	lsls	r0, r0, #7
 8002866:	6991      	ldr	r1, [r2, #24]
{
 8002868:	b082      	sub	sp, #8
        __HAL_RCC_USART1_CLK_ENABLE();
 800286a:	4301      	orrs	r1, r0
 800286c:	6191      	str	r1, [r2, #24]
 800286e:	6993      	ldr	r3, [r2, #24]


    for(i=0; i<NUM_OF_IRDA; i++) {
        irda_handler = &irdaHandlers[i];
        irda_instance = &IRDAInstanceMap[i];
        irda_handler->Instance        	= irda_instance->port;
 8002870:	4a0d      	ldr	r2, [pc, #52]	; (80028a8 <irdaInit+0x48>)
        __HAL_RCC_USART1_CLK_ENABLE();
 8002872:	4003      	ands	r3, r0
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	9b01      	ldr	r3, [sp, #4]
        irda_handler->Init.BaudRate  	= irda_instance->baudRate;
 8002878:	6850      	ldr	r0, [r2, #4]
        irda_handler->Instance        	= irda_instance->port;
 800287a:	4b0c      	ldr	r3, [pc, #48]	; (80028ac <irdaInit+0x4c>)
 800287c:	6811      	ldr	r1, [r2, #0]
        irda_handler->Init.BaudRate  	= irda_instance->baudRate;
 800287e:	6058      	str	r0, [r3, #4]
        irda_handler->Init.WordLength 	= irda_instance->dataSize;
 8002880:	7a10      	ldrb	r0, [r2, #8]
        irda_handler->Instance        	= irda_instance->port;
 8002882:	6019      	str	r1, [r3, #0]
        irda_handler->Init.WordLength 	= irda_instance->dataSize;
 8002884:	6098      	str	r0, [r3, #8]
        irda_handler->Init.Mode   		= irda_instance->mode;
 8002886:	7a50      	ldrb	r0, [r2, #9]
 8002888:	6118      	str	r0, [r3, #16]
        irda_handler->Init.Parity    	= irda_instance->parity;
 800288a:	7a90      	ldrb	r0, [r2, #10]
 800288c:	60d8      	str	r0, [r3, #12]
        irda_handler->Init.Prescaler    = irda_instance->prescaler;
 800288e:	7ad0      	ldrb	r0, [r2, #11]
        irda_handler->Init.PowerMode    = irda_instance->powermode;
 8002890:	7b12      	ldrb	r2, [r2, #12]
        irda_handler->Init.Prescaler    = irda_instance->prescaler;
 8002892:	7518      	strb	r0, [r3, #20]
        irda_handler->Init.PowerMode    = irda_instance->powermode;
 8002894:	82da      	strh	r2, [r3, #22]


        __HAL_IRDA_ENABLE_IT(irda_handler, IRDA_IT_RXNE);
 8002896:	2320      	movs	r3, #32
 8002898:	680a      	ldr	r2, [r1, #0]
 800289a:	4313      	orrs	r3, r2
 800289c:	600b      	str	r3, [r1, #0]
//
//		CreateFIFO(&irdaCircularBuffers[i].txBuffer,
//                IRDAInstanceMap[i].txBufferPtr,
//                IRDAInstanceMap[i].txBufferSize);
    }
}
 800289e:	b002      	add	sp, #8
 80028a0:	4770      	bx	lr
 80028a2:	46c0      	nop			; (mov r8, r8)
 80028a4:	40021000 	.word	0x40021000
 80028a8:	08002eac 	.word	0x08002eac
 80028ac:	20000e34 	.word	0x20000e34

080028b0 <irdaStart>:

    return HAL_OK;
}

HAL_StatusTypeDef irdaStart(void)
{
 80028b0:	b570      	push	{r4, r5, r6, lr}
    uint8_t i;
    IRDA_HandleTypeDef* irda_handler;
    for(i=0; i<NUM_OF_IRDA; i++){
        irda_handler = &irdaHandlers[i];
        if(HAL_IRDA_DeInit(irda_handler) != HAL_OK)
 80028b2:	4d0a      	ldr	r5, [pc, #40]	; (80028dc <irdaStart+0x2c>)
 80028b4:	0028      	movs	r0, r5
 80028b6:	f7fd ffad 	bl	8000814 <HAL_IRDA_DeInit>
 80028ba:	2800      	cmp	r0, #0
 80028bc:	d002      	beq.n	80028c4 <irdaStart+0x14>
        {
            return HAL_ERROR;
 80028be:	2401      	movs	r4, #1
            return HAL_ERROR;
        }
        HAL_IRDA_Receive_IT(irda_handler, (uint8_t *)irda1RxBuffer, 10 );
    }
    return HAL_OK;
}
 80028c0:	0020      	movs	r0, r4
 80028c2:	bd70      	pop	{r4, r5, r6, pc}
        if(HAL_IRDA_Init(irda_handler) != HAL_OK)
 80028c4:	0028      	movs	r0, r5
 80028c6:	f7fd fef7 	bl	80006b8 <HAL_IRDA_Init>
 80028ca:	1e04      	subs	r4, r0, #0
 80028cc:	d1f7      	bne.n	80028be <irdaStart+0xe>
        HAL_IRDA_Receive_IT(irda_handler, (uint8_t *)irda1RxBuffer, 10 );
 80028ce:	220a      	movs	r2, #10
 80028d0:	4903      	ldr	r1, [pc, #12]	; (80028e0 <irdaStart+0x30>)
 80028d2:	0028      	movs	r0, r5
 80028d4:	f7fd ffe4 	bl	80008a0 <HAL_IRDA_Receive_IT>
 80028d8:	e7f2      	b.n	80028c0 <irdaStart+0x10>
 80028da:	46c0      	nop			; (mov r8, r8)
 80028dc:	20000e34 	.word	0x20000e34
 80028e0:	20000df8 	.word	0x20000df8

080028e4 <irdaRead>:

HAL_StatusTypeDef irdaRead(eIrda irdaPort, char* buffer, uint8_t lastChar)
{
 80028e4:	b570      	push	{r4, r5, r6, lr}
    uint32_t i=0;
    uint8_t byte=0;
    uint32_t bufferSize = 10;
    uint8_t result = HAL_ERROR;

    if(strlen(irda1RxBuffer) < bufferSize ){
 80028e6:	4c0d      	ldr	r4, [pc, #52]	; (800291c <irdaRead+0x38>)
{
 80028e8:	000d      	movs	r5, r1
    if(strlen(irda1RxBuffer) < bufferSize ){
 80028ea:	0020      	movs	r0, r4
{
 80028ec:	0016      	movs	r6, r2
    if(strlen(irda1RxBuffer) < bufferSize ){
 80028ee:	f7fd fc0b 	bl	8000108 <strlen>
 80028f2:	2300      	movs	r3, #0
 80028f4:	2809      	cmp	r0, #9
 80028f6:	d807      	bhi.n	8002908 <irdaRead+0x24>
		initString(buffer,bufferSize);
 80028f8:	0028      	movs	r0, r5
 80028fa:	210a      	movs	r1, #10
 80028fc:	f000 f90d 	bl	8002b1a <initString>
		result = HAL_ERROR;
 8002900:	2001      	movs	r0, #1
        initString(irda1RxBuffer,bufferSize);

    }

    return result;
}
 8002902:	bd70      	pop	{r4, r5, r6, pc}
            buffer[i] = irda1RxBuffer[i];
 8002904:	54ea      	strb	r2, [r5, r3]
            i++;
 8002906:	3301      	adds	r3, #1
        while((irda1RxBuffer[i] != lastChar) && (i<bufferSize) )
 8002908:	5ce2      	ldrb	r2, [r4, r3]
 800290a:	42b2      	cmp	r2, r6
 800290c:	d1fa      	bne.n	8002904 <irdaRead+0x20>
        initString(irda1RxBuffer,bufferSize);
 800290e:	0020      	movs	r0, r4
 8002910:	210a      	movs	r1, #10
 8002912:	f000 f902 	bl	8002b1a <initString>
 8002916:	2000      	movs	r0, #0
 8002918:	e7f3      	b.n	8002902 <irdaRead+0x1e>
 800291a:	46c0      	nop			; (mov r8, r8)
 800291c:	20000df8 	.word	0x20000df8

08002920 <irdaWrite>:

HAL_StatusTypeDef irdaWrite(eIrda irdaPort, char* buffer)
{
 8002920:	b570      	push	{r4, r5, r6, lr}
 8002922:	0005      	movs	r5, r0
    HAL_StatusTypeDef error;
//    char c = 'h';
    //HAL_HalfDuplex_EnableTransmitter((UART_HandleTypeDef *)&irdaHandlers[irdaPort]);
//    error = HAL_IRDA_Transmit(&irdaHandlers[irdaPort], &c, 1, 10);
    error = HAL_IRDA_Transmit_IT(&irdaHandlers[irdaPort], (uint8_t*)buffer, strlen(buffer));
 8002924:	0008      	movs	r0, r1
{
 8002926:	000c      	movs	r4, r1
    error = HAL_IRDA_Transmit_IT(&irdaHandlers[irdaPort], (uint8_t*)buffer, strlen(buffer));
 8002928:	f7fd fbee 	bl	8000108 <strlen>
 800292c:	b282      	uxth	r2, r0
 800292e:	203c      	movs	r0, #60	; 0x3c
 8002930:	4368      	muls	r0, r5
 8002932:	4b05      	ldr	r3, [pc, #20]	; (8002948 <irdaWrite+0x28>)
 8002934:	0021      	movs	r1, r4
 8002936:	18c0      	adds	r0, r0, r3
 8002938:	f7fd ff86 	bl	8000848 <HAL_IRDA_Transmit_IT>
 800293c:	0004      	movs	r4, r0
    HAL_Delay(10);
 800293e:	200a      	movs	r0, #10
 8002940:	f7fd fcba 	bl	80002b8 <HAL_Delay>
//    while (HAL_IRDA_GetState(&irdaHandlers[irdaPort]) == HAL_IRDA_STATE_BUSY_TX ||
//    HAL_IRDA_GetState(&irdaHandlers[irdaPort]) == HAL_IRDA_STATE_BUSY_TX_RX);
    return error;

}
 8002944:	0020      	movs	r0, r4
 8002946:	bd70      	pop	{r4, r5, r6, pc}
 8002948:	20000e34 	.word	0x20000e34

0800294c <HAL_IRDA_RxCpltCallback>:

void HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *irda_handler)
{
 800294c:	b510      	push	{r4, lr}

//	if(strlen(irda1RxBuffer) == 10){
//		AddFIFOByte(&irdaCircularBuffers[irdaPortIRQ].rxBuffer, RxByte);
//	}
//
	HAL_IRDA_Receive_IT(irda_handler, (uint8_t *)irda1RxBuffer, 10 );
 800294e:	220a      	movs	r2, #10
 8002950:	4901      	ldr	r1, [pc, #4]	; (8002958 <HAL_IRDA_RxCpltCallback+0xc>)
 8002952:	f7fd ffa5 	bl	80008a0 <HAL_IRDA_Receive_IT>

}
 8002956:	bd10      	pop	{r4, pc}
 8002958:	20000df8 	.word	0x20000df8

0800295c <HAL_IRDA_TxCpltCallback>:

void HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *irda_handler)
{
//	if (irdaPortIRQ == IRDA1)
//		HAL_HalfDuplex_EnableReceiver((UART_HandleTypeDef *)irda_handler);
}
 800295c:	4770      	bx	lr
	...

08002960 <uartInterruptHandler>:
void uartInterruptHandler(eUart uartPort)
{
    UART_HandleTypeDef* uart_instance; //HAL Uart
    //en caso de usar las callbacks, revisar el cdigo de MTG
    uart_instance = &uartHandlers[uartPort];
    uartPortIRQ = uartPort;
 8002960:	4a05      	ldr	r2, [pc, #20]	; (8002978 <uartInterruptHandler+0x18>)
{
 8002962:	b510      	push	{r4, lr}
 8002964:	0003      	movs	r3, r0
    uartPortIRQ = uartPort;
 8002966:	7010      	strb	r0, [r2, #0]
    uart_instance = &uartHandlers[uartPort];
 8002968:	2070      	movs	r0, #112	; 0x70
 800296a:	4358      	muls	r0, r3
 800296c:	4b03      	ldr	r3, [pc, #12]	; (800297c <uartInterruptHandler+0x1c>)
 800296e:	18c0      	adds	r0, r0, r3
    HAL_UART_IRQHandler(uart_instance);
 8002970:	f7fe feca 	bl	8001708 <HAL_UART_IRQHandler>
}
 8002974:	bd10      	pop	{r4, pc}
 8002976:	46c0      	nop			; (mov r8, r8)
 8002978:	20000d75 	.word	0x20000d75
 800297c:	20000ea8 	.word	0x20000ea8

08002980 <uartInit>:


void uartInit(void)
{
 8002980:	b513      	push	{r0, r1, r4, lr}

	#ifdef IS_UART1
        __HAL_RCC_USART1_CLK_ENABLE();
	#endif
	#ifdef IS_UART2
        __HAL_RCC_USART2_CLK_ENABLE();
 8002982:	2080      	movs	r0, #128	; 0x80
 8002984:	4a14      	ldr	r2, [pc, #80]	; (80029d8 <uartInit+0x58>)
 8002986:	0280      	lsls	r0, r0, #10
 8002988:	69d1      	ldr	r1, [r2, #28]
	#endif

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
 800298a:	4c14      	ldr	r4, [pc, #80]	; (80029dc <uartInit+0x5c>)
        __HAL_RCC_USART2_CLK_ENABLE();
 800298c:	4301      	orrs	r1, r0
 800298e:	61d1      	str	r1, [r2, #28]
 8002990:	69d3      	ldr	r3, [r2, #28]
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 8002992:	6861      	ldr	r1, [r4, #4]
        __HAL_RCC_USART2_CLK_ENABLE();
 8002994:	4003      	ands	r3, r0
 8002996:	9301      	str	r3, [sp, #4]
 8002998:	9b01      	ldr	r3, [sp, #4]
        uart_handler->Instance        = uart_instance->port;
 800299a:	4b11      	ldr	r3, [pc, #68]	; (80029e0 <uartInit+0x60>)
        uart_handler->Init.WordLength = uart_instance->dataSize;
        uart_handler->Init.StopBits   = uart_instance->stopBits;
        uart_handler->Init.Parity     = uart_instance->parity;
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 800299c:	200c      	movs	r0, #12
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 800299e:	6059      	str	r1, [r3, #4]
        uart_handler->Init.WordLength = uart_instance->dataSize;
 80029a0:	7a21      	ldrb	r1, [r4, #8]
        uart_handler->Instance        = uart_instance->port;
 80029a2:	6822      	ldr	r2, [r4, #0]
        uart_handler->Init.WordLength = uart_instance->dataSize;
 80029a4:	6099      	str	r1, [r3, #8]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 80029a6:	7aa1      	ldrb	r1, [r4, #10]
        uart_handler->Instance        = uart_instance->port;
 80029a8:	601a      	str	r2, [r3, #0]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 80029aa:	60d9      	str	r1, [r3, #12]
        uart_handler->Init.Parity     = uart_instance->parity;
 80029ac:	7a61      	ldrb	r1, [r4, #9]
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 80029ae:	6158      	str	r0, [r3, #20]
        uart_handler->Init.Parity     = uart_instance->parity;
 80029b0:	6119      	str	r1, [r3, #16]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80029b2:	2100      	movs	r1, #0
 80029b4:	6199      	str	r1, [r3, #24]
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029b6:	6259      	str	r1, [r3, #36]	; 0x24
        //se pueden aadir los parmetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 80029b8:	2320      	movs	r3, #32
 80029ba:	6811      	ldr	r1, [r2, #0]

		CreateFIFO(&uartCircularBuffers[i].rxBuffer,
 80029bc:	4809      	ldr	r0, [pc, #36]	; (80029e4 <uartInit+0x64>)
        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 80029be:	430b      	orrs	r3, r1
 80029c0:	6013      	str	r3, [r2, #0]
		CreateFIFO(&uartCircularBuffers[i].rxBuffer,
 80029c2:	69a1      	ldr	r1, [r4, #24]
 80029c4:	8aa2      	ldrh	r2, [r4, #20]
 80029c6:	f000 f88c 	bl	8002ae2 <CreateFIFO>
                UARTInstanceMap[i].rxBufferPtr,
                UARTInstanceMap[i].rxBufferSize);

		CreateFIFO(&uartCircularBuffers[i].txBuffer,
 80029ca:	89a2      	ldrh	r2, [r4, #12]
 80029cc:	6921      	ldr	r1, [r4, #16]
 80029ce:	4806      	ldr	r0, [pc, #24]	; (80029e8 <uartInit+0x68>)
 80029d0:	f000 f887 	bl	8002ae2 <CreateFIFO>
                UARTInstanceMap[i].txBufferPtr,
                UARTInstanceMap[i].txBufferSize);
    }
}
 80029d4:	bd13      	pop	{r0, r1, r4, pc}
 80029d6:	46c0      	nop			; (mov r8, r8)
 80029d8:	40021000 	.word	0x40021000
 80029dc:	08002ed0 	.word	0x08002ed0
 80029e0:	20000ea8 	.word	0x20000ea8
 80029e4:	20000e90 	.word	0x20000e90
 80029e8:	20000e9c 	.word	0x20000e9c

080029ec <uartStart>:

    return HAL_OK;
}

HAL_StatusTypeDef uartStart(void)
{
 80029ec:	b570      	push	{r4, r5, r6, lr}
    uint8_t i;
    UART_HandleTypeDef* uart_handler;

    for(i=0; i<NUM_OF_UART; i++){
        uart_handler = &uartHandlers[i];
        if(HAL_UART_DeInit(uart_handler) != HAL_OK)
 80029ee:	4d0a      	ldr	r5, [pc, #40]	; (8002a18 <uartStart+0x2c>)
 80029f0:	0028      	movs	r0, r5
 80029f2:	f7fe fbf3 	bl	80011dc <HAL_UART_DeInit>
 80029f6:	2800      	cmp	r0, #0
 80029f8:	d002      	beq.n	8002a00 <uartStart+0x14>
        {
            return HAL_ERROR;
 80029fa:	2401      	movs	r4, #1
//        }

        HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
    }
    return HAL_OK;
}
 80029fc:	0020      	movs	r0, r4
 80029fe:	bd70      	pop	{r4, r5, r6, pc}
			if(HAL_UART_Init(uart_handler) != HAL_OK)
 8002a00:	0028      	movs	r0, r5
 8002a02:	f7fe fdcd 	bl	80015a0 <HAL_UART_Init>
 8002a06:	1e04      	subs	r4, r0, #0
 8002a08:	d1f7      	bne.n	80029fa <uartStart+0xe>
        HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	4903      	ldr	r1, [pc, #12]	; (8002a1c <uartStart+0x30>)
 8002a0e:	0028      	movs	r0, r5
 8002a10:	f7fe fc02 	bl	8001218 <HAL_UART_Receive_IT>
 8002a14:	e7f2      	b.n	80029fc <uartStart+0x10>
 8002a16:	46c0      	nop			; (mov r8, r8)
 8002a18:	20000ea8 	.word	0x20000ea8
 8002a1c:	20000e84 	.word	0x20000e84

08002a20 <HAL_UART_RxCpltCallback>:
}



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart_handler)
{
 8002a20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (tiempo)
 8002a22:	4a13      	ldr	r2, [pc, #76]	; (8002a70 <HAL_UART_RxCpltCallback+0x50>)
{
 8002a24:	9001      	str	r0, [sp, #4]
	if (tiempo)
 8002a26:	7813      	ldrb	r3, [r2, #0]
 8002a28:	4d12      	ldr	r5, [pc, #72]	; (8002a74 <HAL_UART_RxCpltCallback+0x54>)
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d019      	beq.n	8002a62 <HAL_UART_RxCpltCallback+0x42>
	{
		GPIOWrite(GPIO_1, GPIO_HIGH);
		if(GetFIFOFreeBytes(&uartCircularBuffers[uartPortIRQ].rxBuffer) > 0){
 8002a2e:	2418      	movs	r4, #24
		GPIOWrite(GPIO_1, GPIO_HIGH);
 8002a30:	2007      	movs	r0, #7
 8002a32:	2101      	movs	r1, #1
 8002a34:	f7ff fec2 	bl	80027bc <GPIOWrite>
		if(GetFIFOFreeBytes(&uartCircularBuffers[uartPortIRQ].rxBuffer) > 0){
 8002a38:	4e0f      	ldr	r6, [pc, #60]	; (8002a78 <HAL_UART_RxCpltCallback+0x58>)
 8002a3a:	4f10      	ldr	r7, [pc, #64]	; (8002a7c <HAL_UART_RxCpltCallback+0x5c>)
 8002a3c:	7830      	ldrb	r0, [r6, #0]
 8002a3e:	4360      	muls	r0, r4
 8002a40:	19c0      	adds	r0, r0, r7
 8002a42:	f000 f865 	bl	8002b10 <GetFIFOFreeBytes>
 8002a46:	2800      	cmp	r0, #0
 8002a48:	d005      	beq.n	8002a56 <HAL_UART_RxCpltCallback+0x36>
			AddFIFOByte(&uartCircularBuffers[uartPortIRQ].rxBuffer, RxByte);
 8002a4a:	7830      	ldrb	r0, [r6, #0]
 8002a4c:	7829      	ldrb	r1, [r5, #0]
 8002a4e:	4360      	muls	r0, r4
 8002a50:	19c0      	adds	r0, r0, r7
 8002a52:	f000 f84d 	bl	8002af0 <AddFIFOByte>
		}
	}
	else
		tiempo = !tiempo;

	 HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 8002a56:	0029      	movs	r1, r5
 8002a58:	2201      	movs	r2, #1
 8002a5a:	9801      	ldr	r0, [sp, #4]
 8002a5c:	f7fe fbdc 	bl	8001218 <HAL_UART_Receive_IT>


}
 8002a60:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		tiempo = !tiempo;
 8002a62:	7813      	ldrb	r3, [r2, #0]
 8002a64:	4259      	negs	r1, r3
 8002a66:	414b      	adcs	r3, r1
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	7013      	strb	r3, [r2, #0]
 8002a6c:	e7f3      	b.n	8002a56 <HAL_UART_RxCpltCallback+0x36>
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	20000d74 	.word	0x20000d74
 8002a74:	20000e84 	.word	0x20000e84
 8002a78:	20000d75 	.word	0x20000d75
 8002a7c:	20000e90 	.word	0x20000e90

08002a80 <interruptsInit>:
#include "interrupts_map.h"

extern sInterruptsInstanceMap interruptsInstanceMap[NUM_OF_IRQS];

void interruptsInit( void )
{
 8002a80:	b510      	push	{r4, lr}
 8002a82:	2400      	movs	r4, #0
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (SVC_IRQn <= (interruptsInstanceMap[i].IRQn))
 8002a84:	2000      	movs	r0, #0
 8002a86:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <interruptsInit+0x20>)
 8002a88:	18e3      	adds	r3, r4, r3
 8002a8a:	5618      	ldrsb	r0, [r3, r0]
 8002a8c:	1d42      	adds	r2, r0, #5
 8002a8e:	db03      	blt.n	8002a98 <interruptsInit+0x18>
		{
			HAL_NVIC_SetPriority(interruptsInstanceMap[i].IRQn, (uint32_t)interruptsInstanceMap[i].PreemptPriority, (uint32_t)interruptsInstanceMap[i].SubPriority);
 8002a90:	789a      	ldrb	r2, [r3, #2]
 8002a92:	7859      	ldrb	r1, [r3, #1]
 8002a94:	f7fd fc20 	bl	80002d8 <HAL_NVIC_SetPriority>
 8002a98:	3404      	adds	r4, #4
	for(i = 0; i < NUM_OF_IRQS; i++)
 8002a9a:	2c0c      	cmp	r4, #12
 8002a9c:	d1f2      	bne.n	8002a84 <interruptsInit+0x4>
		}
	}

}
 8002a9e:	bd10      	pop	{r4, pc}
 8002aa0:	20000004 	.word	0x20000004

08002aa4 <interruptsStart>:

void interruptsStart( void )
{
 8002aa4:	b510      	push	{r4, lr}
 8002aa6:	2400      	movs	r4, #0
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (interruptsInstanceMap[i].State == IRQ_ENABLE)
 8002aa8:	4b07      	ldr	r3, [pc, #28]	; (8002ac8 <interruptsStart+0x24>)
 8002aaa:	18e3      	adds	r3, r4, r3
 8002aac:	78da      	ldrb	r2, [r3, #3]
 8002aae:	2a01      	cmp	r2, #1
 8002ab0:	d105      	bne.n	8002abe <interruptsStart+0x1a>
		{
			if (IS_NVIC_DEVICE_IRQ(interruptsInstanceMap[i].IRQn))
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	5618      	ldrsb	r0, [r3, r0]
 8002ab6:	2800      	cmp	r0, #0
 8002ab8:	db01      	blt.n	8002abe <interruptsStart+0x1a>
			{
				HAL_NVIC_EnableIRQ(interruptsInstanceMap[i].IRQn);
 8002aba:	f7fd fc3d 	bl	8000338 <HAL_NVIC_EnableIRQ>
 8002abe:	3404      	adds	r4, #4
	for(i = 0; i < NUM_OF_IRQS; i++)
 8002ac0:	2c0c      	cmp	r4, #12
 8002ac2:	d1f1      	bne.n	8002aa8 <interruptsStart+0x4>
			}

		}
	}

}
 8002ac4:	bd10      	pop	{r4, pc}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	20000004 	.word	0x20000004

08002acc <HAL_UART1_IRQ>:
//		/* IRQ_B1			*/	{EXTI0_1_IRQn		,	IRQ_PRIORITY_1	 ,	IRQ_SUBPRIORITY_0,		IRQ_ENABLE	},
};


void HAL_UART1_IRQ(void)
{
 8002acc:	b510      	push	{r4, lr}
#ifdef IS_IRDA1
	irdaInterruptHandler(IRDA1);
 8002ace:	2000      	movs	r0, #0
 8002ad0:	f7ff feba 	bl	8002848 <irdaInterruptHandler>
#endif
}
 8002ad4:	bd10      	pop	{r4, pc}

08002ad6 <HAL_UART2_IRQ>:

void HAL_UART2_IRQ(void)
{
 8002ad6:	b510      	push	{r4, lr}
#ifdef IS_UART2
	uartInterruptHandler(UART_2);
 8002ad8:	2000      	movs	r0, #0
 8002ada:	f7ff ff41 	bl	8002960 <uartInterruptHandler>
#endif
}
 8002ade:	bd10      	pop	{r4, pc}

08002ae0 <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void)
{
	//buttonInterruptHandler();
}
 8002ae0:	4770      	bx	lr

08002ae2 <CreateFIFO>:

void CreateFIFO(CircularBuffer* buffer, uint8_t* bufferPtr, uint16_t size)
{
	buffer->bufferPtr = bufferPtr;
	buffer->bufferLen = size;
	buffer->rxPtr = 0;
 8002ae2:	2300      	movs	r3, #0
	buffer->bufferPtr = bufferPtr;
 8002ae4:	6041      	str	r1, [r0, #4]
	buffer->bufferLen = size;
 8002ae6:	8102      	strh	r2, [r0, #8]
	buffer->rxPtr = 0;
 8002ae8:	8003      	strh	r3, [r0, #0]
	buffer->txPtr = 0;
 8002aea:	8043      	strh	r3, [r0, #2]
    buffer->numOfBytes = 0;
 8002aec:	8143      	strh	r3, [r0, #10]
}
 8002aee:	4770      	bx	lr

08002af0 <AddFIFOByte>:
 *  @return:      None.
 *
 *  */

void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
 8002af0:	b510      	push	{r4, lr}
 8002af2:	0004      	movs	r4, r0
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
 8002af4:	8843      	ldrh	r3, [r0, #2]
 8002af6:	6842      	ldr	r2, [r0, #4]
 8002af8:	54d1      	strb	r1, [r2, r3]
    buffer->numOfBytes++;
 8002afa:	8943      	ldrh	r3, [r0, #10]
 8002afc:	3301      	adds	r3, #1
 8002afe:	8143      	strh	r3, [r0, #10]
    buffer->txPtr++;
 8002b00:	8840      	ldrh	r0, [r0, #2]
    buffer->txPtr %= buffer->bufferLen;
 8002b02:	8921      	ldrh	r1, [r4, #8]
    buffer->txPtr++;
 8002b04:	3001      	adds	r0, #1
    buffer->txPtr %= buffer->bufferLen;
 8002b06:	b280      	uxth	r0, r0
 8002b08:	f7fd fba0 	bl	800024c <__aeabi_uidivmod>
 8002b0c:	8061      	strh	r1, [r4, #2]
	//interruptsEnable();
}
 8002b0e:	bd10      	pop	{r4, pc}

08002b10 <GetFIFOFreeBytes>:
 *
 *  */

uint16_t GetFIFOFreeBytes(CircularBuffer* buffer)
{
    return (buffer->bufferLen)-(buffer->numOfBytes);
 8002b10:	8903      	ldrh	r3, [r0, #8]
 8002b12:	8940      	ldrh	r0, [r0, #10]
 8002b14:	1a18      	subs	r0, r3, r0
 8002b16:	b280      	uxth	r0, r0
}
 8002b18:	4770      	bx	lr

08002b1a <initString>:
void initString(char * buffer, uint8_t length)
{
	uint8_t i;
	for(i=0;i<length;i++)
	{
		buffer[i] = 0;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	1841      	adds	r1, r0, r1
	for(i=0;i<length;i++)
 8002b1e:	4288      	cmp	r0, r1
 8002b20:	d100      	bne.n	8002b24 <initString+0xa>
	}
}
 8002b22:	4770      	bx	lr
		buffer[i] = 0;
 8002b24:	7003      	strb	r3, [r0, #0]
 8002b26:	3001      	adds	r0, #1
 8002b28:	e7f9      	b.n	8002b1e <initString+0x4>

08002b2a <main>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "Drone_App.h"

int main(void)
{
 8002b2a:	b510      	push	{r4, lr}

	systemInit();
 8002b2c:	f7ff fdda 	bl	80026e4 <systemInit>
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */
  //pbq = xQueueCreate(10, sizeof(int));

	taskCreation();
 8002b30:	f7ff fd7a 	bl	8002628 <taskCreation>

    /* Start the RTOS Scheduler */
    vTaskStartScheduler();
 8002b34:	f7ff fad6 	bl	80020e4 <vTaskStartScheduler>
 8002b38:	e7fe      	b.n	8002b38 <main+0xe>
	...

08002b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b3c:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b3e:	2001      	movs	r0, #1
 8002b40:	4a0c      	ldr	r2, [pc, #48]	; (8002b74 <HAL_MspInit+0x38>)
 8002b42:	6991      	ldr	r1, [r2, #24]
 8002b44:	4301      	orrs	r1, r0
 8002b46:	6191      	str	r1, [r2, #24]
 8002b48:	6993      	ldr	r3, [r2, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8002b4a:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b4c:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8002b4e:	0011      	movs	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b50:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8002b52:	3806      	subs	r0, #6
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b54:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8002b56:	f7fd fbbf 	bl	80002d8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002b5a:	2002      	movs	r0, #2
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2103      	movs	r1, #3
 8002b60:	4240      	negs	r0, r0
 8002b62:	f7fd fbb9 	bl	80002d8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8002b66:	2001      	movs	r0, #1
 8002b68:	2200      	movs	r2, #0
 8002b6a:	2103      	movs	r1, #3
 8002b6c:	4240      	negs	r0, r0
 8002b6e:	f7fd fbb3 	bl	80002d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b72:	bd07      	pop	{r0, r1, r2, pc}
 8002b74:	40021000 	.word	0x40021000

08002b78 <HAL_IRDA_MspInit>:
  }

}

void HAL_IRDA_MspInit(IRDA_HandleTypeDef* hirda)
{
 8002b78:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hirda->Instance==USART1)
 8002b7a:	4b10      	ldr	r3, [pc, #64]	; (8002bbc <HAL_IRDA_MspInit+0x44>)
 8002b7c:	6802      	ldr	r2, [r0, #0]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d119      	bne.n	8002bb6 <HAL_IRDA_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b82:	2080      	movs	r0, #128	; 0x80
 8002b84:	4a0e      	ldr	r2, [pc, #56]	; (8002bc0 <HAL_IRDA_MspInit+0x48>)
 8002b86:	01c0      	lsls	r0, r0, #7
 8002b88:	6991      	ldr	r1, [r2, #24]
 8002b8a:	4301      	orrs	r1, r0
 8002b8c:	6191      	str	r1, [r2, #24]
 8002b8e:	6993      	ldr	r3, [r2, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b90:	a901      	add	r1, sp, #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b92:	4003      	ands	r3, r0
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002b98:	23c0      	movs	r3, #192	; 0xc0
 8002b9a:	00db      	lsls	r3, r3, #3
 8002b9c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba2:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba4:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ba8:	3303      	adds	r3, #3
 8002baa:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bac:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002bae:	3b02      	subs	r3, #2
 8002bb0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb2:	f7fd fc17 	bl	80003e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002bb6:	b007      	add	sp, #28
 8002bb8:	bd00      	pop	{pc}
 8002bba:	46c0      	nop			; (mov r8, r8)
 8002bbc:	40013800 	.word	0x40013800
 8002bc0:	40021000 	.word	0x40021000

08002bc4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bc4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8002bc6:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <HAL_UART_MspInit+0x58>)
 8002bc8:	6802      	ldr	r2, [r0, #0]
{
 8002bca:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d122      	bne.n	8002c16 <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bd0:	2080      	movs	r0, #128	; 0x80
 8002bd2:	4a13      	ldr	r2, [pc, #76]	; (8002c20 <HAL_UART_MspInit+0x5c>)
 8002bd4:	0280      	lsls	r0, r0, #10
 8002bd6:	69d1      	ldr	r1, [r2, #28]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002bd8:	2503      	movs	r5, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bda:	4301      	orrs	r1, r0
 8002bdc:	61d1      	str	r1, [r2, #28]
 8002bde:	69d3      	ldr	r3, [r2, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002be0:	2401      	movs	r4, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 8002be2:	4003      	ands	r3, r0
 8002be4:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be6:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_ENABLE();
 8002be8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bea:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bec:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bee:	a901      	add	r1, sp, #4
 8002bf0:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002bf4:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf6:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bf8:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002bfa:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bfc:	f7fd fbf2 	bl	80003e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c00:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c02:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c04:	a901      	add	r1, sp, #4
 8002c06:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c08:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c0a:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c0c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c0e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002c10:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c12:	f7fd fbe7 	bl	80003e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c16:	b006      	add	sp, #24
 8002c18:	bd70      	pop	{r4, r5, r6, pc}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	40004400 	.word	0x40004400
 8002c20:	40021000 	.word	0x40021000

08002c24 <HAL_IRDA_MspDeInit>:

void HAL_IRDA_MspDeInit(IRDA_HandleTypeDef* hirda)
{

  if(hirda->Instance==USART1)
 8002c24:	4b08      	ldr	r3, [pc, #32]	; (8002c48 <HAL_IRDA_MspDeInit+0x24>)
 8002c26:	6802      	ldr	r2, [r0, #0]
{
 8002c28:	b510      	push	{r4, lr}
  if(hirda->Instance==USART1)
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d10a      	bne.n	8002c44 <HAL_IRDA_MspDeInit+0x20>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002c2e:	4a07      	ldr	r2, [pc, #28]	; (8002c4c <HAL_IRDA_MspDeInit+0x28>)
 8002c30:	4907      	ldr	r1, [pc, #28]	; (8002c50 <HAL_IRDA_MspDeInit+0x2c>)
 8002c32:	6993      	ldr	r3, [r2, #24]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8002c34:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART1_CLK_DISABLE();
 8002c36:	400b      	ands	r3, r1
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8002c38:	21c0      	movs	r1, #192	; 0xc0
    __HAL_RCC_USART1_CLK_DISABLE();
 8002c3a:	6193      	str	r3, [r2, #24]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8002c3c:	00c9      	lsls	r1, r1, #3
 8002c3e:	05c0      	lsls	r0, r0, #23
 8002c40:	f7fd fc80 	bl	8000544 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8002c44:	bd10      	pop	{r4, pc}
 8002c46:	46c0      	nop			; (mov r8, r8)
 8002c48:	40013800 	.word	0x40013800
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	ffffbfff 	.word	0xffffbfff

08002c54 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{

  if(huart->Instance==USART2)
 8002c54:	4b07      	ldr	r3, [pc, #28]	; (8002c74 <HAL_UART_MspDeInit+0x20>)
 8002c56:	6802      	ldr	r2, [r0, #0]
{
 8002c58:	b510      	push	{r4, lr}
  if(huart->Instance==USART2)
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d109      	bne.n	8002c72 <HAL_UART_MspDeInit+0x1e>
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8002c5e:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_DISABLE();
 8002c60:	4a05      	ldr	r2, [pc, #20]	; (8002c78 <HAL_UART_MspDeInit+0x24>)
 8002c62:	4906      	ldr	r1, [pc, #24]	; (8002c7c <HAL_UART_MspDeInit+0x28>)
 8002c64:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8002c66:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_DISABLE();
 8002c68:	400b      	ands	r3, r1
 8002c6a:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8002c6c:	210f      	movs	r1, #15
 8002c6e:	f7fd fc69 	bl	8000544 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8002c72:	bd10      	pop	{r4, pc}
 8002c74:	40004400 	.word	0x40004400
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	fffdffff 	.word	0xfffdffff

08002c80 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002c80:	4770      	bx	lr

08002c82 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002c82:	e7fe      	b.n	8002c82 <HardFault_Handler>

08002c84 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002c84:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c86:	f7fd fb09 	bl	800029c <HAL_IncTick>
  osSystickHandler();
 8002c8a:	f7fe fdec 	bl	8001866 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c8e:	bd10      	pop	{r4, pc}

08002c90 <USART1_IRQHandler>:
/******************************************************************************/

/* USER CODE BEGIN 1 */

void USART1_IRQHandler(void)
{
 8002c90:	b510      	push	{r4, lr}
	HAL_UART1_IRQ();
 8002c92:	f7ff ff1b 	bl	8002acc <HAL_UART1_IRQ>
}
 8002c96:	bd10      	pop	{r4, pc}

08002c98 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002c98:	b510      	push	{r4, lr}
	HAL_UART2_IRQ();
 8002c9a:	f7ff ff1c 	bl	8002ad6 <HAL_UART2_IRQ>
}
 8002c9e:	bd10      	pop	{r4, pc}

08002ca0 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	4b11      	ldr	r3, [pc, #68]	; (8002ce8 <SystemInit+0x48>)

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8002ca4:	4811      	ldr	r0, [pc, #68]	; (8002cec <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	4002      	ands	r2, r0
 8002cb0:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	480e      	ldr	r0, [pc, #56]	; (8002cf0 <SystemInit+0x50>)
 8002cb6:	4002      	ands	r2, r0
 8002cb8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	480d      	ldr	r0, [pc, #52]	; (8002cf4 <SystemInit+0x54>)
 8002cbe:	4002      	ands	r2, r0
 8002cc0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	480c      	ldr	r0, [pc, #48]	; (8002cf8 <SystemInit+0x58>)
 8002cc6:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002cc8:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002cca:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002ccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cce:	4382      	bics	r2, r0
 8002cd0:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8002cd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cd4:	4809      	ldr	r0, [pc, #36]	; (8002cfc <SystemInit+0x5c>)
 8002cd6:	4002      	ands	r2, r0
 8002cd8:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002cda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cdc:	438a      	bics	r2, r1
 8002cde:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	609a      	str	r2, [r3, #8]

}
 8002ce4:	4770      	bx	lr
 8002ce6:	46c0      	nop			; (mov r8, r8)
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	f8ffb80c 	.word	0xf8ffb80c
 8002cf0:	fef6ffff 	.word	0xfef6ffff
 8002cf4:	fffbffff 	.word	0xfffbffff
 8002cf8:	ffc0ffff 	.word	0xffc0ffff
 8002cfc:	fffffeac 	.word	0xfffffeac

08002d00 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d00:	480d      	ldr	r0, [pc, #52]	; (8002d38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d02:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d04:	480d      	ldr	r0, [pc, #52]	; (8002d3c <LoopForever+0x6>)
  ldr r1, =_edata
 8002d06:	490e      	ldr	r1, [pc, #56]	; (8002d40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d08:	4a0e      	ldr	r2, [pc, #56]	; (8002d44 <LoopForever+0xe>)
  movs r3, #0
 8002d0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d0c:	e002      	b.n	8002d14 <LoopCopyDataInit>

08002d0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d12:	3304      	adds	r3, #4

08002d14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d18:	d3f9      	bcc.n	8002d0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d1a:	4a0b      	ldr	r2, [pc, #44]	; (8002d48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d1c:	4c0b      	ldr	r4, [pc, #44]	; (8002d4c <LoopForever+0x16>)
  movs r3, #0
 8002d1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d20:	e001      	b.n	8002d26 <LoopFillZerobss>

08002d22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d24:	3204      	adds	r2, #4

08002d26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d28:	d3fb      	bcc.n	8002d22 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002d2a:	f7ff ffb9 	bl	8002ca0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002d2e:	f000 f811 	bl	8002d54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d32:	f7ff fefa 	bl	8002b2a <main>

08002d36 <LoopForever>:

LoopForever:
    b LoopForever
 8002d36:	e7fe      	b.n	8002d36 <LoopForever>
  ldr   r0, =_estack
 8002d38:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002d3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d40:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002d44:	08002f1c 	.word	0x08002f1c
  ldr r2, =_sbss
 8002d48:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8002d4c:	20001380 	.word	0x20001380

08002d50 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d50:	e7fe      	b.n	8002d50 <ADC1_COMP_IRQHandler>
	...

08002d54 <__libc_init_array>:
 8002d54:	b570      	push	{r4, r5, r6, lr}
 8002d56:	2600      	movs	r6, #0
 8002d58:	4d0c      	ldr	r5, [pc, #48]	; (8002d8c <__libc_init_array+0x38>)
 8002d5a:	4c0d      	ldr	r4, [pc, #52]	; (8002d90 <__libc_init_array+0x3c>)
 8002d5c:	1b64      	subs	r4, r4, r5
 8002d5e:	10a4      	asrs	r4, r4, #2
 8002d60:	42a6      	cmp	r6, r4
 8002d62:	d109      	bne.n	8002d78 <__libc_init_array+0x24>
 8002d64:	2600      	movs	r6, #0
 8002d66:	f000 f82b 	bl	8002dc0 <_init>
 8002d6a:	4d0a      	ldr	r5, [pc, #40]	; (8002d94 <__libc_init_array+0x40>)
 8002d6c:	4c0a      	ldr	r4, [pc, #40]	; (8002d98 <__libc_init_array+0x44>)
 8002d6e:	1b64      	subs	r4, r4, r5
 8002d70:	10a4      	asrs	r4, r4, #2
 8002d72:	42a6      	cmp	r6, r4
 8002d74:	d105      	bne.n	8002d82 <__libc_init_array+0x2e>
 8002d76:	bd70      	pop	{r4, r5, r6, pc}
 8002d78:	00b3      	lsls	r3, r6, #2
 8002d7a:	58eb      	ldr	r3, [r5, r3]
 8002d7c:	4798      	blx	r3
 8002d7e:	3601      	adds	r6, #1
 8002d80:	e7ee      	b.n	8002d60 <__libc_init_array+0xc>
 8002d82:	00b3      	lsls	r3, r6, #2
 8002d84:	58eb      	ldr	r3, [r5, r3]
 8002d86:	4798      	blx	r3
 8002d88:	3601      	adds	r6, #1
 8002d8a:	e7f2      	b.n	8002d72 <__libc_init_array+0x1e>
 8002d8c:	08002f14 	.word	0x08002f14
 8002d90:	08002f14 	.word	0x08002f14
 8002d94:	08002f14 	.word	0x08002f14
 8002d98:	08002f18 	.word	0x08002f18

08002d9c <memcpy>:
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	b510      	push	{r4, lr}
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d100      	bne.n	8002da6 <memcpy+0xa>
 8002da4:	bd10      	pop	{r4, pc}
 8002da6:	5ccc      	ldrb	r4, [r1, r3]
 8002da8:	54c4      	strb	r4, [r0, r3]
 8002daa:	3301      	adds	r3, #1
 8002dac:	e7f8      	b.n	8002da0 <memcpy+0x4>

08002dae <strcpy>:
 8002dae:	1c03      	adds	r3, r0, #0
 8002db0:	780a      	ldrb	r2, [r1, #0]
 8002db2:	3101      	adds	r1, #1
 8002db4:	701a      	strb	r2, [r3, #0]
 8002db6:	3301      	adds	r3, #1
 8002db8:	2a00      	cmp	r2, #0
 8002dba:	d1f9      	bne.n	8002db0 <strcpy+0x2>
 8002dbc:	4770      	bx	lr
	...

08002dc0 <_init>:
 8002dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc2:	46c0      	nop			; (mov r8, r8)
 8002dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dc6:	bc08      	pop	{r3}
 8002dc8:	469e      	mov	lr, r3
 8002dca:	4770      	bx	lr

08002dcc <_fini>:
 8002dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dd2:	bc08      	pop	{r3}
 8002dd4:	469e      	mov	lr, r3
 8002dd6:	4770      	bx	lr
