// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_595_3 (
        ap_clk,
        ap_rst,
        c_fft_col_op_st_V_dout,
        c_fft_col_op_st_V_empty_n,
        c_fft_col_op_st_V_read,
        ctrl1_reg,
        fft_out,
        ctrl1_reg_ap_vld,
        ap_start,
        fft_out_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_clk;
input   ap_rst;
input  [31:0] c_fft_col_op_st_V_dout;
input   c_fft_col_op_st_V_empty_n;
output   c_fft_col_op_st_V_read;
input  [31:0] ctrl1_reg;
output  [127:0] fft_out;
input   ctrl1_reg_ap_vld;
input   ap_start;
output   fft_out_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [31:0] ifmap_CF_M_real_i_q0;
wire   [31:0] ifmap_CF_M_real_i_q1;
wire   [3:0] ifmap_CF_M_real_t_we0;
wire   [31:0] ifmap_CF_M_real_t_q0;
wire   [31:0] ifmap_CF_M_real_t_q1;
wire   [31:0] ifmap_CF_M_imag_i_q0;
wire   [31:0] ifmap_CF_M_imag_i_q1;
wire   [3:0] ifmap_CF_M_imag_t_we0;
wire   [31:0] ifmap_CF_M_imag_t_q0;
wire   [31:0] ifmap_CF_M_imag_t_q1;
wire    ifmap_gen_U0_ap_start;
wire    ifmap_gen_U0_ap_done;
wire    ifmap_gen_U0_ap_continue;
wire    ifmap_gen_U0_ap_idle;
wire    ifmap_gen_U0_ap_ready;
wire    ifmap_gen_U0_c_fft_col_op_st_V_read;
wire   [10:0] ifmap_gen_U0_ifmap_CF_M_real_address0;
wire    ifmap_gen_U0_ifmap_CF_M_real_ce0;
wire   [3:0] ifmap_gen_U0_ifmap_CF_M_real_we0;
wire   [31:0] ifmap_gen_U0_ifmap_CF_M_real_d0;
wire   [10:0] ifmap_gen_U0_ifmap_CF_M_imag_address0;
wire    ifmap_gen_U0_ifmap_CF_M_imag_ce0;
wire   [3:0] ifmap_gen_U0_ifmap_CF_M_imag_we0;
wire   [31:0] ifmap_gen_U0_ifmap_CF_M_imag_d0;
wire   [7:0] ifmap_gen_U0_ap_return;
wire    ap_channel_done_ctrl1_reg_c_channel1;
wire    ctrl1_reg_c_channel1_full_n;
reg    ap_sync_reg_channel_write_ctrl1_reg_c_channel1;
wire    ap_sync_channel_write_ctrl1_reg_c_channel1;
wire    ap_channel_done_ifmap_CF_M_imag;
wire    ifmap_gen_U0_ifmap_CF_M_imag_full_n;
reg    ap_sync_reg_channel_write_ifmap_CF_M_imag;
wire    ap_sync_channel_write_ifmap_CF_M_imag;
wire    ap_channel_done_ifmap_CF_M_real;
wire    ifmap_gen_U0_ifmap_CF_M_real_full_n;
reg    ap_sync_reg_channel_write_ifmap_CF_M_real;
wire    ap_sync_channel_write_ifmap_CF_M_real;
wire    ifmap_vec_write_U0_ap_start;
wire    ifmap_vec_write_U0_ap_done;
wire    ifmap_vec_write_U0_ap_continue;
wire    ifmap_vec_write_U0_ap_idle;
wire    ifmap_vec_write_U0_ap_ready;
wire   [10:0] ifmap_vec_write_U0_ifmap_CF_M_real_address0;
wire    ifmap_vec_write_U0_ifmap_CF_M_real_ce0;
wire   [10:0] ifmap_vec_write_U0_ifmap_CF_M_real_address1;
wire    ifmap_vec_write_U0_ifmap_CF_M_real_ce1;
wire   [10:0] ifmap_vec_write_U0_ifmap_CF_M_imag_address0;
wire    ifmap_vec_write_U0_ifmap_CF_M_imag_ce0;
wire   [10:0] ifmap_vec_write_U0_ifmap_CF_M_imag_address1;
wire    ifmap_vec_write_U0_ifmap_CF_M_imag_ce1;
wire   [127:0] ifmap_vec_write_U0_fft_out;
wire    ifmap_vec_write_U0_fft_out_ap_vld;
wire    ifmap_CF_M_real_i_full_n;
wire    ifmap_CF_M_real_t_empty_n;
wire    ifmap_CF_M_imag_i_full_n;
wire    ifmap_CF_M_imag_t_empty_n;
wire   [7:0] ctrl1_reg_c_channel1_dout;
wire    ctrl1_reg_c_channel1_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_ctrl1_reg_c_channel1 = 1'b0;
#0 ap_sync_reg_channel_write_ifmap_CF_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_ifmap_CF_M_real = 1'b0;
end

Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_595_3_ifmap_CF_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
ifmap_CF_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(ifmap_gen_U0_ifmap_CF_M_real_address0),
    .i_ce0(ifmap_gen_U0_ifmap_CF_M_real_ce0),
    .i_we0(ifmap_gen_U0_ifmap_CF_M_real_we0),
    .i_d0(ifmap_gen_U0_ifmap_CF_M_real_d0),
    .i_q0(ifmap_CF_M_real_i_q0),
    .i_address1(11'd0),
    .i_ce1(1'b0),
    .i_q1(ifmap_CF_M_real_i_q1),
    .t_address0(ifmap_vec_write_U0_ifmap_CF_M_real_address0),
    .t_ce0(ifmap_vec_write_U0_ifmap_CF_M_real_ce0),
    .t_we0(ifmap_CF_M_real_t_we0),
    .t_d0(32'd0),
    .t_q0(ifmap_CF_M_real_t_q0),
    .t_address1(ifmap_vec_write_U0_ifmap_CF_M_real_address1),
    .t_ce1(ifmap_vec_write_U0_ifmap_CF_M_real_ce1),
    .t_q1(ifmap_CF_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ifmap_CF_M_real_i_full_n),
    .i_write(ap_channel_done_ifmap_CF_M_real),
    .t_empty_n(ifmap_CF_M_real_t_empty_n),
    .t_read(ifmap_vec_write_U0_ap_ready)
);

Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_595_3_ifmap_CF_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
ifmap_CF_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(ifmap_gen_U0_ifmap_CF_M_imag_address0),
    .i_ce0(ifmap_gen_U0_ifmap_CF_M_imag_ce0),
    .i_we0(ifmap_gen_U0_ifmap_CF_M_imag_we0),
    .i_d0(ifmap_gen_U0_ifmap_CF_M_imag_d0),
    .i_q0(ifmap_CF_M_imag_i_q0),
    .i_address1(11'd0),
    .i_ce1(1'b0),
    .i_q1(ifmap_CF_M_imag_i_q1),
    .t_address0(ifmap_vec_write_U0_ifmap_CF_M_imag_address0),
    .t_ce0(ifmap_vec_write_U0_ifmap_CF_M_imag_ce0),
    .t_we0(ifmap_CF_M_imag_t_we0),
    .t_d0(32'd0),
    .t_q0(ifmap_CF_M_imag_t_q0),
    .t_address1(ifmap_vec_write_U0_ifmap_CF_M_imag_address1),
    .t_ce1(ifmap_vec_write_U0_ifmap_CF_M_imag_ce1),
    .t_q1(ifmap_CF_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ifmap_CF_M_imag_i_full_n),
    .i_write(ap_channel_done_ifmap_CF_M_imag),
    .t_empty_n(ifmap_CF_M_imag_t_empty_n),
    .t_read(ifmap_vec_write_U0_ap_ready)
);

Mem_patch_Wr_ifmap_gen ifmap_gen_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ifmap_gen_U0_ap_start),
    .ap_done(ifmap_gen_U0_ap_done),
    .ap_continue(ifmap_gen_U0_ap_continue),
    .ap_idle(ifmap_gen_U0_ap_idle),
    .ap_ready(ifmap_gen_U0_ap_ready),
    .c_fft_col_op_st_V_dout(c_fft_col_op_st_V_dout),
    .c_fft_col_op_st_V_empty_n(c_fft_col_op_st_V_empty_n),
    .c_fft_col_op_st_V_read(ifmap_gen_U0_c_fft_col_op_st_V_read),
    .ifmap_CF_M_real_address0(ifmap_gen_U0_ifmap_CF_M_real_address0),
    .ifmap_CF_M_real_ce0(ifmap_gen_U0_ifmap_CF_M_real_ce0),
    .ifmap_CF_M_real_we0(ifmap_gen_U0_ifmap_CF_M_real_we0),
    .ifmap_CF_M_real_d0(ifmap_gen_U0_ifmap_CF_M_real_d0),
    .ifmap_CF_M_imag_address0(ifmap_gen_U0_ifmap_CF_M_imag_address0),
    .ifmap_CF_M_imag_ce0(ifmap_gen_U0_ifmap_CF_M_imag_ce0),
    .ifmap_CF_M_imag_we0(ifmap_gen_U0_ifmap_CF_M_imag_we0),
    .ifmap_CF_M_imag_d0(ifmap_gen_U0_ifmap_CF_M_imag_d0),
    .ctrl1_reg(ctrl1_reg),
    .ap_return(ifmap_gen_U0_ap_return)
);

Mem_patch_Wr_ifmap_vec_write ifmap_vec_write_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ifmap_vec_write_U0_ap_start),
    .ap_done(ifmap_vec_write_U0_ap_done),
    .ap_continue(ifmap_vec_write_U0_ap_continue),
    .ap_idle(ifmap_vec_write_U0_ap_idle),
    .ap_ready(ifmap_vec_write_U0_ap_ready),
    .ifmap_CF_M_real_address0(ifmap_vec_write_U0_ifmap_CF_M_real_address0),
    .ifmap_CF_M_real_ce0(ifmap_vec_write_U0_ifmap_CF_M_real_ce0),
    .ifmap_CF_M_real_q0(ifmap_CF_M_real_t_q0),
    .ifmap_CF_M_real_address1(ifmap_vec_write_U0_ifmap_CF_M_real_address1),
    .ifmap_CF_M_real_ce1(ifmap_vec_write_U0_ifmap_CF_M_real_ce1),
    .ifmap_CF_M_real_q1(ifmap_CF_M_real_t_q1),
    .ifmap_CF_M_imag_address0(ifmap_vec_write_U0_ifmap_CF_M_imag_address0),
    .ifmap_CF_M_imag_ce0(ifmap_vec_write_U0_ifmap_CF_M_imag_ce0),
    .ifmap_CF_M_imag_q0(ifmap_CF_M_imag_t_q0),
    .ifmap_CF_M_imag_address1(ifmap_vec_write_U0_ifmap_CF_M_imag_address1),
    .ifmap_CF_M_imag_ce1(ifmap_vec_write_U0_ifmap_CF_M_imag_ce1),
    .ifmap_CF_M_imag_q1(ifmap_CF_M_imag_t_q1),
    .fft_out(ifmap_vec_write_U0_fft_out),
    .fft_out_ap_vld(ifmap_vec_write_U0_fft_out_ap_vld),
    .p_read(ctrl1_reg_c_channel1_dout)
);

Mem_patch_Wr_fifo_w8_d2_S ctrl1_reg_c_channel1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ifmap_gen_U0_ap_return),
    .if_full_n(ctrl1_reg_c_channel1_full_n),
    .if_write(ap_channel_done_ctrl1_reg_c_channel1),
    .if_dout(ctrl1_reg_c_channel1_dout),
    .if_empty_n(ctrl1_reg_c_channel1_empty_n),
    .if_read(ifmap_vec_write_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ctrl1_reg_c_channel1 <= 1'b0;
    end else begin
        if (((ifmap_gen_U0_ap_done & ifmap_gen_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ctrl1_reg_c_channel1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ctrl1_reg_c_channel1 <= ap_sync_channel_write_ctrl1_reg_c_channel1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ifmap_CF_M_imag <= 1'b0;
    end else begin
        if (((ifmap_gen_U0_ap_done & ifmap_gen_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ifmap_CF_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ifmap_CF_M_imag <= ap_sync_channel_write_ifmap_CF_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ifmap_CF_M_real <= 1'b0;
    end else begin
        if (((ifmap_gen_U0_ap_done & ifmap_gen_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ifmap_CF_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ifmap_CF_M_real <= ap_sync_channel_write_ifmap_CF_M_real;
        end
    end
end

assign ap_channel_done_ctrl1_reg_c_channel1 = (ifmap_gen_U0_ap_done & (ap_sync_reg_channel_write_ctrl1_reg_c_channel1 ^ 1'b1));

assign ap_channel_done_ifmap_CF_M_imag = (ifmap_gen_U0_ap_done & (ap_sync_reg_channel_write_ifmap_CF_M_imag ^ 1'b1));

assign ap_channel_done_ifmap_CF_M_real = (ifmap_gen_U0_ap_done & (ap_sync_reg_channel_write_ifmap_CF_M_real ^ 1'b1));

assign ap_done = ifmap_vec_write_U0_ap_done;

assign ap_idle = (ifmap_vec_write_U0_ap_idle & ifmap_gen_U0_ap_idle & (ctrl1_reg_c_channel1_empty_n ^ 1'b1) & (ifmap_CF_M_imag_t_empty_n ^ 1'b1) & (ifmap_CF_M_real_t_empty_n ^ 1'b1));

assign ap_ready = ifmap_gen_U0_ap_ready;

assign ap_sync_channel_write_ctrl1_reg_c_channel1 = ((ctrl1_reg_c_channel1_full_n & ap_channel_done_ctrl1_reg_c_channel1) | ap_sync_reg_channel_write_ctrl1_reg_c_channel1);

assign ap_sync_channel_write_ifmap_CF_M_imag = ((ifmap_gen_U0_ifmap_CF_M_imag_full_n & ap_channel_done_ifmap_CF_M_imag) | ap_sync_reg_channel_write_ifmap_CF_M_imag);

assign ap_sync_channel_write_ifmap_CF_M_real = ((ifmap_gen_U0_ifmap_CF_M_real_full_n & ap_channel_done_ifmap_CF_M_real) | ap_sync_reg_channel_write_ifmap_CF_M_real);

assign c_fft_col_op_st_V_read = ifmap_gen_U0_c_fft_col_op_st_V_read;

assign fft_out = ifmap_vec_write_U0_fft_out;

assign fft_out_ap_vld = ifmap_vec_write_U0_fft_out_ap_vld;

assign ifmap_CF_M_imag_t_we0 = 1'b0;

assign ifmap_CF_M_real_t_we0 = 1'b0;

assign ifmap_gen_U0_ap_continue = (ap_sync_channel_write_ifmap_CF_M_real & ap_sync_channel_write_ifmap_CF_M_imag & ap_sync_channel_write_ctrl1_reg_c_channel1);

assign ifmap_gen_U0_ap_start = ap_start;

assign ifmap_gen_U0_ifmap_CF_M_imag_full_n = ifmap_CF_M_imag_i_full_n;

assign ifmap_gen_U0_ifmap_CF_M_real_full_n = ifmap_CF_M_real_i_full_n;

assign ifmap_vec_write_U0_ap_continue = ap_continue;

assign ifmap_vec_write_U0_ap_start = (ifmap_CF_M_real_t_empty_n & ifmap_CF_M_imag_t_empty_n & ctrl1_reg_c_channel1_empty_n);

endmodule //Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_595_3
