// Seed: 801758173
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output wire  id_5,
    input  wire  id_6,
    output wand  id_7
);
  wire id_9;
  tri  id_10 = 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri id_3,
    input wand id_4,
    input supply0 id_5,
    input wand id_6,
    output logic id_7,
    input wire id_8,
    input wire id_9
);
  module_0(
      id_1, id_6, id_5, id_9, id_5, id_0, id_1, id_2
  );
  always id_7 <= 1;
endmodule
