INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'alberto.giusti' on host 'NAGS21' (Linux_x86_64 version 3.10.0-1062.12.1.el7.x86_64) on Thu Jun 11 17:42:09 CEST 2020
INFO: [HLS 200-10] On os "CentOS Linux release 7.7.1908 (Core)"
INFO: [HLS 200-10] In directory '/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1'
Sourcing Tcl script '/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/cosim.tcl'
INFO: [HLS 200-10] Opening project '/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint'.
INFO: [HLS 200-10] Opening solution '/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'gmem1' has a depth of '15'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem0' has a depth of '15'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling bench.cpp_pre.cpp.tb.cpp
   Compiling incircle.cpp_pre.cpp.tb.cpp
   Compiling apatb_accel_in_circle.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
6.75 7.65 6.10 0.72 2.76 6.32 9.20 6.49 
0.73 3.81 0.26 8.48 8.60 1.98 4.10 0.20 
0.20 2.26 8.28 4.86 4.14 0.05 6.79 3.73 
3.31 4.60 3.83 8.73 0.52 9.67 3.46 7.27 
0.84 3.08 7.99 3.61 9.40 0.71 0.10 3.65 
4.53 0.37 2.13 6.65 2.35 6.23 0.37 6.07 
2.01 8.65 0.93 6.15 2.22 7.73 9.88 5.53 
5.85 7.23 4.27 9.89 0.42 7.73 7.16 1.27 
4.33 8.68 4.88 3.73 9.39 8.50 0.90 7.44 
8.87 3.03 7.61 4.74 2.78 7.98 4.33 4.79 
6.63 5.27 0.94 8.86 6.52 4.34 7.91 5.89 
1.58 2.18 5.78 5.52 3.43 6.46 6.79 7.76 
5.14 5.19 5.01 8.06 3.70 5.91 5.50 6.09 
2.46 3.12 4.36 5.24 4.62 8.69 0.03 4.78 
3.96 0.97 7.16 4.00 5.32 5.07 9.89 0.42 
7.26 5.67 5.94 4.21 2.14 6.26 1.98 0.80 
1.45 0.51 8.86 8.67 9.95 4.37 4.77 2.41 
1.01 2.65 1.18 5.63 1.34 1.21 0.41 8.83 
5.71 7.57 6.35 4.55 2.65 6.25 4.97 3.43 
5.44 4.43 7.64 1.10 0.69 3.14 1.91 2.15 
7.18 0.77 4.34 0.65 8.66 2.63 3.06 3.19 
5.28 7.76 8.83 0.15 2.50 2.76 8.98 8.21 
0.34 8.85 2.76 6.51 5.10 1.25 3.46 4.07 
5.68 1.10 5.17 9.90 4.25 7.08 5.57 4.95 
1.38 9.91 5.60 3.56 2.55 2.18 6.76 1.35 
9.95 9.11 1.50 2.45 1.87 4.00 4.18 5.73 
2.86 6.94 5.76 1.48 1.71 9.22 5.55 0.91 
0.33 0.73 4.33 8.10 1.33 9.90 3.05 6.23 
3.34 2.17 9.80 5.89 4.35 0.08 7.24 4.30 
9.19 2.27 0.27 4.58 6.27 4.45 0.32 9.13 
6.75 7.65 6.10 0.72 2.76 6.32 9.20 6.49  -> -1
0.73 3.81 0.26 8.48 8.60 1.98 4.10 0.20  -> -1
0.20 2.26 8.28 4.86 4.14 0.05 6.79 3.73  -> 2
3.31 4.60 3.83 8.73 0.52 9.67 3.46 7.27  -> -1
0.84 3.08 7.99 3.61 9.40 0.71 0.10 3.65  -> -1
4.53 0.37 2.13 6.65 2.35 6.23 0.37 6.07  -> 5
2.01 8.65 0.93 6.15 2.22 7.73 9.88 5.53  -> 6
5.85 7.23 4.27 9.89 0.42 7.73 7.16 1.27  -> 7
4.33 8.68 4.88 3.73 9.39 8.50 0.90 7.44  -> 8
8.87 3.03 7.61 4.74 2.78 7.98 4.33 4.79  -> -1
6.63 5.27 0.94 8.86 6.52 4.34 7.91 5.89  -> 10
1.58 2.18 5.78 5.52 3.43 6.46 6.79 7.76  -> 11
5.14 5.19 5.01 8.06 3.70 5.91 5.50 6.09  -> -1
2.46 3.12 4.36 5.24 4.62 8.69 0.03 4.78  -> -1
3.96 0.97 7.16 4.00 5.32 5.07 9.89 0.42  -> 14
7.26 5.67 5.94 4.21 2.14 6.26 1.98 0.80  -> -1
1.45 0.51 8.86 8.67 9.95 4.37 4.77 2.41  -> 16
1.01 2.65 1.18 5.63 1.34 1.21 0.41 8.83  -> -1
5.71 7.57 6.35 4.55 2.65 6.25 4.97 3.43  -> -1
5.44 4.43 7.64 1.10 0.69 3.14 1.91 2.15  -> 19
7.18 0.77 4.34 0.65 8.66 2.63 3.06 3.19  -> 20
5.28 7.76 8.83 0.15 2.50 2.76 8.98 8.21  -> -1
0.34 8.85 2.76 6.51 5.10 1.25 3.46 4.07  -> 22
5.68 1.10 5.17 9.90 4.25 7.08 5.57 4.95  -> -1
1.38 9.91 5.60 3.56 2.55 2.18 6.76 1.35  -> -1
9.95 9.11 1.50 2.45 1.87 4.00 4.18 5.73  -> 25
2.86 6.94 5.76 1.48 1.71 9.22 5.55 0.91  -> 26
0.33 0.73 4.33 8.10 1.33 9.90 3.05 6.23  -> -1
3.34 2.17 9.80 5.89 4.35 0.08 7.24 4.30  -> 28
9.19 2.27 0.27 4.58 6.27 4.45 0.32 9.13  -> -1
-1 -1
-1 -1
 2  2
-1 -1
-1 -1
 5  5
 6  6
 7  7
 8  8
-1 -1
10 10
11 11
-1 -1
-1 -1
14 14
-1 -1
16 16
-1 -1
-1 -1
19 19
20 20
-1 -1
22 22
-1 -1
-1 -1
25 25
26 26
-1 -1
28 28
-1 -1
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_accel_in_circle_top glbl -prj accel_in_circle.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s accel_in_circle 
Multi-threading is on. Using 38 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_accel_in_circle_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_fcmp_32ns_32ns_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_fcmp_32ns_32ns_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module accel_in_circle_accel_in_circle_gmem0_m_axi_write
INFO: [VRFC 10-163] Analyzing VHDL file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fmul_0_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'accel_in_circle_accel_in_circle_ap_fmul_0_max_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'accel_in_circle_accel_in_circle_ap_fcmp_0_no_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fmul_0_max_dsp_32.vhd:195]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fcmp_0_no_dsp_32.vhd:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg
Compiling package floating_point_v7_1_9.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_9.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_arch of entity xil_defaultlib.accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32 [accel_in_circle_accel_in_circle_...]
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_arch of entity xil_defaultlib.accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32 [accel_in_circle_accel_in_circle_...]
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_9.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_9.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture accel_in_circle_accel_in_circle_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.accel_in_circle_accel_in_circle_ap_fmul_0_max_dsp_32 [accel_in_circle_accel_in_circle_...]
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_9.fp_cmp [\fp_cmp(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture accel_in_circle_accel_in_circle_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.accel_in_circle_accel_in_circle_ap_fcmp_0_no_dsp_32 [accel_in_circle_accel_in_circle_...]
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle_...
Compiling module xil_defaultlib.accel_in_circle_accel_in_circle
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.apatb_accel_in_circle_top
Compiling module work.glbl
Built simulation snapshot accel_in_circle

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/xsim.dir/accel_in_circle/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/xsim.dir/accel_in_circle/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 11 17:43:55 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 11 17:43:55 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/accel_in_circle/xsim_script.tcl
# xsim {accel_in_circle} -autoloadwcfg -tclbatch {accel_in_circle.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source accel_in_circle.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U1/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U2/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U3/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U4/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U5/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U6/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U7/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U8/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U9/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U10/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U11/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U12/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U13/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U14/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U15/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U16/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U17/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U18/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U19/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U20/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U21/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U22/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U23/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U24/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U25/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U26/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U27/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U28/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "1175000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1215 ns : File "/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle.autotb.v" Line 584
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jun 11 17:44:17 2020...
INFO: [COSIM 212-316] Starting C post checking ...
6.75 7.65 6.10 0.72 2.76 6.32 9.20 6.49 
0.73 3.81 0.26 8.48 8.60 1.98 4.10 0.20 
0.20 2.26 8.28 4.86 4.14 0.05 6.79 3.73 
3.31 4.60 3.83 8.73 0.52 9.67 3.46 7.27 
0.84 3.08 7.99 3.61 9.40 0.71 0.10 3.65 
4.53 0.37 2.13 6.65 2.35 6.23 0.37 6.07 
2.01 8.65 0.93 6.15 2.22 7.73 9.88 5.53 
5.85 7.23 4.27 9.89 0.42 7.73 7.16 1.27 
4.33 8.68 4.88 3.73 9.39 8.50 0.90 7.44 
8.87 3.03 7.61 4.74 2.78 7.98 4.33 4.79 
6.63 5.27 0.94 8.86 6.52 4.34 7.91 5.89 
1.58 2.18 5.78 5.52 3.43 6.46 6.79 7.76 
5.14 5.19 5.01 8.06 3.70 5.91 5.50 6.09 
2.46 3.12 4.36 5.24 4.62 8.69 0.03 4.78 
3.96 0.97 7.16 4.00 5.32 5.07 9.89 0.42 
7.26 5.67 5.94 4.21 2.14 6.26 1.98 0.80 
1.45 0.51 8.86 8.67 9.95 4.37 4.77 2.41 
1.01 2.65 1.18 5.63 1.34 1.21 0.41 8.83 
5.71 7.57 6.35 4.55 2.65 6.25 4.97 3.43 
5.44 4.43 7.64 1.10 0.69 3.14 1.91 2.15 
7.18 0.77 4.34 0.65 8.66 2.63 3.06 3.19 
5.28 7.76 8.83 0.15 2.50 2.76 8.98 8.21 
0.34 8.85 2.76 6.51 5.10 1.25 3.46 4.07 
5.68 1.10 5.17 9.90 4.25 7.08 5.57 4.95 
1.38 9.91 5.60 3.56 2.55 2.18 6.76 1.35 
9.95 9.11 1.50 2.45 1.87 4.00 4.18 5.73 
2.86 6.94 5.76 1.48 1.71 9.22 5.55 0.91 
0.33 0.73 4.33 8.10 1.33 9.90 3.05 6.23 
3.34 2.17 9.80 5.89 4.35 0.08 7.24 4.30 
9.19 2.27 0.27 4.58 6.27 4.45 0.32 9.13 
6.75 7.65 6.10 0.72 2.76 6.32 9.20 6.49  -> -1
0.73 3.81 0.26 8.48 8.60 1.98 4.10 0.20  -> -1
0.20 2.26 8.28 4.86 4.14 0.05 6.79 3.73  -> 2
3.31 4.60 3.83 8.73 0.52 9.67 3.46 7.27  -> -1
0.84 3.08 7.99 3.61 9.40 0.71 0.10 3.65  -> -1
4.53 0.37 2.13 6.65 2.35 6.23 0.37 6.07  -> 5
2.01 8.65 0.93 6.15 2.22 7.73 9.88 5.53  -> 6
5.85 7.23 4.27 9.89 0.42 7.73 7.16 1.27  -> 7
4.33 8.68 4.88 3.73 9.39 8.50 0.90 7.44  -> 8
8.87 3.03 7.61 4.74 2.78 7.98 4.33 4.79  -> -1
6.63 5.27 0.94 8.86 6.52 4.34 7.91 5.89  -> 10
1.58 2.18 5.78 5.52 3.43 6.46 6.79 7.76  -> 11
5.14 5.19 5.01 8.06 3.70 5.91 5.50 6.09  -> -1
2.46 3.12 4.36 5.24 4.62 8.69 0.03 4.78  -> -1
3.96 0.97 7.16 4.00 5.32 5.07 9.89 0.42  -> 14
7.26 5.67 5.94 4.21 2.14 6.26 1.98 0.80  -> -1
1.45 0.51 8.86 8.67 9.95 4.37 4.77 2.41  -> 16
1.01 2.65 1.18 5.63 1.34 1.21 0.41 8.83  -> -1
5.71 7.57 6.35 4.55 2.65 6.25 4.97 3.43  -> -1
5.44 4.43 7.64 1.10 0.69 3.14 1.91 2.15  -> 19
7.18 0.77 4.34 0.65 8.66 2.63 3.06 3.19  -> 20
5.28 7.76 8.83 0.15 2.50 2.76 8.98 8.21  -> -1
0.34 8.85 2.76 6.51 5.10 1.25 3.46 4.07  -> 22
5.68 1.10 5.17 9.90 4.25 7.08 5.57 4.95  -> -1
1.38 9.91 5.60 3.56 2.55 2.18 6.76 1.35  -> -1
9.95 9.11 1.50 2.45 1.87 4.00 4.18 5.73  -> 25
2.86 6.94 5.76 1.48 1.71 9.22 5.55 0.91  -> 26
0.33 0.73 4.33 8.10 1.33 9.90 3.05 6.23  -> -1
3.34 2.17 9.80 5.89 4.35 0.08 7.24 4.30  -> 28
9.19 2.27 0.27 4.58 6.27 4.45 0.32 9.13  -> -1
-1 -1
-1 -1
 2  2
-1 -1
-1 -1
 5  5
 6  6
 7  7
 8  8
-1 -1
10 10
11 11
-1 -1
-1 -1
14 14
-1 -1
16 16
-1 -1
-1 -1
19 19
20 20
-1 -1
22 22
-1 -1
-1 -1
25 25
26 26
-1 -1
28 28
-1 -1
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
