---
permalink: /pages/experience/
title: "Research Experience"
excerpt: "Research Experience"
author_profile: true
redirect_from: 
  - /experience/
  - /experience.html
---

## Research Assistantship

### Visualization and Data Analytics Lab ([ViDA](https://vida.engineering.nyu.edu/)), NYU, New York, USA

  * <span style="font-weight:500">Building an intelligent modular sports tracking system</span>
	- High-speed cameras for tracking players and the ball
	- Precise audio/video synchronization for game events detection
	- Edge processing with Nvidia Jetson

  * <span style="font-weight:500">Designed a novel subsurface light scattering acquisition device</span>
	- Based on custom light field camera
	- Capable of measuring up to 3 mm of anisotropic subsurface scattering
	- [Paper](/publication/bssrdf/) published at International Symposium on Electronic Imaging 2020 and patent filed

### Center for Urban Science + Progress ([CUSP](https://cusp.nyu.edu/)), NYU, New York, USA

  * <span style="font-weight:500">Developing Reconfigurable Environmental Intelligence Platform (REIP)</span>
	- Sensors network with edge processing for in situ insight generation
	- Supported by NSF Award [1828576](https://www.nsf.gov/awardsearch/showAward?AWD_ID=1828576)
	- Based on Nvidia Jetson

## Internships

### Laboratoire de Physique Nucléaire et de Hautes Energies ([LPNHE](https://lpnhe.in2p3.fr/)), UPMC, Paris, France

  * <span style="font-weight:500">Development of a pixel sensor based telescope</span>
	  * Implemented an FPGA based readout system for [FE-I4](http://icwiki.physik.uni-bonn.de/twiki/bin/view/Systems/UsbPix) pixel sensors
	  * Evaluated performance of the system at test-beam in CERN
	  * Designed an algorithm for optimization of track patterns of charged particles
	  
  * <span style="font-weight:500">Advanced testing of the Associative Memory chip (AMchip)</span>
	  * Improved test-bench developed during previous internship
	  * Established 2 Gbps serial links for full emulation of AMchip's working environment
	  * Added support of overclocking and power consumption measurements
	  
  * <span style="font-weight:500">Evaluation of the Associative Memory chip for ATLAS Fast TracKer ([FTK](http://atlasftk.uchicago.edu/))</span>
	  * Developed an FPGA based test-bench supporting JTAG protocol
	  * Integrated 100 Mbps Ethernet connection into the system
	  * Conducted performance tests for AMchip04
	  * Supervisors: Dr. Giovanni Calderini and Francesco Crescioli, Ph.D.

## Summer School

### Deutsches Elektronen-Synchrotron ([DESY](http://www.desy.de)), Hamburg, Germany

  * <span style="font-weight:500">Study of field distortions in Time Projection Chamber (TPC) and their influence on resolution</span>
	- Performed simulations of electron transport in Gaseous Electron Multipliers (GEMs)
	- Improved Garfield++ interface for CST™ Electromagnetic Studio
	- Supervisor: Klaus Zenker, Ph.D.
