/* Generated by Yosys 0.9+4292 (git sha1 50be8fd0, clang 6.0.0-1ubuntu2 -fPIC -Os) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "iob-cache.v:8.1-292.10" *)
module iob_cache(clk, reset, valid, addr, wdata, wstrb, rdata, ready, debug, force_inv_in, force_inv_out, wtb_empty_in, wtb_empty_out, mem_valid, mem_addr, mem_wdata, mem_wstrb, mem_rdata, mem_ready);
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:56.12-99.17|back-end-native.v:66.4-80.8" *)
  wire [1:0] _0000_;
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:119.39-119.60|back-end-native.v:66.4-80.8" *)
  wire [2:0] _0001_;
  wire _0002_;
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:78.34-78.65|back-end-native.v:66.4-80.8" *)
  wire _0003_;
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:118.36-118.46|back-end-native.v:66.4-80.8" *)
  wire _0004_;
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:118.49-118.62|back-end-native.v:66.4-80.8" *)
  wire _0005_;
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:118.36-118.62|back-end-native.v:66.4-80.8" *)
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire [1:0] _0010_;
  wire [1:0] _0011_;
  wire [1:0] _0012_;
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:118.51-118.61|back-end-native.v:66.4-80.8" *)
  wire _0013_;
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:75.11-97.14|back-end-native.v:91.4-105.8" *)
  wire _0014_;
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:88.22-88.40|back-end-native.v:91.4-105.8" *)
  wire _0015_;
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:109.34-109.44|back-end-native.v:91.4-105.8" *)
  wire _0016_;
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:88.34-88.40|back-end-native.v:91.4-105.8" *)
  wire _0017_;
  wire _0018_;
  wire _0019_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:280.12-289.15" *)
  wire [7:0] _0020_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:173.7-178.10" *)
  wire _0021_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:286.39-286.81" *)
  wire [31:0] _0022_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:297.34-297.59" *)
  wire [31:0] _0023_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:320.68-320.104" *)
  (* unused_bits = "29 30 31" *)
  wire [31:0] _0024_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:121.23-121.43" *)
  wire _0025_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:126.31-126.57" *)
  wire _0026_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:136.34-136.52" *)
  wire _0027_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:136.34-136.63" *)
  wire _0028_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:179.20-179.62" *)
  wire _0029_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:196.17-196.36" *)
  wire _0030_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:204.25-204.42" *)
  wire _0031_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:204.47-204.74" *)
  wire _0032_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0033_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0034_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0035_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0036_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0037_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0038_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0039_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0040_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0041_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0042_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0043_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0044_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0045_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0046_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0047_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *)
  wire _0048_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.47" *)
  wire _0049_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0050_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0051_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0052_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0053_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0054_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0055_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0056_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0057_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.47" *)
  wire _0058_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0059_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0060_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0061_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0062_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0063_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0064_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0065_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *)
  wire _0066_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:262.30-262.67" *)
  wire [7:0] _0067_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:309.24-309.53" *)
  wire _0068_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:309.24-309.53" *)
  wire _0069_;
  wire _0070_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:179.38-179.61" *)
  wire _0071_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:179.66-179.87" *)
  wire _0072_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *)
  wire _0073_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *)
  wire _0074_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *)
  wire _0075_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *)
  wire _0076_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *)
  wire _0077_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *)
  wire _0078_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *)
  wire _0079_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *)
  wire _0080_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:317.36-317.69" *)
  wire _0081_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:317.36-317.69" *)
  wire _0082_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:92.94-92.105" *)
  wire _0083_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:136.34-136.38" *)
  wire _0084_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:136.55-136.63" *)
  wire _0085_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:196.40-196.44" *)
  wire _0086_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:204.47-204.59" *)
  wire _0087_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:286.26-286.83" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0088_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:332.27-332.43" *)
  wire _0089_;
  wire [7:0] _0090_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:174.43-174.51" *)
  wire _0091_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:0.0-0.0" *)
  wire _0092_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:0.0-0.0" *)
  wire _0093_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:260.29-260.77" *)
  wire [7:0] _0094_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:262.29-262.90" *)
  wire [7:0] _0095_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:286.35-286.82" *)
  wire [31:0] _0096_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:320.43-320.105" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] _0097_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0098_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0099_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0100_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0101_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0102_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0103_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0104_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0105_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0106_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0107_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0108_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0109_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0110_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0111_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0112_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *)
  wire [1:0] _0113_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:248.25-248.84" *)
  wire [7:0] _0114_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:37.4-54.9|cache-memory.v:111.10-122.14" *)
  wire _0115_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:37.4-54.9|cache-memory.v:111.10-122.14" *)
  wire [31:0] _0116_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:37.4-54.9|cache-memory.v:111.10-122.14" *)
  wire _0117_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:43.25-43.40|cache-memory.v:111.10-122.14" *)
  wire [31:0] _0118_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:42.19-42.46|cache-memory.v:111.10-122.14" *)
  wire _0119_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:48.19-48.46|cache-memory.v:111.10-122.14" *)
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:44.13-44.44|cache-memory.v:111.10-122.14" *)
  wire _0126_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:50.13-50.31|cache-memory.v:111.10-122.14" *)
  wire _0127_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:42.34-42.46|cache-memory.v:111.10-122.14" *)
  wire _0128_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:48.33-48.46|cache-memory.v:111.10-122.14" *)
  wire _0129_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:58.37-58.42|cache-memory.v:111.10-122.14" *)
  wire _0130_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:70.36-70.42|cache-memory.v:111.10-122.14" *)
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire [31:0] _0136_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:49.25-49.40|cache-memory.v:111.10-122.14" *)
  wire [31:0] _0137_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:27.4-29.30|cache-memory.v:111.10-122.14" *)
  wire [4:0] _0138_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:27.4-29.30|cache-memory.v:111.10-122.14" *)
  wire [16:0] _0139_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:27.4-29.30|cache-memory.v:111.10-122.14" *)
  wire [16:0] _0140_;
  wire [16:0] _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire [16:0] _0195_;
  wire [16:0] _0196_;
  wire [16:0] _0197_;
  wire [16:0] _0198_;
  wire [16:0] _0199_;
  wire [16:0] _0200_;
  wire [16:0] _0201_;
  wire [16:0] _0202_;
  wire [16:0] _0203_;
  wire [16:0] _0204_;
  wire [16:0] _0205_;
  wire [16:0] _0206_;
  wire [16:0] _0207_;
  wire [16:0] _0208_;
  wire [16:0] _0209_;
  wire [16:0] _0210_;
  wire [16:0] _0211_;
  wire [16:0] _0212_;
  wire [16:0] _0213_;
  wire [16:0] _0214_;
  wire [16:0] _0215_;
  wire [16:0] _0216_;
  wire [16:0] _0217_;
  wire [16:0] _0218_;
  wire [16:0] _0219_;
  wire [16:0] _0220_;
  wire [16:0] _0221_;
  wire [16:0] _0222_;
  wire [16:0] _0223_;
  wire [16:0] _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:73.33-78.41|bin_counter.v:15.19-15.34|cache-memory.v:111.10-122.14" *)
  wire [4:0] _0257_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:61.33-66.41|bin_counter.v:15.19-15.34|cache-memory.v:111.10-122.14" *)
  wire [4:0] _0258_;
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:108.37-108.48|cache-memory.v:329.12-338.16" *)
  wire _0259_;
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:104.31-104.48|cache-memory.v:329.12-338.16" *)
  wire [1:0] _0260_;
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:104.29-104.49|cache-memory.v:329.12-338.16" *)
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:31.18-31.27|cache-memory.v:329.12-338.16" *)
  wire _0266_;
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:31.18-31.27|cache-memory.v:329.12-338.16" *)
  wire _0267_;
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:31.18-31.27|cache-memory.v:329.12-338.16" *)
  wire _0268_;
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:31.18-31.27|cache-memory.v:329.12-338.16" *)
  wire _0269_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [1:0] _0270_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [2:0] _0271_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [2:0] _0272_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [1:0] _0273_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [2:0] _0274_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [2:0] _0275_;
  wire [2:0] _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire [2:0] _0287_;
  wire [2:0] _0288_;
  wire [2:0] _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [1:0] _0294_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [2:0] _0295_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [2:0] _0296_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [1:0] _0297_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [2:0] _0298_;
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:30.4-35.28|cache-memory.v:305.15-313.19" *)
  wire [2:0] _0299_;
  wire [2:0] _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire [2:0] _0311_;
  wire [2:0] _0312_;
  wire [2:0] _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0318_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0319_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0320_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0321_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0322_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0323_;
  wire [7:0] _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire [7:0] _0335_;
  wire [7:0] _0336_;
  wire [7:0] _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0342_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0343_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0344_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0345_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0346_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0347_;
  wire [7:0] _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire [7:0] _0359_;
  wire [7:0] _0360_;
  wire [7:0] _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0366_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0367_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0368_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0369_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0370_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0371_;
  wire [7:0] _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire [7:0] _0383_;
  wire [7:0] _0384_;
  wire [7:0] _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0390_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0391_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0392_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0393_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0394_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0395_;
  wire [7:0] _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire [7:0] _0407_;
  wire [7:0] _0408_;
  wire [7:0] _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0414_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0415_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0416_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0417_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0418_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0419_;
  wire [7:0] _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire [7:0] _0431_;
  wire [7:0] _0432_;
  wire [7:0] _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0438_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0439_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0440_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0441_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0442_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0443_;
  wire [7:0] _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire [7:0] _0455_;
  wire [7:0] _0456_;
  wire [7:0] _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0462_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0463_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0464_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0465_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0466_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0467_;
  wire [7:0] _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire [7:0] _0479_;
  wire [7:0] _0480_;
  wire [7:0] _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0486_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0487_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0488_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0489_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0490_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0491_;
  wire [7:0] _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire [7:0] _0503_;
  wire [7:0] _0504_;
  wire [7:0] _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0510_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0511_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0512_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0513_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0514_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0515_;
  wire [7:0] _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire [7:0] _0527_;
  wire [7:0] _0528_;
  wire [7:0] _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0534_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0535_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0536_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0537_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0538_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0539_;
  wire [7:0] _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire [7:0] _0551_;
  wire [7:0] _0552_;
  wire [7:0] _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0558_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0559_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0560_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0561_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0562_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0563_;
  wire [7:0] _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire [7:0] _0575_;
  wire [7:0] _0576_;
  wire [7:0] _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0582_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0583_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0584_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0585_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0586_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0587_;
  wire [7:0] _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire [7:0] _0599_;
  wire [7:0] _0600_;
  wire [7:0] _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0606_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0607_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0608_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0609_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0610_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0611_;
  wire [7:0] _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire [7:0] _0623_;
  wire [7:0] _0624_;
  wire [7:0] _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0630_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0631_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0632_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0633_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0634_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0635_;
  wire [7:0] _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire [7:0] _0647_;
  wire [7:0] _0648_;
  wire [7:0] _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0654_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0655_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0656_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0657_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0658_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0659_;
  wire [7:0] _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire [7:0] _0671_;
  wire [7:0] _0672_;
  wire [7:0] _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0678_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0679_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0680_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [1:0] _0681_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0682_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:30.4-35.28|cache-memory.v:243.15-250.14" *)
  wire [7:0] _0683_;
  wire [7:0] _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire [7:0] _0695_;
  wire [7:0] _0696_;
  wire [7:0] _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  (* src = "iob-cache.v:121.4-149.8|front-end.v:134.3-188.8" *)
  wire [1:0] _0702_;
  (* src = "iob-cache.v:121.4-149.8|front-end.v:134.3-188.8" *)
  wire [1:0] _0703_;
  (* src = "iob-cache.v:121.4-149.8|front-end.v:138.15-138.53" *)
  wire _0704_;
  (* src = "iob-cache.v:121.4-149.8|front-end.v:138.57-138.77" *)
  wire _0705_;
  (* src = "iob-cache.v:121.4-149.8|front-end.v:138.15-138.77" *)
  wire _0706_;
  (* src = "iob-cache.v:45.49-45.53" *)
  input [7:0] addr;
  (* hdlname = "back_end clk" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:27.78-27.81" *)
  wire \back_end.clk ;
  (* hdlname = "back_end mem_addr" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:44.78-44.86" *)
  wire [7:0] \back_end.mem_addr ;
  (* hdlname = "back_end mem_addr_read" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:51.78-51.91" *)
  wire [7:0] \back_end.mem_addr_read ;
  (* hdlname = "back_end mem_addr_write" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:51.94-51.108" *)
  wire [7:0] \back_end.mem_addr_write ;
  (* hdlname = "back_end mem_rdata" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:47.78-47.87" *)
  wire [7:0] \back_end.mem_rdata ;
  (* hdlname = "back_end mem_ready" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:48.78-48.87" *)
  wire \back_end.mem_ready ;
  (* hdlname = "back_end mem_valid" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:43.78-43.87" *)
  wire \back_end.mem_valid ;
  (* hdlname = "back_end mem_valid_read" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:52.78-52.92" *)
  wire \back_end.mem_valid_read ;
  (* hdlname = "back_end mem_valid_write" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:52.94-52.109" *)
  wire \back_end.mem_valid_write ;
  (* hdlname = "back_end mem_wdata" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:45.78-45.87" *)
  wire [7:0] \back_end.mem_wdata ;
  (* hdlname = "back_end mem_wstrb" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:46.78-46.87" *)
  wire \back_end.mem_wstrb ;
  (* hdlname = "back_end read_addr" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:40.78-40.87" *)
  wire [2:0] \back_end.read_addr ;
  (* hdlname = "back_end read_fsm clk" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:19.50-19.53|back-end-native.v:66.4-80.8" *)
  wire \back_end.read_fsm.clk ;
  (* hdlname = "back_end read_fsm genblk1.state" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:54.33-54.38|back-end-native.v:66.4-80.8" *)
  reg [1:0] \back_end.read_fsm.genblk1.state ;
  (* hdlname = "back_end read_fsm genblk1.word_counter" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:38.33-38.45|back-end-native.v:66.4-80.8" *)
  wire [2:0] \back_end.read_fsm.genblk1.word_counter ;
  (* hdlname = "back_end read_fsm mem_addr" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:28.50-28.58|back-end-native.v:66.4-80.8" *)
  wire [7:0] \back_end.read_fsm.mem_addr ;
  (* hdlname = "back_end read_fsm mem_rdata" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:31.50-31.59|back-end-native.v:66.4-80.8" *)
  wire [7:0] \back_end.read_fsm.mem_rdata ;
  (* hdlname = "back_end read_fsm mem_ready" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:30.50-30.59|back-end-native.v:66.4-80.8" *)
  wire \back_end.read_fsm.mem_ready ;
  (* hdlname = "back_end read_fsm mem_valid" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:29.50-29.59|back-end-native.v:66.4-80.8" *)
  wire \back_end.read_fsm.mem_valid ;
  (* hdlname = "back_end read_fsm read_addr" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:25.50-25.59|back-end-native.v:66.4-80.8" *)
  reg [2:0] \back_end.read_fsm.read_addr ;
  (* hdlname = "back_end read_fsm read_rdata" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:26.50-26.60|back-end-native.v:66.4-80.8" *)
  wire [7:0] \back_end.read_fsm.read_rdata ;
  (* hdlname = "back_end read_fsm read_valid" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:24.50-24.60|back-end-native.v:66.4-80.8" *)
  wire \back_end.read_fsm.read_valid ;
  (* hdlname = "back_end read_fsm replace" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:23.50-23.57|back-end-native.v:66.4-80.8" *)
  wire \back_end.read_fsm.replace ;
  (* hdlname = "back_end read_fsm replace_addr" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:22.50-22.62|back-end-native.v:66.4-80.8" *)
  wire [7:3] \back_end.read_fsm.replace_addr ;
  (* hdlname = "back_end read_fsm replace_valid" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:21.50-21.63|back-end-native.v:66.4-80.8" *)
  wire \back_end.read_fsm.replace_valid ;
  (* hdlname = "back_end read_fsm reset" *)
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:20.50-20.55|back-end-native.v:66.4-80.8" *)
  wire \back_end.read_fsm.reset ;
  (* hdlname = "back_end read_rdata" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:41.78-41.88" *)
  wire [7:0] \back_end.read_rdata ;
  (* hdlname = "back_end read_valid" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:39.78-39.88" *)
  wire \back_end.read_valid ;
  (* hdlname = "back_end replace" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:38.78-38.85" *)
  wire \back_end.replace ;
  (* hdlname = "back_end replace_addr" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:37.78-37.90" *)
  wire [7:3] \back_end.replace_addr ;
  (* hdlname = "back_end replace_valid" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:36.78-36.91" *)
  wire \back_end.replace_valid ;
  (* hdlname = "back_end reset" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:28.78-28.83" *)
  wire \back_end.reset ;
  (* hdlname = "back_end write_addr" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:31.78-31.88" *)
  wire [7:0] \back_end.write_addr ;
  (* hdlname = "back_end write_fsm addr" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:24.77-24.81|back-end-native.v:91.4-105.8" *)
  wire [7:0] \back_end.write_fsm.addr ;
  (* hdlname = "back_end write_fsm clk" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:20.77-20.80|back-end-native.v:91.4-105.8" *)
  wire \back_end.write_fsm.clk ;
  (* hdlname = "back_end write_fsm genblk1.state" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:48.21-48.26|back-end-native.v:91.4-105.8" *)
  reg \back_end.write_fsm.genblk1.state ;
  (* hdlname = "back_end write_fsm mem_addr" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:29.77-29.85|back-end-native.v:91.4-105.8" *)
  wire [7:0] \back_end.write_fsm.mem_addr ;
  (* hdlname = "back_end write_fsm mem_ready" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:31.77-31.86|back-end-native.v:91.4-105.8" *)
  wire \back_end.write_fsm.mem_ready ;
  (* hdlname = "back_end write_fsm mem_valid" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:30.77-30.86|back-end-native.v:91.4-105.8" *)
  wire \back_end.write_fsm.mem_valid ;
  (* hdlname = "back_end write_fsm mem_wdata" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:32.77-32.86|back-end-native.v:91.4-105.8" *)
  wire [7:0] \back_end.write_fsm.mem_wdata ;
  (* hdlname = "back_end write_fsm mem_wstrb" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:33.77-33.86|back-end-native.v:91.4-105.8" *)
  wire \back_end.write_fsm.mem_wstrb ;
  (* hdlname = "back_end write_fsm ready" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:27.77-27.82|back-end-native.v:91.4-105.8" *)
  wire \back_end.write_fsm.ready ;
  (* hdlname = "back_end write_fsm reset" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:21.77-21.82|back-end-native.v:91.4-105.8" *)
  wire \back_end.write_fsm.reset ;
  (* hdlname = "back_end write_fsm valid" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:23.77-23.82|back-end-native.v:91.4-105.8" *)
  wire \back_end.write_fsm.valid ;
  (* hdlname = "back_end write_fsm wdata" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:26.77-26.82|back-end-native.v:91.4-105.8" *)
  wire [7:0] \back_end.write_fsm.wdata ;
  (* hdlname = "back_end write_fsm wstrb" *)
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:25.77-25.82|back-end-native.v:91.4-105.8" *)
  wire \back_end.write_fsm.wstrb ;
  (* hdlname = "back_end write_ready" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:34.78-34.89" *)
  wire \back_end.write_ready ;
  (* hdlname = "back_end write_valid" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:30.78-30.89" *)
  wire \back_end.write_valid ;
  (* hdlname = "back_end write_wdata" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:32.78-32.89" *)
  wire [7:0] \back_end.write_wdata ;
  (* hdlname = "back_end write_wstrb" *)
  (* src = "iob-cache.v:224.4-248.8|back-end-native.v:33.78-33.89" *)
  wire \back_end.write_wstrb ;
  (* hdlname = "cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:37.80-37.84" *)
  wire [7:3] \cache_memory.addr ;
  (* hdlname = "cache_memory addr_reg" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:42.80-42.88" *)
  wire [7:0] \cache_memory.addr_reg ;
  (* hdlname = "cache_memory buffer_dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:97.80-97.91" *)
  wire [16:0] \cache_memory.buffer_dout ;
  (* hdlname = "cache_memory buffer_empty" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:96.80-96.92" *)
  wire \cache_memory.buffer_empty ;
  (* hdlname = "cache_memory buffer_full" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:96.94-96.105" *)
  wire \cache_memory.buffer_full ;
  (* hdlname = "cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:33.80-33.83" *)
  wire \cache_memory.clk ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer clk" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:13.30-13.33|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.clk ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer empty" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:19.30-19.35|cache-memory.v:111.10-122.14" *)
  reg \cache_memory.genblk1.write_throught_buffer.empty ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ocupancy" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:15.29-15.42|cache-memory.v:111.10-122.14" *)
  reg [31:0] \cache_memory.genblk1.write_throught_buffer.fifo_ocupancy ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram clk" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:10.29-10.32|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[0]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[0] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[10]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[10] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[11]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[11] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[12]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[12] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[13]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[13] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[14]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[14] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[15]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[15] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[16]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[16] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[17]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[17] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[18]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[18] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[19]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[19] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[1]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[1] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[20]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[20] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[21]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[21] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[22]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[22] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[23]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[23] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[24]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[24] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[25]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[25] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[26]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[26] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[27]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[27] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[28]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[28] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[29]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[29] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[2]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[2] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[30]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[30] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[31]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[31] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[3]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[3] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[4]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[4] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[5]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[5] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[6]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[6] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[7]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[7] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[8]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[8] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram mem[9]" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[9] ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram r_addr" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:19.29-19.35|cache-memory.v:111.10-122.14" *)
  wire [4:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram r_data" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:20.29-20.35|cache-memory.v:111.10-122.14" *)
  reg [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_data ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram r_en" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:18.29-18.33|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_en ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram w_addr" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:14.29-14.35|cache-memory.v:111.10-122.14" *)
  wire [4:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_addr ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram w_data" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:15.29-15.35|cache-memory.v:111.10-122.14" *)
  wire [16:0] \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_data ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer fifo_ram w_en" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:13.29-13.33|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_en ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer full" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:24.30-24.34|cache-memory.v:111.10-122.14" *)
  reg \cache_memory.genblk1.write_throught_buffer.full ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer r_data" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:18.30-18.36|cache-memory.v:111.10-122.14" *)
  wire [16:0] \cache_memory.genblk1.write_throught_buffer.r_data ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer read_en" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:20.30-20.37|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.read_en ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer read_en_int" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:34.29-34.40|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.read_en_int ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer rptr" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:33.29-33.33|cache-memory.v:111.10-122.14" *)
  wire [4:0] \cache_memory.genblk1.write_throught_buffer.rptr ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer rptr_counter clk" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:73.33-78.41|bin_counter.v:6.27-6.30|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.rptr_counter.clk ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer rptr_counter data_out" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:73.33-78.41|bin_counter.v:8.34-8.42|cache-memory.v:111.10-122.14" *)
  reg [4:0] \cache_memory.genblk1.write_throught_buffer.rptr_counter.data_out ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer rptr_counter en" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:73.33-78.41|bin_counter.v:7.27-7.29|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.rptr_counter.en ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer rptr_counter rst" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:73.33-78.41|bin_counter.v:5.27-5.30|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.rptr_counter.rst ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer rst" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:12.30-12.33|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.rst ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer w_data" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:23.30-23.36|cache-memory.v:111.10-122.14" *)
  wire [16:0] \cache_memory.genblk1.write_throught_buffer.w_data ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer wptr" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:29.29-29.33|cache-memory.v:111.10-122.14" *)
  wire [4:0] \cache_memory.genblk1.write_throught_buffer.wptr ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer wptr_counter clk" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:61.33-66.41|bin_counter.v:6.27-6.30|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.wptr_counter.clk ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer wptr_counter data_out" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:61.33-66.41|bin_counter.v:8.34-8.42|cache-memory.v:111.10-122.14" *)
  reg [4:0] \cache_memory.genblk1.write_throught_buffer.wptr_counter.data_out ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer wptr_counter en" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:61.33-66.41|bin_counter.v:7.27-7.29|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.wptr_counter.en ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer wptr_counter rst" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:61.33-66.41|bin_counter.v:5.27-5.30|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.wptr_counter.rst ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer write_en" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:25.30-25.38|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.write_en ;
  (* hdlname = "cache_memory genblk1.write_throught_buffer write_en_int" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:30.29-30.41|cache-memory.v:111.10-122.14" *)
  wire \cache_memory.genblk1.write_throught_buffer.write_en_int ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm clk" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:17.28-17.31|cache-memory.v:329.12-338.16" *)
  wire \cache_memory.genblk7.replacement_policy_algorithm.clk ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_in" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:101.36-101.42|cache-memory.v:329.12-338.16" *)
  wire [1:0] \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_in ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:13.25-13.29|cache-memory.v:329.12-338.16" *)
  wire [1:0] \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.addr ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:9.25-9.28|cache-memory.v:329.12-338.16" *)
  wire \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.clk ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_memory r_data" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:15.25-15.31|cache-memory.v:329.12-338.16" *)
  wire [1:0] \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.r_data ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_memory reg_file[0]" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:18.25-18.33|cache-memory.v:329.12-338.16" *)
  reg [1:0] \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[0] ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_memory reg_file[1]" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:18.25-18.33|cache-memory.v:329.12-338.16" *)
  reg [1:0] \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[1] ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_memory reg_file[2]" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:18.25-18.33|cache-memory.v:329.12-338.16" *)
  reg [1:0] \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[2] ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_memory reg_file[3]" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:18.25-18.33|cache-memory.v:329.12-338.16" *)
  reg [1:0] \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[3] ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_memory rst" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:10.25-10.28|cache-memory.v:329.12-338.16" *)
  wire \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.rst ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_memory w_data" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:14.25-14.31|cache-memory.v:329.12-338.16" *)
  wire [1:0] \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.w_data ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:12.25-12.27|cache-memory.v:329.12-338.16" *)
  wire \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.we ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.mru_out" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:101.44-101.51|cache-memory.v:329.12-338.16" *)
  wire [1:0] \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_out ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.onehot_bin bin" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:133.12-137.20|onehot-to-bin-encoder.v:14.28-14.31|cache-memory.v:329.12-338.16" *)
  wire \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.bin ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.onehot_bin onehot" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:133.12-137.20|onehot-to-bin-encoder.v:13.28-13.34|cache-memory.v:329.12-338.16" *)
  wire \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.onehot ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.onehot_bin onehot_to_binary_encoder.bin_cnt" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:133.12-137.20|onehot-to-bin-encoder.v:18.23-18.30|cache-memory.v:329.12-338.16" *)
  wire \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.onehot_to_binary_encoder.bin_cnt ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm genblk1.genblk1.onehot_bin onehot_to_binary_encoder.i" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:133.12-137.20|onehot-to-bin-encoder.v:17.15-17.16|cache-memory.v:329.12-338.16" *)
  wire [31:0] \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.onehot_to_binary_encoder.i ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm line_addr" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:21.28-21.37|cache-memory.v:329.12-338.16" *)
  wire [1:0] \cache_memory.genblk7.replacement_policy_algorithm.line_addr ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm reset" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:18.28-18.33|cache-memory.v:329.12-338.16" *)
  wire \cache_memory.genblk7.replacement_policy_algorithm.reset ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm way_hit" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:20.28-20.35|cache-memory.v:329.12-338.16" *)
  wire [1:0] \cache_memory.genblk7.replacement_policy_algorithm.way_hit ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm way_select" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:22.28-22.38|cache-memory.v:329.12-338.16" *)
  wire [1:0] \cache_memory.genblk7.replacement_policy_algorithm.way_select ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm way_select_bin" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:23.28-23.42|cache-memory.v:329.12-338.16" *)
  wire \cache_memory.genblk7.replacement_policy_algorithm.way_select_bin ;
  (* hdlname = "cache_memory genblk7.replacement_policy_algorithm write_en" *)
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:19.28-19.36|cache-memory.v:329.12-338.16" *)
  wire \cache_memory.genblk7.replacement_policy_algorithm.write_en ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[0].tag_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:13.31-13.35|cache-memory.v:305.15-313.19" *)
  wire [1:0] \cache_memory.genblk7.tag_mem_block[0].tag_memory.addr ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[0].tag_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:10.31-10.34|cache-memory.v:305.15-313.19" *)
  wire \cache_memory.genblk7.tag_mem_block[0].tag_memory.clk ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[0].tag_memory din" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:15.31-15.34|cache-memory.v:305.15-313.19" *)
  wire [2:0] \cache_memory.genblk7.tag_mem_block[0].tag_memory.din ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[0].tag_memory dout" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:14.31-14.35|cache-memory.v:305.15-313.19" *)
  reg [2:0] \cache_memory.genblk7.tag_mem_block[0].tag_memory.dout ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[0].tag_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:11.31-11.33|cache-memory.v:305.15-313.19" *)
  wire \cache_memory.genblk7.tag_mem_block[0].tag_memory.en ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[0].tag_memory ram[0]" *)
  reg [2:0] \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[0] ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[0].tag_memory ram[1]" *)
  reg [2:0] \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[1] ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[0].tag_memory ram[2]" *)
  reg [2:0] \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[2] ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[0].tag_memory ram[3]" *)
  reg [2:0] \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[3] ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[0].tag_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:12.31-12.33|cache-memory.v:305.15-313.19" *)
  wire \cache_memory.genblk7.tag_mem_block[0].tag_memory.we ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[1].tag_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:13.31-13.35|cache-memory.v:305.15-313.19" *)
  wire [1:0] \cache_memory.genblk7.tag_mem_block[1].tag_memory.addr ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[1].tag_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:10.31-10.34|cache-memory.v:305.15-313.19" *)
  wire \cache_memory.genblk7.tag_mem_block[1].tag_memory.clk ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[1].tag_memory din" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:15.31-15.34|cache-memory.v:305.15-313.19" *)
  wire [2:0] \cache_memory.genblk7.tag_mem_block[1].tag_memory.din ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[1].tag_memory dout" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:14.31-14.35|cache-memory.v:305.15-313.19" *)
  reg [2:0] \cache_memory.genblk7.tag_mem_block[1].tag_memory.dout ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[1].tag_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:11.31-11.33|cache-memory.v:305.15-313.19" *)
  wire \cache_memory.genblk7.tag_mem_block[1].tag_memory.en ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[1].tag_memory ram[0]" *)
  reg [2:0] \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[0] ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[1].tag_memory ram[1]" *)
  reg [2:0] \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[1] ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[1].tag_memory ram[2]" *)
  reg [2:0] \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[2] ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[1].tag_memory ram[3]" *)
  reg [2:0] \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[3] ;
  (* hdlname = "cache_memory genblk7.tag_mem_block[1].tag_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:12.31-12.33|cache-memory.v:305.15-313.19" *)
  wire \cache_memory.genblk7.tag_mem_block[1].tag_memory.we ;
  (* hdlname = "cache_memory genblk7.way_hit_bin" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:278.30-278.41" *)
  wire \cache_memory.genblk7.way_hit_bin ;
  (* hdlname = "cache_memory genblk7.way_hit_encoder bin" *)
  (* src = "iob-cache.v:167.4-210.8|onehot-to-bin-encoder.v:14.28-14.31|cache-memory.v:344.12-348.16" *)
  wire \cache_memory.genblk7.way_hit_encoder.bin ;
  (* hdlname = "cache_memory genblk7.way_hit_encoder onehot" *)
  (* src = "iob-cache.v:167.4-210.8|onehot-to-bin-encoder.v:13.28-13.34|cache-memory.v:344.12-348.16" *)
  wire \cache_memory.genblk7.way_hit_encoder.onehot ;
  (* hdlname = "cache_memory genblk7.way_hit_encoder onehot_to_binary_encoder.bin_cnt" *)
  (* src = "iob-cache.v:167.4-210.8|onehot-to-bin-encoder.v:18.23-18.30|cache-memory.v:344.12-348.16" *)
  wire \cache_memory.genblk7.way_hit_encoder.onehot_to_binary_encoder.bin_cnt ;
  (* hdlname = "cache_memory genblk7.way_hit_encoder onehot_to_binary_encoder.i" *)
  (* src = "iob-cache.v:167.4-210.8|onehot-to-bin-encoder.v:17.15-17.16|cache-memory.v:344.12-348.16" *)
  wire [31:0] \cache_memory.genblk7.way_hit_encoder.onehot_to_binary_encoder.i ;
  (* hdlname = "cache_memory genblk7.way_select_bin" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:278.43-278.57" *)
  wire \cache_memory.genblk7.way_select_bin ;
  (* hdlname = "cache_memory hit" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:71.80-71.83" *)
  wire \cache_memory.hit ;
  (* hdlname = "cache_memory index" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:77.80-77.85" *)
  wire [1:0] \cache_memory.index ;
  (* hdlname = "cache_memory index_reg" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:78.80-78.89" *)
  wire [1:0] \cache_memory.index_reg ;
  (* hdlname = "cache_memory invalidate" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:59.80-59.90" *)
  wire \cache_memory.invalidate ;
  (* hdlname = "cache_memory line_rdata" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:82.80-82.90" *)
  wire [127:0] \cache_memory.line_rdata ;
  (* hdlname = "cache_memory line_tag" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:83.80-83.88" *)
  wire [5:0] \cache_memory.line_tag ;
  (* hdlname = "cache_memory line_wstrb" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:89.80-89.90" *)
  wire [7:0] \cache_memory.line_wstrb ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:472.42-472.46|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:469.42-469.45|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory data_in" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:474.42-474.49|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_in ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory data_out" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:473.42-473.50|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_out ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:470.42-470.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:13.31-13.35|cache-memory.v:243.15-250.14" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem clk" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:10.31-10.34|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem din" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:15.31-15.34|cache-memory.v:243.15-250.14" *)
  wire [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem dout" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:14.31-14.35|cache-memory.v:243.15-250.14" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem en" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:11.31-11.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[0]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[1]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[2]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem ram[3]" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory ram[0].iob_cache_mem we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:12.31-12.33|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* hdlname = "cache_memory n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory we" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:471.42-471.44|cache-memory.v:243.15-250.14" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.we ;
  (* hdlname = "cache_memory offset" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:79.80-79.86" *)
  wire [2:0] \cache_memory.offset ;
  (* hdlname = "cache_memory offset_prev" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:168.60-168.71" *)
  reg [2:0] \cache_memory.offset_prev ;
  (* hdlname = "cache_memory raw" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:166.60-166.63" *)
  wire \cache_memory.raw ;
  (* hdlname = "cache_memory rdata" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:38.80-38.85" *)
  wire [7:0] \cache_memory.rdata ;
  (* hdlname = "cache_memory read_access" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:92.80-92.91" *)
  wire \cache_memory.read_access ;
  (* hdlname = "cache_memory read_addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:56.80-56.89" *)
  wire [2:0] \cache_memory.read_addr ;
  (* hdlname = "cache_memory read_hit" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:64.80-64.88" *)
  wire \cache_memory.read_hit ;
  (* hdlname = "cache_memory read_miss" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:65.80-65.89" *)
  wire \cache_memory.read_miss ;
  (* hdlname = "cache_memory read_rdata" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:57.80-57.90" *)
  wire [7:0] \cache_memory.read_rdata ;
  (* hdlname = "cache_memory read_valid" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:55.80-55.90" *)
  wire \cache_memory.read_valid ;
  (* hdlname = "cache_memory ready" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:39.80-39.85" *)
  wire \cache_memory.ready ;
  (* hdlname = "cache_memory replace" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:54.80-54.87" *)
  wire \cache_memory.replace ;
  (* hdlname = "cache_memory replace_addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:53.80-53.92" *)
  wire [7:3] \cache_memory.replace_addr ;
  (* hdlname = "cache_memory replace_valid" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:52.80-52.93" *)
  wire \cache_memory.replace_valid ;
  (* hdlname = "cache_memory reset" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:34.80-34.85" *)
  wire \cache_memory.reset ;
  (* hdlname = "cache_memory tag" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:76.80-76.83" *)
  wire [2:0] \cache_memory.tag ;
  (* hdlname = "cache_memory v" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:85.80-85.81" *)
  reg [1:0] \cache_memory.v ;
  (* hdlname = "cache_memory v_reg" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:84.80-84.85" *)
  reg [7:0] \cache_memory.v_reg ;
  (* hdlname = "cache_memory valid" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:36.80-36.85" *)
  wire \cache_memory.valid ;
  (* hdlname = "cache_memory valid_reg" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:41.80-41.89" *)
  wire \cache_memory.valid_reg ;
  (* hdlname = "cache_memory way_hit" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:74.80-74.87" *)
  wire [1:0] \cache_memory.way_hit ;
  (* hdlname = "cache_memory way_hit_prev" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:169.60-169.72" *)
  reg [1:0] \cache_memory.way_hit_prev ;
  (* hdlname = "cache_memory way_select" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:74.89-74.99" *)
  wire [1:0] \cache_memory.way_select ;
  (* hdlname = "cache_memory wdata_reg" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:43.80-43.89" *)
  wire [7:0] \cache_memory.wdata_reg ;
  (* hdlname = "cache_memory write_access" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:91.80-91.92" *)
  wire \cache_memory.write_access ;
  (* hdlname = "cache_memory write_addr" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:47.80-47.90" *)
  wire [7:0] \cache_memory.write_addr ;
  (* hdlname = "cache_memory write_hit" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:62.80-62.89" *)
  wire \cache_memory.write_hit ;
  (* hdlname = "cache_memory write_hit_prev" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:167.60-167.74" *)
  reg \cache_memory.write_hit_prev ;
  (* hdlname = "cache_memory write_miss" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:63.80-63.90" *)
  wire \cache_memory.write_miss ;
  (* hdlname = "cache_memory write_ready" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:50.80-50.91" *)
  wire \cache_memory.write_ready ;
  (* hdlname = "cache_memory write_valid" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:46.80-46.91" *)
  wire \cache_memory.write_valid ;
  (* hdlname = "cache_memory write_wdata" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:48.80-48.91" *)
  wire [7:0] \cache_memory.write_wdata ;
  (* hdlname = "cache_memory write_wstrb" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:49.80-49.91" *)
  wire \cache_memory.write_wstrb ;
  (* hdlname = "cache_memory wstrb_reg" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:44.80-44.89" *)
  wire \cache_memory.wstrb_reg ;
  (* hdlname = "cache_memory wtbuf_empty" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:61.80-61.91" *)
  wire \cache_memory.wtbuf_empty ;
  (* hdlname = "cache_memory wtbuf_full" *)
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:60.80-60.90" *)
  wire \cache_memory.wtbuf_full ;
  (* src = "iob-cache.v:40.49-40.52" *)
  input clk;
  (* src = "iob-cache.v:98.45-98.54" *)
  (* unused_bits = "0" *)
  wire ctrl_addr;
  (* src = "iob-cache.v:101.49-101.59" *)
  wire ctrl_rdata;
  (* src = "iob-cache.v:97.68-97.78" *)
  wire ctrl_ready;
  (* src = "iob-cache.v:97.56-97.66" *)
  (* unused_bits = "0" *)
  wire ctrl_valid;
  (* src = "iob-cache.v:73.49-73.58" *)
  (* unused_bits = "0 1 2" *)
  wire [7:0] data_addr;
  (* src = "iob-cache.v:78.49-78.62" *)
  wire [7:0] data_addr_reg;
  (* src = "iob-cache.v:74.61-74.71" *)
  wire [7:0] data_rdata;
  (* src = "iob-cache.v:72.61-72.71" *)
  wire data_ready;
  (* src = "iob-cache.v:72.49-72.59" *)
  wire data_valid;
  (* src = "iob-cache.v:81.49-81.63" *)
  wire data_valid_reg;
  (* src = "iob-cache.v:79.49-79.63" *)
  wire [7:0] data_wdata_reg;
  (* src = "iob-cache.v:80.49-80.63" *)
  wire data_wstrb_reg;
  (* src = "iob-cache.v:53.18-53.23" *)
  output [1:0] debug;
  (* src = "iob-cache.v:56.49-56.61" *)
  input force_inv_in;
  (* src = "iob-cache.v:57.49-57.62" *)
  output force_inv_out;
  (* hdlname = "front_end addr" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:21.49-21.53" *)
  wire [7:0] \front_end.addr ;
  (* hdlname = "front_end addr_reg" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:54.49-54.57" *)
  reg [7:0] \front_end.addr_reg ;
  (* hdlname = "front_end clk" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:18.49-18.52" *)
  wire \front_end.clk ;
  (* hdlname = "front_end ctrl_addr" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:46.38-46.47" *)
  wire \front_end.ctrl_addr ;
  (* hdlname = "front_end ctrl_rdata" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:47.49-47.59" *)
  wire \front_end.ctrl_rdata ;
  (* hdlname = "front_end ctrl_ready" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:48.49-48.59" *)
  wire \front_end.ctrl_ready ;
  (* hdlname = "front_end ctrl_valid" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:45.49-45.59" *)
  wire \front_end.ctrl_valid ;
  (* hdlname = "front_end data_addr" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:34.49-34.58" *)
  wire [7:0] \front_end.data_addr ;
  (* hdlname = "front_end data_addr_reg" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:41.49-41.62" *)
  wire [7:0] \front_end.data_addr_reg ;
  (* hdlname = "front_end data_rdata" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:37.49-37.59" *)
  wire [7:0] \front_end.data_rdata ;
  (* hdlname = "front_end data_ready" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:38.49-38.59" *)
  wire \front_end.data_ready ;
  (* hdlname = "front_end data_valid" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:33.49-33.59" *)
  wire \front_end.data_valid ;
  (* hdlname = "front_end data_valid_reg" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:40.49-40.63" *)
  wire \front_end.data_valid_reg ;
  (* hdlname = "front_end data_wdata_reg" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:42.49-42.63" *)
  wire [7:0] \front_end.data_wdata_reg ;
  (* hdlname = "front_end data_wstrb_reg" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:43.49-43.63" *)
  wire \front_end.data_wstrb_reg ;
  (* hdlname = "front_end debug" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:30.22-30.27" *)
  reg [1:0] \front_end.debug ;
  (* hdlname = "front_end rdata" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:29.49-29.54" *)
  wire [7:0] \front_end.rdata ;
  (* hdlname = "front_end ready" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:28.49-28.54" *)
  wire \front_end.ready ;
  (* hdlname = "front_end reset" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:19.49-19.54" *)
  wire \front_end.reset ;
  (* hdlname = "front_end valid" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:27.49-27.54" *)
  wire \front_end.valid ;
  (* hdlname = "front_end valid_int" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:51.49-51.58" *)
  wire \front_end.valid_int ;
  (* hdlname = "front_end valid_reg" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:53.49-53.58" *)
  reg \front_end.valid_reg ;
  (* hdlname = "front_end wdata" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:25.49-25.54" *)
  wire [7:0] \front_end.wdata ;
  (* hdlname = "front_end wdata_reg" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:55.49-55.58" *)
  reg [7:0] \front_end.wdata_reg ;
  (* hdlname = "front_end wstrb" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:26.49-26.54" *)
  wire \front_end.wstrb ;
  (* hdlname = "front_end wstrb_reg" *)
  (* src = "iob-cache.v:121.4-149.8|front-end.v:56.49-56.58" *)
  reg \front_end.wstrb_reg ;
  (* src = "iob-cache.v:102.49-102.59" *)
  wire invalidate;
  (* src = "iob-cache.v:63.49-63.57" *)
  output [7:0] mem_addr;
  (* src = "iob-cache.v:66.49-66.58" *)
  input [7:0] mem_rdata;
  (* src = "iob-cache.v:67.49-67.58" *)
  input mem_ready;
  (* src = "iob-cache.v:62.49-62.58" *)
  output mem_valid;
  (* src = "iob-cache.v:64.49-64.58" *)
  output [7:0] mem_wdata;
  (* src = "iob-cache.v:65.49-65.58" *)
  output mem_wstrb;
  (* src = "iob-cache.v:51.49-51.54" *)
  output [7:0] rdata;
  (* src = "iob-cache.v:93.56-93.65" *)
  wire [2:0] read_addr;
  (* src = "iob-cache.v:100.79-100.87" *)
  (* unused_bits = "0" *)
  wire read_hit;
  (* src = "iob-cache.v:100.89-100.98" *)
  (* unused_bits = "0" *)
  wire read_miss;
  (* src = "iob-cache.v:94.56-94.66" *)
  wire [7:0] read_rdata;
  (* src = "iob-cache.v:92.56-92.66" *)
  wire read_valid;
  (* src = "iob-cache.v:52.49-52.54" *)
  output ready;
  (* src = "iob-cache.v:90.71-90.78" *)
  wire replace;
  (* src = "iob-cache.v:91.56-91.68" *)
  wire [7:3] replace_addr;
  (* src = "iob-cache.v:90.56-90.69" *)
  wire replace_valid;
  (* src = "iob-cache.v:41.49-41.54" *)
  input reset;
  (* src = "iob-cache.v:43.49-43.54" *)
  input valid;
  (* src = "iob-cache.v:49.49-49.54" *)
  input [7:0] wdata;
  (* src = "iob-cache.v:85.56-85.66" *)
  wire [7:0] write_addr;
  (* src = "iob-cache.v:100.56-100.65" *)
  (* unused_bits = "0" *)
  wire write_hit;
  (* src = "iob-cache.v:100.67-100.77" *)
  (* unused_bits = "0" *)
  wire write_miss;
  (* src = "iob-cache.v:84.62-84.73" *)
  wire write_ready;
  (* src = "iob-cache.v:84.49-84.60" *)
  wire write_valid;
  (* src = "iob-cache.v:86.76-86.87" *)
  wire [7:0] write_wdata;
  (* src = "iob-cache.v:87.56-87.67" *)
  wire write_wstrb;
  (* src = "iob-cache.v:50.49-50.54" *)
  input wstrb;
  (* src = "iob-cache.v:58.49-58.61" *)
  input wtb_empty_in;
  (* src = "iob-cache.v:59.49-59.62" *)
  output wtb_empty_out;
  (* src = "iob-cache.v:99.68-99.79" *)
  wire wtbuf_empty;
  (* src = "iob-cache.v:99.56-99.66" *)
  (* unused_bits = "0" *)
  wire wtbuf_full;
  assign wtb_empty_out = wtbuf_empty & (* src = "iob-cache.v:111.32-111.58" *) wtb_empty_in;
  assign \back_end.mem_valid  = \back_end.mem_valid_read  | (* src = "iob-cache.v:224.4-248.8|back-end-native.v:55.23-55.55" *) \back_end.mem_valid_write ;
  assign \back_end.mem_addr  = \back_end.mem_valid_read  ? (* src = "iob-cache.v:224.4-248.8|back-end-native.v:54.23-54.71" *) \back_end.mem_addr_read  : \back_end.mem_addr_write ;
  assign _0001_ = \back_end.read_fsm.read_addr  + (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:119.39-119.60|back-end-native.v:66.4-80.8" *) \back_end.read_fsm.mem_ready ;
  assign _0002_ = | { _0009_, _0008_, _0007_ };
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:56.12-99.17|back-end-native.v:66.4-80.8" *)
  always @(posedge \back_end.read_fsm.clk , posedge \back_end.read_fsm.reset )
    if (\back_end.read_fsm.reset ) \back_end.read_fsm.genblk1.state  <= 2'h0;
    else if (_0002_) \back_end.read_fsm.genblk1.state  <= _0000_;
  assign _0003_ = \back_end.read_fsm.read_addr  == (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:78.34-78.65|back-end-native.v:66.4-80.8" *) 3'h7;
  assign _0004_ = ~ (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:118.36-118.46|back-end-native.v:66.4-80.8" *) \back_end.read_fsm.mem_ready ;
  assign _0005_ = ~ (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:118.49-118.62|back-end-native.v:66.4-80.8" *) _0013_;
  assign _0006_ = _0004_ | (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:118.36-118.62|back-end-native.v:66.4-80.8" *) _0005_;
  (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:51.12-52.40|back-end-native.v:66.4-80.8" *)
  always @(posedge \back_end.read_fsm.clk )
    \back_end.read_fsm.read_addr  <= \back_end.read_fsm.genblk1.word_counter ;
  assign \back_end.read_fsm.replace  = _0007_ ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:0.0-0.0|read-channel-native.v:109.17-126.24|back-end-native.v:66.4-80.8" *) 1'h0 : 1'h1;
  assign \back_end.read_fsm.genblk1.word_counter  = _0008_ ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:0.0-0.0|read-channel-native.v:109.17-126.24|back-end-native.v:66.4-80.8" *) _0001_ : 3'h0;
  assign \back_end.read_fsm.read_valid  = _0008_ ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:0.0-0.0|read-channel-native.v:109.17-126.24|back-end-native.v:66.4-80.8" *) \back_end.read_fsm.mem_ready  : 1'h0;
  assign \back_end.read_fsm.mem_valid  = _0008_ ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:0.0-0.0|read-channel-native.v:109.17-126.24|back-end-native.v:66.4-80.8" *) _0006_ : 1'h0;
  function [1:0] _0722_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:0.0-0.0|read-channel-native.v:65.22-97.29|back-end-native.v:66.4-80.8" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _0722_ = b[1:0];
      3'b?1?:
        _0722_ = b[3:2];
      3'b1??:
        _0722_ = b[5:4];
      default:
        _0722_ = a;
    endcase
  endfunction
  assign _0000_ = _0722_(2'hx, { _0012_, _0011_, 2'h0 }, { _0007_, _0008_, _0009_ });
  assign _0009_ = \back_end.read_fsm.genblk1.state  == (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:0.0-0.0|read-channel-native.v:65.22-97.29|back-end-native.v:66.4-80.8" *) 2'h2;
  assign _0010_ = _0003_ ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:78.34-78.65|read-channel-native.v:78.31-83.36|back-end-native.v:66.4-80.8" *) 2'h2 : 2'h1;
  assign _0011_ = \back_end.read_fsm.mem_ready  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:77.32-77.41|read-channel-native.v:77.29-87.34|back-end-native.v:66.4-80.8" *) _0010_ : 2'h1;
  assign _0008_ = \back_end.read_fsm.genblk1.state  == (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:0.0-0.0|read-channel-native.v:65.22-97.29|back-end-native.v:66.4-80.8" *) 2'h1;
  assign _0012_ = \back_end.read_fsm.replace_valid  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:69.32-69.45|read-channel-native.v:69.29-72.45|back-end-native.v:66.4-80.8" *) 2'h1 : 2'h0;
  assign _0007_ = ! (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:0.0-0.0|read-channel-native.v:65.22-97.29|back-end-native.v:66.4-80.8" *) \back_end.read_fsm.genblk1.state ;
  assign _0013_ = & (* src = "iob-cache.v:224.4-248.8|read-channel-native.v:118.51-118.61|back-end-native.v:66.4-80.8" *) \back_end.read_fsm.read_addr ;
  assign _0015_ = \back_end.write_fsm.mem_ready  & (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:88.22-88.40|back-end-native.v:91.4-105.8" *) _0017_;
  assign _0016_ = ~ (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:109.34-109.44|back-end-native.v:91.4-105.8" *) \back_end.write_fsm.mem_ready ;
  assign _0017_ = ~ (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:88.34-88.40|back-end-native.v:91.4-105.8" *) \back_end.write_fsm.valid ;
  (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:75.11-97.14|back-end-native.v:91.4-105.8" *)
  always @(posedge \back_end.write_fsm.clk , posedge \back_end.write_fsm.reset )
    if (\back_end.write_fsm.reset ) \back_end.write_fsm.genblk1.state  <= 1'h0;
    else \back_end.write_fsm.genblk1.state  <= _0014_;
  assign \back_end.write_fsm.ready  = \back_end.write_fsm.genblk1.state  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:0.0-0.0|write-channel-native.v:103.15-112.22|back-end-native.v:91.4-105.8" *) \back_end.write_fsm.mem_ready  : 1'h1;
  assign \back_end.write_fsm.mem_valid  = \back_end.write_fsm.genblk1.state  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:0.0-0.0|write-channel-native.v:103.15-112.22|back-end-native.v:91.4-105.8" *) _0016_ : 1'h0;
  assign _0018_ = _0015_ ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:88.22-88.40|write-channel-native.v:88.19-94.38|back-end-native.v:91.4-105.8" *) 1'h0 : 1'h1;
  assign _0019_ = \back_end.write_fsm.valid  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:81.22-81.27|write-channel-native.v:81.19-84.35|back-end-native.v:91.4-105.8" *) 1'h1 : 1'h0;
  assign _0014_ = \back_end.write_fsm.genblk1.state  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:0.0-0.0|write-channel-native.v:79.15-96.22|back-end-native.v:91.4-105.8" *) _0018_ : _0019_;
  assign \back_end.write_fsm.mem_wstrb  = \back_end.write_fsm.genblk1.state  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:224.4-248.8|write-channel-native.v:0.0-0.0|write-channel-native.v:53.15-56.22|back-end-native.v:91.4-105.8" *) \back_end.write_fsm.wstrb  : 1'h0;
  assign _0022_ = { 29'h00000000, \cache_memory.genblk7.way_select_bin , 2'h0 } + (* src = "iob-cache.v:167.4-210.8|cache-memory.v:286.39-286.81" *) \cache_memory.addr_reg [4:3];
  assign _0023_ = 32'd4 + (* src = "iob-cache.v:167.4-210.8|cache-memory.v:297.34-297.59" *) \cache_memory.addr [4:3];
  assign _0024_ = \cache_memory.addr_reg [2:0] + (* src = "iob-cache.v:167.4-210.8|cache-memory.v:320.68-320.104" *) { 28'h0000000, \cache_memory.genblk7.way_hit_bin , 3'h0 };
  assign _0025_ = \cache_memory.write_access  & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:121.23-121.43" *) \cache_memory.ready ;
  assign \cache_memory.wtbuf_empty  = _0026_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:126.31-126.72" *) \cache_memory.buffer_empty ;
  assign _0027_ = _0084_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:136.34-136.52" *) \cache_memory.read_access ;
  assign _0028_ = _0027_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:136.34-136.63" *) _0085_;
  assign _0026_ = \cache_memory.buffer_empty  & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:136.68-136.94" *) \cache_memory.write_ready ;
  assign \cache_memory.replace_valid  = _0028_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:136.33-136.95" *) _0026_;
  assign _0021_ = \cache_memory.write_access  & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:174.27-174.52" *) _0091_;
  assign _0029_ = \cache_memory.write_hit_prev  & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:179.20-179.62" *) _0071_;
  assign \cache_memory.raw  = _0029_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:179.20-179.88" *) _0072_;
  assign _0030_ = _0091_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:196.17-196.36" *) _0085_;
  assign \cache_memory.hit  = _0030_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:196.17-196.45" *) _0086_;
  assign _0031_ = \cache_memory.hit  & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:204.25-204.42" *) \cache_memory.read_access ;
  assign _0032_ = _0087_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:204.47-204.74" *) \cache_memory.write_access ;
  assign _0033_ = \cache_memory.way_hit [0] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [0];
  assign _0034_ = \cache_memory.way_hit [0] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [1];
  assign _0035_ = \cache_memory.way_hit [0] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [2];
  assign _0036_ = \cache_memory.way_hit [0] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [3];
  assign _0037_ = \cache_memory.way_hit [0] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [4];
  assign _0038_ = \cache_memory.way_hit [0] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [5];
  assign _0039_ = \cache_memory.way_hit [0] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [6];
  assign _0040_ = \cache_memory.way_hit [0] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [7];
  assign _0041_ = \cache_memory.way_hit [1] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [0];
  assign _0042_ = \cache_memory.way_hit [1] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [1];
  assign _0043_ = \cache_memory.way_hit [1] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [2];
  assign _0044_ = \cache_memory.way_hit [1] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [3];
  assign _0045_ = \cache_memory.way_hit [1] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [4];
  assign _0046_ = \cache_memory.way_hit [1] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [5];
  assign _0047_ = \cache_memory.way_hit [1] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [6];
  assign _0048_ = \cache_memory.way_hit [1] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:246.20-246.108" *) \cache_memory.line_wstrb [7];
  assign _0050_ = _0049_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0073_;
  assign _0051_ = _0049_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0074_;
  assign _0052_ = _0049_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0075_;
  assign _0053_ = _0049_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0076_;
  assign _0054_ = _0049_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0077_;
  assign _0055_ = _0049_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0078_;
  assign _0056_ = _0049_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0079_;
  assign _0049_ = \cache_memory.write_access  & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.47" *) \cache_memory.way_hit [0];
  assign _0057_ = _0049_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0080_;
  assign _0059_ = _0058_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0073_;
  assign _0060_ = _0058_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0074_;
  assign _0061_ = _0058_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0075_;
  assign _0062_ = _0058_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0076_;
  assign _0063_ = _0058_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0077_;
  assign _0064_ = _0058_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0078_;
  assign _0065_ = _0058_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0079_;
  assign _0058_ = \cache_memory.write_access  & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.47" *) \cache_memory.way_hit [1];
  assign _0066_ = _0058_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.22-247.89" *) _0080_;
  assign _0067_ = \cache_memory.wstrb_reg  & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:262.30-262.67" *) { 7'h00, \cache_memory.write_access  };
  assign _0068_ = \cache_memory.way_select [0] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:309.24-309.53" *) \cache_memory.replace_valid ;
  assign _0069_ = \cache_memory.way_select [1] & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:309.24-309.53" *) \cache_memory.replace_valid ;
  assign \cache_memory.way_hit [0] = _0081_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:317.35-317.77" *) \cache_memory.v [0];
  assign \cache_memory.way_hit [1] = _0082_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:317.35-317.77" *) \cache_memory.v [1];
  assign \cache_memory.write_access  = \cache_memory.wstrb_reg  & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:91.95-91.117" *) \cache_memory.valid_reg ;
  assign \cache_memory.read_access  = _0083_ & (* src = "iob-cache.v:167.4-210.8|cache-memory.v:92.94-92.117" *) \cache_memory.valid_reg ;
  assign _0070_ = | { \cache_memory.replace_valid , \cache_memory.invalidate  };
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:293.15-297.61" *)
  always @(posedge \cache_memory.clk )
    if (\cache_memory.invalidate ) \cache_memory.v [1] <= 1'h0;
    else \cache_memory.v [1] <= _0093_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:293.15-297.61" *)
  always @(posedge \cache_memory.clk )
    if (\cache_memory.invalidate ) \cache_memory.v [0] <= 1'h0;
    else \cache_memory.v [0] <= _0092_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:280.12-289.15" *)
  always @(posedge \cache_memory.clk , posedge \cache_memory.reset )
    if (\cache_memory.reset ) \cache_memory.v_reg  <= 8'h00;
    else if (_0070_) \cache_memory.v_reg  <= _0020_;
  assign _0071_ = \cache_memory.way_hit_prev  == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:179.38-179.61" *) \cache_memory.way_hit ;
  assign _0072_ = \cache_memory.offset_prev  == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:179.66-179.87" *) \cache_memory.addr_reg [2:0];
  assign _0073_ = ! (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *) \cache_memory.addr_reg [2:0];
  assign _0074_ = 3'h1 == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *) \cache_memory.addr_reg [2:0];
  assign _0075_ = 3'h2 == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *) \cache_memory.addr_reg [2:0];
  assign _0076_ = 3'h3 == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *) \cache_memory.addr_reg [2:0];
  assign _0077_ = 3'h4 == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *) \cache_memory.addr_reg [2:0];
  assign _0078_ = 3'h5 == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *) \cache_memory.addr_reg [2:0];
  assign _0079_ = 3'h6 == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *) \cache_memory.addr_reg [2:0];
  assign _0080_ = 3'h7 == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.51-247.88" *) \cache_memory.addr_reg [2:0];
  assign _0081_ = \cache_memory.addr_reg [7:5] == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:317.36-317.69" *) \cache_memory.line_tag [2:0];
  assign _0082_ = \cache_memory.addr_reg [7:5] == (* src = "iob-cache.v:167.4-210.8|cache-memory.v:317.36-317.69" *) \cache_memory.line_tag [5:3];
  assign _0083_ = ! (* src = "iob-cache.v:167.4-210.8|cache-memory.v:92.94-92.105" *) \cache_memory.wstrb_reg ;
  assign \cache_memory.write_valid  = ~ (* src = "iob-cache.v:167.4-210.8|cache-memory.v:129.31-129.44" *) \cache_memory.buffer_empty ;
  assign _0084_ = ~ (* src = "iob-cache.v:167.4-210.8|cache-memory.v:136.34-136.38" *) \cache_memory.hit ;
  assign _0085_ = ~ (* src = "iob-cache.v:167.4-210.8|cache-memory.v:136.55-136.63" *) \cache_memory.replace ;
  assign _0086_ = ~ (* src = "iob-cache.v:167.4-210.8|cache-memory.v:196.40-196.44" *) \cache_memory.raw ;
  assign _0087_ = ~ (* src = "iob-cache.v:167.4-210.8|cache-memory.v:204.47-204.59" *) \cache_memory.buffer_full ;
  assign \cache_memory.ready  = _0031_ | (* src = "iob-cache.v:167.4-210.8|cache-memory.v:204.24-204.75" *) _0032_;
  assign _0088_ = \cache_memory.v_reg  | (* src = "iob-cache.v:167.4-210.8|cache-memory.v:286.26-286.83" *) _0096_;
  assign _0089_ = \cache_memory.reset  | (* src = "iob-cache.v:167.4-210.8|cache-memory.v:332.27-332.43" *) \cache_memory.invalidate ;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:173.7-178.10" *)
  always @(posedge \cache_memory.clk )
    \cache_memory.write_hit_prev  <= _0021_;
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:173.7-178.10" *)
  always @(posedge \cache_memory.clk )
    \cache_memory.offset_prev  <= \cache_memory.addr_reg [2:0];
  (* src = "iob-cache.v:167.4-210.8|cache-memory.v:173.7-178.10" *)
  always @(posedge \cache_memory.clk )
    \cache_memory.way_hit_prev  <= \cache_memory.way_hit ;
  assign _0090_ = \cache_memory.replace_valid  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:285.20-288.32|cache-memory.v:285.23-285.36" *) _0088_[7:0] : 8'hxx;
  assign _0020_ = \cache_memory.invalidate  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:283.20-288.32|cache-memory.v:283.24-283.34" *) 8'h00 : _0090_;
  assign \cache_memory.line_wstrb  = \cache_memory.replace  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:259.14-262.91|cache-memory.v:259.17-259.24" *) _0094_ : _0095_;
  assign _0091_ = | (* src = "iob-cache.v:167.4-210.8|cache-memory.v:174.43-174.51" *) \cache_memory.way_hit ;
  wire [7:0] _1590_ = \cache_memory.v_reg ;
  assign _0092_ = _1590_[$signed({ 30'h00000000, \cache_memory.addr [4:3] }) +: 1];
  wire [7:0] _1591_ = \cache_memory.v_reg ;
  assign _0093_ = _1591_[$signed(_0023_) +: 1];
  assign _0094_ = { 7'h00, \cache_memory.read_valid  } << (* src = "iob-cache.v:167.4-210.8|cache-memory.v:260.29-260.77" *) { 29'h00000000, \cache_memory.read_addr  };
  assign _0095_ = _0067_ << (* src = "iob-cache.v:167.4-210.8|cache-memory.v:262.29-262.90" *) { 29'h00000000, \cache_memory.addr_reg [2:0] };
  assign _0096_ = 32'd1 << (* src = "iob-cache.v:167.4-210.8|cache-memory.v:286.35-286.82" *) _0022_;
  assign { _0097_[127:8], \cache_memory.rdata  } = \cache_memory.line_rdata  >> (* src = "iob-cache.v:167.4-210.8|cache-memory.v:320.43-320.105" *) { _0024_[28:0], 3'h0 };
  assign _0098_ = _0050_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0099_ = _0051_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0100_ = _0052_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0101_ = _0053_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0102_ = _0054_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0103_ = _0055_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0104_ = _0056_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0105_ = _0057_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0106_ = _0059_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0107_ = _0060_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0108_ = _0061_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0109_ = _0062_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0110_ = _0063_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0111_ = _0064_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0112_ = _0065_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0113_ = _0066_ ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:247.21-247.109" *) \cache_memory.addr_reg [4:3] : \cache_memory.addr [4:3];
  assign _0114_ = \cache_memory.replace  ? (* src = "iob-cache.v:167.4-210.8|cache-memory.v:248.25-248.84" *) \cache_memory.read_rdata  : \cache_memory.wdata_reg ;
  assign _0118_ = \cache_memory.genblk1.write_throught_buffer.fifo_ocupancy  + (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:43.25-43.40|cache-memory.v:111.10-122.14" *) 32'd1;
  assign _0119_ = \cache_memory.genblk1.write_throught_buffer.write_en_int  & (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:42.19-42.46|cache-memory.v:111.10-122.14" *) _0128_;
  assign _0120_ = \cache_memory.genblk1.write_throught_buffer.read_en_int  & (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:48.19-48.46|cache-memory.v:111.10-122.14" *) _0129_;
  assign \cache_memory.genblk1.write_throught_buffer.write_en_int  = \cache_memory.genblk1.write_throught_buffer.write_en  & (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:58.26-58.42|cache-memory.v:111.10-122.14" *) _0130_;
  assign \cache_memory.genblk1.write_throught_buffer.read_en_int  = \cache_memory.genblk1.write_throught_buffer.read_en  & (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:70.26-70.42|cache-memory.v:111.10-122.14" *) _0131_;
  assign _0121_ = | { _0120_, _0119_ };
  assign _0122_ = { _0127_, _0120_, _0119_ } != 3'h2;
  assign _0123_ = { _0126_, _0119_ } != 2'h1;
  assign _0124_ = & { _0122_, _0121_ };
  assign _0125_ = & { _0121_, _0123_ };
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:37.4-54.9|cache-memory.v:111.10-122.14" *)
  always @(posedge \cache_memory.genblk1.write_throught_buffer.clk , posedge \cache_memory.genblk1.write_throught_buffer.rst )
    if (\cache_memory.genblk1.write_throught_buffer.rst ) \cache_memory.genblk1.write_throught_buffer.empty  <= 1'h1;
    else if (_0124_) \cache_memory.genblk1.write_throught_buffer.empty  <= _0115_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:37.4-54.9|cache-memory.v:111.10-122.14" *)
  always @(posedge \cache_memory.genblk1.write_throught_buffer.clk , posedge \cache_memory.genblk1.write_throught_buffer.rst )
    if (\cache_memory.genblk1.write_throught_buffer.rst ) \cache_memory.genblk1.write_throught_buffer.full  <= 1'h0;
    else if (_0125_) \cache_memory.genblk1.write_throught_buffer.full  <= _0117_;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:37.4-54.9|cache-memory.v:111.10-122.14" *)
  always @(posedge \cache_memory.genblk1.write_throught_buffer.clk , posedge \cache_memory.genblk1.write_throught_buffer.rst )
    if (\cache_memory.genblk1.write_throught_buffer.rst ) \cache_memory.genblk1.write_throught_buffer.fifo_ocupancy  <= 32'd0;
    else if (_0121_) \cache_memory.genblk1.write_throught_buffer.fifo_ocupancy  <= _0116_;
  assign _0126_ = \cache_memory.genblk1.write_throught_buffer.fifo_ocupancy  == (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:44.13-44.44|cache-memory.v:111.10-122.14" *) 32'd31;
  assign _0127_ = \cache_memory.genblk1.write_throught_buffer.fifo_ocupancy  == (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:50.13-50.31|cache-memory.v:111.10-122.14" *) 32'd1;
  assign _0128_ = ! (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:42.34-42.46|cache-memory.v:111.10-122.14" *) \cache_memory.genblk1.write_throught_buffer.read_en_int ;
  assign _0129_ = ! (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:48.33-48.46|cache-memory.v:111.10-122.14" *) \cache_memory.genblk1.write_throught_buffer.write_en_int ;
  assign _0130_ = ~ (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:58.37-58.42|cache-memory.v:111.10-122.14" *) \cache_memory.genblk1.write_throught_buffer.full ;
  assign _0131_ = ~ (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:70.36-70.42|cache-memory.v:111.10-122.14" *) \cache_memory.genblk1.write_throught_buffer.empty ;
  assign _0132_ = _0120_ ? (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:48.19-48.46|iob_sync_fifo.v:48.15-54.9|cache-memory.v:111.10-122.14" *) 1'h0 : 1'hx;
  assign _0133_ = _0126_ ? (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:44.13-44.44|iob_sync_fifo.v:44.9-45.24|cache-memory.v:111.10-122.14" *) 1'h1 : 1'hx;
  assign _0117_ = _0119_ ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:42.19-42.46|iob_sync_fifo.v:42.15-54.9|cache-memory.v:111.10-122.14" *) _0133_ : _0132_;
  assign _0134_ = _0127_ ? (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:50.13-50.31|iob_sync_fifo.v:50.9-51.25|cache-memory.v:111.10-122.14" *) 1'h1 : 1'hx;
  assign _0135_ = _0120_ ? (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:48.19-48.46|iob_sync_fifo.v:48.15-54.9|cache-memory.v:111.10-122.14" *) _0134_ : 1'hx;
  assign _0115_ = _0119_ ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:42.19-42.46|iob_sync_fifo.v:42.15-54.9|cache-memory.v:111.10-122.14" *) 1'h0 : _0135_;
  assign _0136_ = _0120_ ? (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:48.19-48.46|iob_sync_fifo.v:48.15-54.9|cache-memory.v:111.10-122.14" *) _0137_ : 32'hxxxxxxxx;
  assign _0116_ = _0119_ ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:42.19-42.46|iob_sync_fifo.v:42.15-54.9|cache-memory.v:111.10-122.14" *) _0118_ : _0136_;
  assign _0137_ = \cache_memory.genblk1.write_throught_buffer.fifo_ocupancy  - (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:49.25-49.40|cache-memory.v:111.10-122.14" *) 32'd1;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (\cache_memory.genblk1.write_throught_buffer.fifo_ram.r_en ) \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_data  <= _0141_;
  assign _0190_ = ~ _0138_[0];
  assign _0191_ = ~ _0138_[1];
  assign _0192_ = ~ _0138_[2];
  assign _0193_ = ~ _0138_[3];
  assign _0194_ = ~ _0138_[4];
  assign _0142_ = _0190_ & _0191_;
  assign _0143_ = _0193_ & _0194_;
  assign _0144_ = _0192_ & _0143_;
  assign _0145_ = _0142_ & _0144_;
  assign _0146_ = _0138_[0] & _0191_;
  assign _0147_ = _0146_ & _0144_;
  assign _0148_ = _0190_ & _0138_[1];
  assign _0149_ = _0148_ & _0144_;
  assign _0150_ = _0138_[0] & _0138_[1];
  assign _0151_ = _0150_ & _0144_;
  assign _0152_ = _0138_[2] & _0143_;
  assign _0153_ = _0142_ & _0152_;
  assign _0154_ = _0146_ & _0152_;
  assign _0155_ = _0148_ & _0152_;
  assign _0156_ = _0150_ & _0152_;
  assign _0157_ = _0138_[3] & _0194_;
  assign _0158_ = _0192_ & _0157_;
  assign _0159_ = _0142_ & _0158_;
  assign _0160_ = _0146_ & _0158_;
  assign _0161_ = _0148_ & _0158_;
  assign _0162_ = _0150_ & _0158_;
  assign _0163_ = _0138_[2] & _0157_;
  assign _0164_ = _0142_ & _0163_;
  assign _0165_ = _0146_ & _0163_;
  assign _0166_ = _0148_ & _0163_;
  assign _0167_ = _0150_ & _0163_;
  assign _0168_ = _0193_ & _0138_[4];
  assign _0169_ = _0192_ & _0168_;
  assign _0170_ = _0142_ & _0169_;
  assign _0171_ = _0146_ & _0169_;
  assign _0172_ = _0148_ & _0169_;
  assign _0173_ = _0150_ & _0169_;
  assign _0174_ = _0138_[2] & _0168_;
  assign _0175_ = _0142_ & _0174_;
  assign _0176_ = _0146_ & _0174_;
  assign _0177_ = _0148_ & _0174_;
  assign _0178_ = _0150_ & _0174_;
  assign _0179_ = _0138_[3] & _0138_[4];
  assign _0180_ = _0192_ & _0179_;
  assign _0181_ = _0142_ & _0180_;
  assign _0182_ = _0146_ & _0180_;
  assign _0183_ = _0148_ & _0180_;
  assign _0184_ = _0150_ & _0180_;
  assign _0185_ = _0138_[2] & _0179_;
  assign _0186_ = _0142_ & _0185_;
  assign _0187_ = _0146_ & _0185_;
  assign _0188_ = _0148_ & _0185_;
  assign _0189_ = _0150_ & _0185_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0256_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[9]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0255_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[8]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0254_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[7]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0253_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[6]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0252_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[5]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0251_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[4]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0250_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[3]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0249_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[31]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0248_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[30]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0247_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[2]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0246_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[29]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0245_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[28]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0244_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[27]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0243_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[26]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0242_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[25]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0241_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[24]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0240_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[23]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0239_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[22]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0238_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[21]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0237_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[20]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0236_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[1]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0235_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[19]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0234_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[18]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0233_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[17]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0232_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[16]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0231_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[15]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0230_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[14]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0229_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[13]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0228_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[12]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0227_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[11]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0226_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[10]  <= _0139_;
  always @(posedge \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk )
    if (_0225_) \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[0]  <= _0139_;
  assign _0141_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [4] ? _0196_ : _0195_;
  assign _0195_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [3] ? _0198_ : _0197_;
  assign _0196_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [3] ? _0200_ : _0199_;
  assign _0197_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [2] ? _0202_ : _0201_;
  assign _0198_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [2] ? _0204_ : _0203_;
  assign _0199_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [2] ? _0206_ : _0205_;
  assign _0200_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [2] ? _0208_ : _0207_;
  assign _0201_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [1] ? _0210_ : _0209_;
  assign _0202_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [1] ? _0212_ : _0211_;
  assign _0203_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [1] ? _0214_ : _0213_;
  assign _0204_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [1] ? _0216_ : _0215_;
  assign _0205_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [1] ? _0218_ : _0217_;
  assign _0206_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [1] ? _0220_ : _0219_;
  assign _0207_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [1] ? _0222_ : _0221_;
  assign _0208_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [1] ? _0224_ : _0223_;
  assign _0209_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[1]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[0] ;
  assign _0219_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[21]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[20] ;
  assign _0220_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[23]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[22] ;
  assign _0221_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[25]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[24] ;
  assign _0222_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[27]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[26] ;
  assign _0223_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[29]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[28] ;
  assign _0224_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[31]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[30] ;
  assign _0210_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[3]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[2] ;
  assign _0211_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[5]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[4] ;
  assign _0212_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[7]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[6] ;
  assign _0213_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[9]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[8] ;
  assign _0214_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[11]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[10] ;
  assign _0215_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[13]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[12] ;
  assign _0216_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[15]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[14] ;
  assign _0217_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[17]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[16] ;
  assign _0218_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[19]  : \cache_memory.genblk1.write_throught_buffer.fifo_ram.mem[18] ;
  assign _0225_ = _0145_ & _0140_[16];
  assign _0226_ = _0161_ & _0140_[16];
  assign _0227_ = _0162_ & _0140_[16];
  assign _0228_ = _0164_ & _0140_[16];
  assign _0229_ = _0165_ & _0140_[16];
  assign _0230_ = _0166_ & _0140_[16];
  assign _0231_ = _0167_ & _0140_[16];
  assign _0232_ = _0170_ & _0140_[16];
  assign _0233_ = _0171_ & _0140_[16];
  assign _0234_ = _0172_ & _0140_[16];
  assign _0235_ = _0173_ & _0140_[16];
  assign _0236_ = _0147_ & _0140_[16];
  assign _0237_ = _0175_ & _0140_[16];
  assign _0238_ = _0176_ & _0140_[16];
  assign _0239_ = _0177_ & _0140_[16];
  assign _0240_ = _0178_ & _0140_[16];
  assign _0241_ = _0181_ & _0140_[16];
  assign _0242_ = _0182_ & _0140_[16];
  assign _0243_ = _0183_ & _0140_[16];
  assign _0244_ = _0184_ & _0140_[16];
  assign _0245_ = _0186_ & _0140_[16];
  assign _0246_ = _0187_ & _0140_[16];
  assign _0247_ = _0149_ & _0140_[16];
  assign _0248_ = _0188_ & _0140_[16];
  assign _0249_ = _0189_ & _0140_[16];
  assign _0250_ = _0151_ & _0140_[16];
  assign _0251_ = _0153_ & _0140_[16];
  assign _0252_ = _0154_ & _0140_[16];
  assign _0253_ = _0155_ & _0140_[16];
  assign _0254_ = _0156_ & _0140_[16];
  assign _0255_ = _0159_ & _0140_[16];
  assign _0256_ = _0160_ & _0140_[16];
  assign _0140_[16] = \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:28.6-29.30|iob_2p_ram.v:28.9-28.13|cache-memory.v:111.10-122.14" *) 1'h1 : 1'h0;
  assign _0139_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:28.6-29.30|iob_2p_ram.v:28.9-28.13|cache-memory.v:111.10-122.14" *) \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_data  : 17'hxxxxx;
  assign _0138_ = \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:86.10-95.3|iob_2p_ram.v:28.6-29.30|iob_2p_ram.v:28.9-28.13|cache-memory.v:111.10-122.14" *) \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_addr  : 5'hxx;
  assign _0257_ = \cache_memory.genblk1.write_throught_buffer.rptr_counter.data_out  + (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:73.33-78.41|bin_counter.v:15.19-15.34|cache-memory.v:111.10-122.14" *) 1'h1;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:73.33-78.41|bin_counter.v:11.5-15.35|cache-memory.v:111.10-122.14" *)
  always @(posedge \cache_memory.genblk1.write_throught_buffer.rptr_counter.clk , posedge \cache_memory.genblk1.write_throught_buffer.rptr_counter.rst )
    if (\cache_memory.genblk1.write_throught_buffer.rptr_counter.rst ) \cache_memory.genblk1.write_throught_buffer.rptr_counter.data_out  <= 5'h00;
    else if (\cache_memory.genblk1.write_throught_buffer.rptr_counter.en ) \cache_memory.genblk1.write_throught_buffer.rptr_counter.data_out  <= _0257_;
  assign _0258_ = \cache_memory.genblk1.write_throught_buffer.wptr_counter.data_out  + (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:61.33-66.41|bin_counter.v:15.19-15.34|cache-memory.v:111.10-122.14" *) 1'h1;
  (* src = "iob-cache.v:167.4-210.8|iob_sync_fifo.v:61.33-66.41|bin_counter.v:11.5-15.35|cache-memory.v:111.10-122.14" *)
  always @(posedge \cache_memory.genblk1.write_throught_buffer.wptr_counter.clk , posedge \cache_memory.genblk1.write_throught_buffer.wptr_counter.rst )
    if (\cache_memory.genblk1.write_throught_buffer.wptr_counter.rst ) \cache_memory.genblk1.write_throught_buffer.wptr_counter.data_out  <= 5'h00;
    else if (\cache_memory.genblk1.write_throught_buffer.wptr_counter.en ) \cache_memory.genblk1.write_throught_buffer.wptr_counter.data_out  <= _0258_;
  assign \cache_memory.genblk7.replacement_policy_algorithm.way_select [1] = _0259_ & (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:108.37-108.68|cache-memory.v:329.12-338.16" *) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_out [0];
  assign _0259_ = ~ (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:108.37-108.48|cache-memory.v:329.12-338.16" *) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_out [1];
  assign \cache_memory.genblk7.replacement_policy_algorithm.way_select [0] = ~ (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:110.34-110.45|cache-memory.v:329.12-338.16" *) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_out [0];
  assign _0260_ = \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_out  | (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:104.62-104.79|cache-memory.v:329.12-338.16" *) \cache_memory.genblk7.replacement_policy_algorithm.way_hit ;
  assign _0261_ = & (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:104.29-104.49|cache-memory.v:329.12-338.16" *) _0260_;
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_in  = _0261_ ? (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:104.28-104.79|cache-memory.v:329.12-338.16" *) \cache_memory.genblk7.replacement_policy_algorithm.way_hit  : _0260_;
  assign _0262_ = & { _0269_, \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.we  };
  assign _0263_ = & { _0268_, \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.we  };
  assign _0264_ = & { _0267_, \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.we  };
  assign _0265_ = & { _0266_, \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.we  };
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:27.10-32.38|cache-memory.v:329.12-338.16" *)
  always @(posedge \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.clk )
    if (\cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.rst ) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[3]  <= 2'h0;
    else if (_0262_) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[3]  <= \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.w_data ;
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:27.10-32.38|cache-memory.v:329.12-338.16" *)
  always @(posedge \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.clk )
    if (\cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.rst ) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[2]  <= 2'h0;
    else if (_0263_) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[2]  <= \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.w_data ;
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:27.10-32.38|cache-memory.v:329.12-338.16" *)
  always @(posedge \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.clk )
    if (\cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.rst ) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[1]  <= 2'h0;
    else if (_0264_) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[1]  <= \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.w_data ;
  (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:27.10-32.38|cache-memory.v:329.12-338.16" *)
  always @(posedge \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.clk )
    if (\cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.rst ) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[0]  <= 2'h0;
    else if (_0265_) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[0]  <= \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.w_data ;
  function [1:0] _1050_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:0.0-0.0|cache-memory.v:329.12-338.16" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1050_ = b[1:0];
      4'b??1?:
        _1050_ = b[3:2];
      4'b?1??:
        _1050_ = b[5:4];
      4'b1???:
        _1050_ = b[7:6];
      default:
        _1050_ = a;
    endcase
  endfunction
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.r_data  = _1050_(2'hx, { \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[0] , \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[1] , \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[2] , \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.reg_file[3]  }, { _0266_, _0267_, _0268_, _0269_ });
  assign _0269_ = \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.addr  == (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:0.0-0.0|cache-memory.v:329.12-338.16" *) 2'h3;
  assign _0268_ = \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.addr  == (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:0.0-0.0|cache-memory.v:329.12-338.16" *) 2'h2;
  assign _0267_ = \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.addr  == (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:0.0-0.0|cache-memory.v:329.12-338.16" *) 2'h1;
  assign _0266_ = ! (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:118.12-127.16|iob_sp_reg_file.v:0.0-0.0|cache-memory.v:329.12-338.16" *) \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.addr ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.bin  = \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.onehot  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|replacement-policy.v:133.12-137.20|onehot-to-bin-encoder.v:21.9-21.44|onehot-to-bin-encoder.v:21.13-21.22|cache-memory.v:329.12-338.16" *) 1'h1 : 1'h0;
  always @(posedge \cache_memory.genblk7.tag_mem_block[0].tag_memory.clk )
    if (_0277_) \cache_memory.genblk7.tag_mem_block[0].tag_memory.dout  <= _0287_;
  assign _0284_ = \cache_memory.genblk7.tag_mem_block[0].tag_memory.addr  == _0270_;
  assign _0279_ = _0272_[2] & _0284_;
  assign _0287_ = _0279_ ? 3'hx : _0276_;
  assign _0285_ = ~ _0270_[0];
  assign _0286_ = ~ _0270_[1];
  assign _0280_ = _0285_ & _0286_;
  assign _0281_ = _0270_[0] & _0286_;
  assign _0282_ = _0285_ & _0270_[1];
  assign _0283_ = _0270_[0] & _0270_[1];
  assign _0278_ = ~ \cache_memory.genblk7.tag_mem_block[0].tag_memory.we ;
  assign _0277_ = & { _0278_, \cache_memory.genblk7.tag_mem_block[0].tag_memory.en  };
  always @(posedge \cache_memory.genblk7.tag_mem_block[0].tag_memory.clk )
    if (_0293_) \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[3]  <= _0271_;
  always @(posedge \cache_memory.genblk7.tag_mem_block[0].tag_memory.clk )
    if (_0292_) \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[2]  <= _0271_;
  always @(posedge \cache_memory.genblk7.tag_mem_block[0].tag_memory.clk )
    if (_0291_) \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[1]  <= _0271_;
  always @(posedge \cache_memory.genblk7.tag_mem_block[0].tag_memory.clk )
    if (_0290_) \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[0]  <= _0271_;
  assign _0276_ = \cache_memory.genblk7.tag_mem_block[0].tag_memory.addr [1] ? _0289_ : _0288_;
  assign _0288_ = \cache_memory.genblk7.tag_mem_block[0].tag_memory.addr [0] ? \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[1]  : \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[0] ;
  assign _0289_ = \cache_memory.genblk7.tag_mem_block[0].tag_memory.addr [0] ? \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[3]  : \cache_memory.genblk7.tag_mem_block[0].tag_memory.ram[2] ;
  assign _0290_ = _0280_ & _0272_[2];
  assign _0291_ = _0281_ & _0272_[2];
  assign _0292_ = _0282_ & _0272_[2];
  assign _0293_ = _0283_ & _0272_[2];
  assign _0275_[2] = \cache_memory.genblk7.tag_mem_block[0].tag_memory.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:32.12-32.14|iob_sp_ram.v:32.8-35.28|cache-memory.v:305.15-313.19" *) 1'h1 : 1'h0;
  assign _0274_ = \cache_memory.genblk7.tag_mem_block[0].tag_memory.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:32.12-32.14|iob_sp_ram.v:32.8-35.28|cache-memory.v:305.15-313.19" *) \cache_memory.genblk7.tag_mem_block[0].tag_memory.din  : 3'hx;
  assign _0273_ = \cache_memory.genblk7.tag_mem_block[0].tag_memory.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:32.12-32.14|iob_sp_ram.v:32.8-35.28|cache-memory.v:305.15-313.19" *) \cache_memory.genblk7.tag_mem_block[0].tag_memory.addr  : 2'hx;
  assign _0272_[2] = \cache_memory.genblk7.tag_mem_block[0].tag_memory.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:31.9-31.11|iob_sp_ram.v:31.6-35.28|cache-memory.v:305.15-313.19" *) _0275_[2] : 1'h0;
  assign _0271_ = \cache_memory.genblk7.tag_mem_block[0].tag_memory.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:31.9-31.11|iob_sp_ram.v:31.6-35.28|cache-memory.v:305.15-313.19" *) _0274_ : 3'hx;
  assign _0270_ = \cache_memory.genblk7.tag_mem_block[0].tag_memory.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:31.9-31.11|iob_sp_ram.v:31.6-35.28|cache-memory.v:305.15-313.19" *) _0273_ : 2'hx;
  always @(posedge \cache_memory.genblk7.tag_mem_block[1].tag_memory.clk )
    if (_0301_) \cache_memory.genblk7.tag_mem_block[1].tag_memory.dout  <= _0311_;
  assign _0308_ = \cache_memory.genblk7.tag_mem_block[1].tag_memory.addr  == _0294_;
  assign _0303_ = _0296_[2] & _0308_;
  assign _0311_ = _0303_ ? 3'hx : _0300_;
  assign _0309_ = ~ _0294_[0];
  assign _0310_ = ~ _0294_[1];
  assign _0304_ = _0309_ & _0310_;
  assign _0305_ = _0294_[0] & _0310_;
  assign _0306_ = _0309_ & _0294_[1];
  assign _0307_ = _0294_[0] & _0294_[1];
  assign _0302_ = ~ \cache_memory.genblk7.tag_mem_block[1].tag_memory.we ;
  assign _0301_ = & { _0302_, \cache_memory.genblk7.tag_mem_block[1].tag_memory.en  };
  always @(posedge \cache_memory.genblk7.tag_mem_block[1].tag_memory.clk )
    if (_0317_) \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[3]  <= _0295_;
  always @(posedge \cache_memory.genblk7.tag_mem_block[1].tag_memory.clk )
    if (_0316_) \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[2]  <= _0295_;
  always @(posedge \cache_memory.genblk7.tag_mem_block[1].tag_memory.clk )
    if (_0315_) \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[1]  <= _0295_;
  always @(posedge \cache_memory.genblk7.tag_mem_block[1].tag_memory.clk )
    if (_0314_) \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[0]  <= _0295_;
  assign _0300_ = \cache_memory.genblk7.tag_mem_block[1].tag_memory.addr [1] ? _0313_ : _0312_;
  assign _0312_ = \cache_memory.genblk7.tag_mem_block[1].tag_memory.addr [0] ? \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[1]  : \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[0] ;
  assign _0313_ = \cache_memory.genblk7.tag_mem_block[1].tag_memory.addr [0] ? \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[3]  : \cache_memory.genblk7.tag_mem_block[1].tag_memory.ram[2] ;
  assign _0314_ = _0304_ & _0296_[2];
  assign _0315_ = _0305_ & _0296_[2];
  assign _0316_ = _0306_ & _0296_[2];
  assign _0317_ = _0307_ & _0296_[2];
  assign _0299_[2] = \cache_memory.genblk7.tag_mem_block[1].tag_memory.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:32.12-32.14|iob_sp_ram.v:32.8-35.28|cache-memory.v:305.15-313.19" *) 1'h1 : 1'h0;
  assign _0298_ = \cache_memory.genblk7.tag_mem_block[1].tag_memory.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:32.12-32.14|iob_sp_ram.v:32.8-35.28|cache-memory.v:305.15-313.19" *) \cache_memory.genblk7.tag_mem_block[1].tag_memory.din  : 3'hx;
  assign _0297_ = \cache_memory.genblk7.tag_mem_block[1].tag_memory.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:32.12-32.14|iob_sp_ram.v:32.8-35.28|cache-memory.v:305.15-313.19" *) \cache_memory.genblk7.tag_mem_block[1].tag_memory.addr  : 2'hx;
  assign _0296_[2] = \cache_memory.genblk7.tag_mem_block[1].tag_memory.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:31.9-31.11|iob_sp_ram.v:31.6-35.28|cache-memory.v:305.15-313.19" *) _0299_[2] : 1'h0;
  assign _0295_ = \cache_memory.genblk7.tag_mem_block[1].tag_memory.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:31.9-31.11|iob_sp_ram.v:31.6-35.28|cache-memory.v:305.15-313.19" *) _0298_ : 3'hx;
  assign _0294_ = \cache_memory.genblk7.tag_mem_block[1].tag_memory.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|iob_sp_ram.v:31.9-31.11|iob_sp_ram.v:31.6-35.28|cache-memory.v:305.15-313.19" *) _0297_ : 2'hx;
  assign \cache_memory.genblk7.way_hit_encoder.bin  = \cache_memory.genblk7.way_hit_encoder.onehot  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|onehot-to-bin-encoder.v:21.13-21.22|onehot-to-bin-encoder.v:21.9-21.44|cache-memory.v:344.12-348.16" *) 1'h1 : 1'h0;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0325_) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0335_;
  assign _0332_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0318_;
  assign _0327_ = _0320_[7] & _0332_;
  assign _0335_ = _0327_ ? 8'hxx : _0324_;
  assign _0333_ = ~ _0318_[0];
  assign _0334_ = ~ _0318_[1];
  assign _0328_ = _0333_ & _0334_;
  assign _0329_ = _0318_[0] & _0334_;
  assign _0330_ = _0333_ & _0318_[1];
  assign _0331_ = _0318_[0] & _0318_[1];
  assign _0326_ = ~ \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0325_ = & { _0326_, \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0341_) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0319_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0340_) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0319_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0339_) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0319_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0338_) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0319_;
  assign _0324_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0337_ : _0336_;
  assign _0336_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0337_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0338_ = _0328_ & _0320_[7];
  assign _0339_ = _0329_ & _0320_[7];
  assign _0340_ = _0330_ & _0320_[7];
  assign _0341_ = _0331_ & _0320_[7];
  assign _0323_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0322_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0321_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0320_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0323_[7] : 1'h0;
  assign _0319_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0322_ : 8'hxx;
  assign _0318_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0321_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0349_) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0359_;
  assign _0356_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0342_;
  assign _0351_ = _0344_[7] & _0356_;
  assign _0359_ = _0351_ ? 8'hxx : _0348_;
  assign _0357_ = ~ _0342_[0];
  assign _0358_ = ~ _0342_[1];
  assign _0352_ = _0357_ & _0358_;
  assign _0353_ = _0342_[0] & _0358_;
  assign _0354_ = _0357_ & _0342_[1];
  assign _0355_ = _0342_[0] & _0342_[1];
  assign _0350_ = ~ \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0349_ = & { _0350_, \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0365_) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0343_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0364_) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0343_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0363_) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0343_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0362_) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0343_;
  assign _0348_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0361_ : _0360_;
  assign _0360_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0361_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0362_ = _0352_ & _0344_[7];
  assign _0363_ = _0353_ & _0344_[7];
  assign _0364_ = _0354_ & _0344_[7];
  assign _0365_ = _0355_ & _0344_[7];
  assign _0347_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0346_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0345_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0344_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0347_[7] : 1'h0;
  assign _0343_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0346_ : 8'hxx;
  assign _0342_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0345_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0373_) \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0383_;
  assign _0380_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0366_;
  assign _0375_ = _0368_[7] & _0380_;
  assign _0383_ = _0375_ ? 8'hxx : _0372_;
  assign _0381_ = ~ _0366_[0];
  assign _0382_ = ~ _0366_[1];
  assign _0376_ = _0381_ & _0382_;
  assign _0377_ = _0366_[0] & _0382_;
  assign _0378_ = _0381_ & _0366_[1];
  assign _0379_ = _0366_[0] & _0366_[1];
  assign _0374_ = ~ \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0373_ = & { _0374_, \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0389_) \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0367_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0388_) \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0367_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0387_) \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0367_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0386_) \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0367_;
  assign _0372_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0385_ : _0384_;
  assign _0384_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0385_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0386_ = _0376_ & _0368_[7];
  assign _0387_ = _0377_ & _0368_[7];
  assign _0388_ = _0378_ & _0368_[7];
  assign _0389_ = _0379_ & _0368_[7];
  assign _0371_[7] = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0370_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0369_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0368_[7] = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0371_[7] : 1'h0;
  assign _0367_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0370_ : 8'hxx;
  assign _0366_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0369_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0397_) \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0407_;
  assign _0404_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0390_;
  assign _0399_ = _0392_[7] & _0404_;
  assign _0407_ = _0399_ ? 8'hxx : _0396_;
  assign _0405_ = ~ _0390_[0];
  assign _0406_ = ~ _0390_[1];
  assign _0400_ = _0405_ & _0406_;
  assign _0401_ = _0390_[0] & _0406_;
  assign _0402_ = _0405_ & _0390_[1];
  assign _0403_ = _0390_[0] & _0390_[1];
  assign _0398_ = ~ \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0397_ = & { _0398_, \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0413_) \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0391_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0412_) \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0391_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0411_) \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0391_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0410_) \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0391_;
  assign _0396_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0409_ : _0408_;
  assign _0408_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0409_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0410_ = _0400_ & _0392_[7];
  assign _0411_ = _0401_ & _0392_[7];
  assign _0412_ = _0402_ & _0392_[7];
  assign _0413_ = _0403_ & _0392_[7];
  assign _0395_[7] = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0394_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0393_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0392_[7] = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0395_[7] : 1'h0;
  assign _0391_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0394_ : 8'hxx;
  assign _0390_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0393_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0421_) \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0431_;
  assign _0428_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0414_;
  assign _0423_ = _0416_[7] & _0428_;
  assign _0431_ = _0423_ ? 8'hxx : _0420_;
  assign _0429_ = ~ _0414_[0];
  assign _0430_ = ~ _0414_[1];
  assign _0424_ = _0429_ & _0430_;
  assign _0425_ = _0414_[0] & _0430_;
  assign _0426_ = _0429_ & _0414_[1];
  assign _0427_ = _0414_[0] & _0414_[1];
  assign _0422_ = ~ \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0421_ = & { _0422_, \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0437_) \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0415_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0436_) \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0415_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0435_) \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0415_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0434_) \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0415_;
  assign _0420_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0433_ : _0432_;
  assign _0432_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0433_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0434_ = _0424_ & _0416_[7];
  assign _0435_ = _0425_ & _0416_[7];
  assign _0436_ = _0426_ & _0416_[7];
  assign _0437_ = _0427_ & _0416_[7];
  assign _0419_[7] = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0418_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0417_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0416_[7] = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0419_[7] : 1'h0;
  assign _0415_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0418_ : 8'hxx;
  assign _0414_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0417_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0445_) \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0455_;
  assign _0452_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0438_;
  assign _0447_ = _0440_[7] & _0452_;
  assign _0455_ = _0447_ ? 8'hxx : _0444_;
  assign _0453_ = ~ _0438_[0];
  assign _0454_ = ~ _0438_[1];
  assign _0448_ = _0453_ & _0454_;
  assign _0449_ = _0438_[0] & _0454_;
  assign _0450_ = _0453_ & _0438_[1];
  assign _0451_ = _0438_[0] & _0438_[1];
  assign _0446_ = ~ \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0445_ = & { _0446_, \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0461_) \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0439_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0460_) \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0439_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0459_) \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0439_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0458_) \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0439_;
  assign _0444_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0457_ : _0456_;
  assign _0456_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0457_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0458_ = _0448_ & _0440_[7];
  assign _0459_ = _0449_ & _0440_[7];
  assign _0460_ = _0450_ & _0440_[7];
  assign _0461_ = _0451_ & _0440_[7];
  assign _0443_[7] = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0442_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0441_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0440_[7] = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0443_[7] : 1'h0;
  assign _0439_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0442_ : 8'hxx;
  assign _0438_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0441_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0469_) \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0479_;
  assign _0476_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0462_;
  assign _0471_ = _0464_[7] & _0476_;
  assign _0479_ = _0471_ ? 8'hxx : _0468_;
  assign _0477_ = ~ _0462_[0];
  assign _0478_ = ~ _0462_[1];
  assign _0472_ = _0477_ & _0478_;
  assign _0473_ = _0462_[0] & _0478_;
  assign _0474_ = _0477_ & _0462_[1];
  assign _0475_ = _0462_[0] & _0462_[1];
  assign _0470_ = ~ \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0469_ = & { _0470_, \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0485_) \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0463_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0484_) \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0463_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0483_) \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0463_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0482_) \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0463_;
  assign _0468_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0481_ : _0480_;
  assign _0480_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0481_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0482_ = _0472_ & _0464_[7];
  assign _0483_ = _0473_ & _0464_[7];
  assign _0484_ = _0474_ & _0464_[7];
  assign _0485_ = _0475_ & _0464_[7];
  assign _0467_[7] = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0466_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0465_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0464_[7] = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0467_[7] : 1'h0;
  assign _0463_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0466_ : 8'hxx;
  assign _0462_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0465_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0493_) \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0503_;
  assign _0500_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0486_;
  assign _0495_ = _0488_[7] & _0500_;
  assign _0503_ = _0495_ ? 8'hxx : _0492_;
  assign _0501_ = ~ _0486_[0];
  assign _0502_ = ~ _0486_[1];
  assign _0496_ = _0501_ & _0502_;
  assign _0497_ = _0486_[0] & _0502_;
  assign _0498_ = _0501_ & _0486_[1];
  assign _0499_ = _0486_[0] & _0486_[1];
  assign _0494_ = ~ \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0493_ = & { _0494_, \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0509_) \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0487_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0508_) \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0487_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0507_) \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0487_;
  always @(posedge \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0506_) \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0487_;
  assign _0492_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0505_ : _0504_;
  assign _0504_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0505_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0506_ = _0496_ & _0488_[7];
  assign _0507_ = _0497_ & _0488_[7];
  assign _0508_ = _0498_ & _0488_[7];
  assign _0509_ = _0499_ & _0488_[7];
  assign _0491_[7] = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0490_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0489_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0488_[7] = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0491_[7] : 1'h0;
  assign _0487_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0490_ : 8'hxx;
  assign _0486_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0489_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0517_) \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0527_;
  assign _0524_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0510_;
  assign _0519_ = _0512_[7] & _0524_;
  assign _0527_ = _0519_ ? 8'hxx : _0516_;
  assign _0525_ = ~ _0510_[0];
  assign _0526_ = ~ _0510_[1];
  assign _0520_ = _0525_ & _0526_;
  assign _0521_ = _0510_[0] & _0526_;
  assign _0522_ = _0525_ & _0510_[1];
  assign _0523_ = _0510_[0] & _0510_[1];
  assign _0518_ = ~ \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0517_ = & { _0518_, \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0533_) \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0511_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0532_) \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0511_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0531_) \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0511_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0530_) \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0511_;
  assign _0516_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0529_ : _0528_;
  assign _0528_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0529_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0530_ = _0520_ & _0512_[7];
  assign _0531_ = _0521_ & _0512_[7];
  assign _0532_ = _0522_ & _0512_[7];
  assign _0533_ = _0523_ & _0512_[7];
  assign _0515_[7] = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0514_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0513_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0512_[7] = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0515_[7] : 1'h0;
  assign _0511_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0514_ : 8'hxx;
  assign _0510_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0513_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0541_) \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0551_;
  assign _0548_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0534_;
  assign _0543_ = _0536_[7] & _0548_;
  assign _0551_ = _0543_ ? 8'hxx : _0540_;
  assign _0549_ = ~ _0534_[0];
  assign _0550_ = ~ _0534_[1];
  assign _0544_ = _0549_ & _0550_;
  assign _0545_ = _0534_[0] & _0550_;
  assign _0546_ = _0549_ & _0534_[1];
  assign _0547_ = _0534_[0] & _0534_[1];
  assign _0542_ = ~ \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0541_ = & { _0542_, \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0557_) \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0535_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0556_) \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0535_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0555_) \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0535_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0554_) \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0535_;
  assign _0540_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0553_ : _0552_;
  assign _0552_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0553_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0554_ = _0544_ & _0536_[7];
  assign _0555_ = _0545_ & _0536_[7];
  assign _0556_ = _0546_ & _0536_[7];
  assign _0557_ = _0547_ & _0536_[7];
  assign _0539_[7] = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0538_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0537_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0536_[7] = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0539_[7] : 1'h0;
  assign _0535_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0538_ : 8'hxx;
  assign _0534_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0537_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0565_) \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0575_;
  assign _0572_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0558_;
  assign _0567_ = _0560_[7] & _0572_;
  assign _0575_ = _0567_ ? 8'hxx : _0564_;
  assign _0573_ = ~ _0558_[0];
  assign _0574_ = ~ _0558_[1];
  assign _0568_ = _0573_ & _0574_;
  assign _0569_ = _0558_[0] & _0574_;
  assign _0570_ = _0573_ & _0558_[1];
  assign _0571_ = _0558_[0] & _0558_[1];
  assign _0566_ = ~ \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0565_ = & { _0566_, \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0581_) \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0559_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0580_) \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0559_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0579_) \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0559_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0578_) \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0559_;
  assign _0564_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0577_ : _0576_;
  assign _0576_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0577_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0578_ = _0568_ & _0560_[7];
  assign _0579_ = _0569_ & _0560_[7];
  assign _0580_ = _0570_ & _0560_[7];
  assign _0581_ = _0571_ & _0560_[7];
  assign _0563_[7] = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0562_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0561_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0560_[7] = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0563_[7] : 1'h0;
  assign _0559_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0562_ : 8'hxx;
  assign _0558_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0561_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0589_) \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0599_;
  assign _0596_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0582_;
  assign _0591_ = _0584_[7] & _0596_;
  assign _0599_ = _0591_ ? 8'hxx : _0588_;
  assign _0597_ = ~ _0582_[0];
  assign _0598_ = ~ _0582_[1];
  assign _0592_ = _0597_ & _0598_;
  assign _0593_ = _0582_[0] & _0598_;
  assign _0594_ = _0597_ & _0582_[1];
  assign _0595_ = _0582_[0] & _0582_[1];
  assign _0590_ = ~ \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0589_ = & { _0590_, \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0605_) \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0583_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0604_) \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0583_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0603_) \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0583_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0602_) \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0583_;
  assign _0588_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0601_ : _0600_;
  assign _0600_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0601_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0602_ = _0592_ & _0584_[7];
  assign _0603_ = _0593_ & _0584_[7];
  assign _0604_ = _0594_ & _0584_[7];
  assign _0605_ = _0595_ & _0584_[7];
  assign _0587_[7] = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0586_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0585_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0584_[7] = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0587_[7] : 1'h0;
  assign _0583_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0586_ : 8'hxx;
  assign _0582_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0585_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0613_) \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0623_;
  assign _0620_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0606_;
  assign _0615_ = _0608_[7] & _0620_;
  assign _0623_ = _0615_ ? 8'hxx : _0612_;
  assign _0621_ = ~ _0606_[0];
  assign _0622_ = ~ _0606_[1];
  assign _0616_ = _0621_ & _0622_;
  assign _0617_ = _0606_[0] & _0622_;
  assign _0618_ = _0621_ & _0606_[1];
  assign _0619_ = _0606_[0] & _0606_[1];
  assign _0614_ = ~ \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0613_ = & { _0614_, \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0629_) \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0607_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0628_) \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0607_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0627_) \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0607_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0626_) \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0607_;
  assign _0612_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0625_ : _0624_;
  assign _0624_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0625_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0626_ = _0616_ & _0608_[7];
  assign _0627_ = _0617_ & _0608_[7];
  assign _0628_ = _0618_ & _0608_[7];
  assign _0629_ = _0619_ & _0608_[7];
  assign _0611_[7] = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0610_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0609_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0608_[7] = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0611_[7] : 1'h0;
  assign _0607_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0610_ : 8'hxx;
  assign _0606_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0609_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0637_) \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0647_;
  assign _0644_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0630_;
  assign _0639_ = _0632_[7] & _0644_;
  assign _0647_ = _0639_ ? 8'hxx : _0636_;
  assign _0645_ = ~ _0630_[0];
  assign _0646_ = ~ _0630_[1];
  assign _0640_ = _0645_ & _0646_;
  assign _0641_ = _0630_[0] & _0646_;
  assign _0642_ = _0645_ & _0630_[1];
  assign _0643_ = _0630_[0] & _0630_[1];
  assign _0638_ = ~ \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0637_ = & { _0638_, \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0653_) \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0631_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0652_) \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0631_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0651_) \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0631_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0650_) \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0631_;
  assign _0636_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0649_ : _0648_;
  assign _0648_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0649_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0650_ = _0640_ & _0632_[7];
  assign _0651_ = _0641_ & _0632_[7];
  assign _0652_ = _0642_ & _0632_[7];
  assign _0653_ = _0643_ & _0632_[7];
  assign _0635_[7] = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0634_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0633_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0632_[7] = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0635_[7] : 1'h0;
  assign _0631_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0634_ : 8'hxx;
  assign _0630_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0633_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0661_) \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0671_;
  assign _0668_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0654_;
  assign _0663_ = _0656_[7] & _0668_;
  assign _0671_ = _0663_ ? 8'hxx : _0660_;
  assign _0669_ = ~ _0654_[0];
  assign _0670_ = ~ _0654_[1];
  assign _0664_ = _0669_ & _0670_;
  assign _0665_ = _0654_[0] & _0670_;
  assign _0666_ = _0669_ & _0654_[1];
  assign _0667_ = _0654_[0] & _0654_[1];
  assign _0662_ = ~ \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0661_ = & { _0662_, \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0677_) \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0655_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0676_) \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0655_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0675_) \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0655_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0674_) \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0655_;
  assign _0660_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0673_ : _0672_;
  assign _0672_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0673_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0674_ = _0664_ & _0656_[7];
  assign _0675_ = _0665_ & _0656_[7];
  assign _0676_ = _0666_ & _0656_[7];
  assign _0677_ = _0667_ & _0656_[7];
  assign _0659_[7] = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0658_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0657_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0656_[7] = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0659_[7] : 1'h0;
  assign _0655_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0658_ : 8'hxx;
  assign _0654_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0657_ : 2'hx;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0685_) \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0695_;
  assign _0692_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  == _0678_;
  assign _0687_ = _0680_[7] & _0692_;
  assign _0695_ = _0687_ ? 8'hxx : _0684_;
  assign _0693_ = ~ _0678_[0];
  assign _0694_ = ~ _0678_[1];
  assign _0688_ = _0693_ & _0694_;
  assign _0689_ = _0678_[0] & _0694_;
  assign _0690_ = _0693_ & _0678_[1];
  assign _0691_ = _0678_[0] & _0678_[1];
  assign _0686_ = ~ \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  assign _0685_ = & { _0686_, \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  };
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0701_) \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0679_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0700_) \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0679_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0699_) \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0679_;
  always @(posedge \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk )
    if (_0698_) \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0679_;
  assign _0684_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [1] ? _0697_ : _0696_;
  assign _0696_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0697_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0698_ = _0688_ & _0680_[7];
  assign _0699_ = _0689_ & _0680_[7];
  assign _0700_ = _0690_ & _0680_[7];
  assign _0701_ = _0691_ & _0680_[7];
  assign _0683_[7] = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) 1'h1 : 1'h0;
  assign _0682_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  : 8'hxx;
  assign _0681_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:32.8-35.28|iob_sp_ram.v:32.12-32.14|cache-memory.v:243.15-250.14" *) \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  : 2'hx;
  assign _0680_[7] = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0683_[7] : 1'h0;
  assign _0679_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0682_ : 8'hxx;
  assign _0678_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:167.4-210.8|cache-memory.v:486.12-494.18|iob_sp_ram.v:31.6-35.28|iob_sp_ram.v:31.9-31.11|cache-memory.v:243.15-250.14" *) _0681_ : 2'hx;
  (* src = "iob-cache.v:121.4-149.8|front-end.v:134.3-188.8" *)
  always @(posedge \front_end.clk ) begin
    if (\front_end.data_ready ) \front_end.debug  <= _0702_;
  end
  
  always @(*) begin
    if (\front_end.debug == 2'b00) begin
      $display("FOUND");
    end
  end
  assign _0704_ = \front_end.addr  == (* src = "iob-cache.v:121.4-149.8|front-end.v:138.15-138.53" *) 8'h34;
  assign _0705_ = \front_end.data_rdata  == (* src = "iob-cache.v:121.4-149.8|front-end.v:138.57-138.77" *) 8'hef;
  assign _0706_ = _0704_ && (* src = "iob-cache.v:121.4-149.8|front-end.v:138.15-138.77" *) _0705_;
  assign \front_end.data_valid  = \front_end.valid  | (* src = "iob-cache.v:121.4-149.8|front-end.v:125.24-125.45" *) \front_end.valid_reg ;
  (* src = "iob-cache.v:121.4-149.8|front-end.v:99.4-116.9" *)
  always @(posedge \front_end.clk , posedge \front_end.reset )
    if (\front_end.reset ) \front_end.valid_reg  <= 1'h0;
    else \front_end.valid_reg  <= \front_end.valid ;
  (* src = "iob-cache.v:121.4-149.8|front-end.v:99.4-116.9" *)
  always @(posedge \front_end.clk , posedge \front_end.reset )
    if (\front_end.reset ) \front_end.addr_reg  <= 8'h00;
    else \front_end.addr_reg  <= \front_end.addr ;
  (* src = "iob-cache.v:121.4-149.8|front-end.v:99.4-116.9" *)
  always @(posedge \front_end.clk , posedge \front_end.reset )
    if (\front_end.reset ) \front_end.wdata_reg  <= 8'h00;
    else \front_end.wdata_reg  <= \front_end.wdata ;
  (* src = "iob-cache.v:121.4-149.8|front-end.v:99.4-116.9" *)
  always @(posedge \front_end.clk , posedge \front_end.reset )
    if (\front_end.reset ) \front_end.wstrb_reg  <= 1'h0;
    else \front_end.wstrb_reg  <= \front_end.wstrb ;
  assign _0703_ = _0706_ ? (* full_case = 32'd1 *) (* src = "iob-cache.v:121.4-149.8|front-end.v:138.11-181.18|front-end.v:138.15-138.77" *) 2'h3 : 2'h0;
  assign _0702_ = \front_end.wstrb  ? (* full_case = 32'd1 *) (* src = "iob-cache.v:121.4-149.8|front-end.v:137.9-187.13|front-end.v:137.13-137.23" *) 2'hx : _0703_;
  assign ctrl_rdata = 1'hx;
  assign ctrl_ready = 1'hx;
  assign force_inv_out = 1'h0;
  assign invalidate = 1'h0;
  assign \front_end.ctrl_addr  = 1'hx;
  assign \front_end.ctrl_valid  = 1'hx;
  assign \front_end.data_addr  = \front_end.addr ;
  assign \front_end.data_addr_reg  = \front_end.addr_reg ;
  assign \front_end.data_valid_reg  = \front_end.valid_reg ;
  assign \front_end.data_wdata_reg  = \front_end.wdata_reg ;
  assign \front_end.data_wstrb_reg  = \front_end.wstrb_reg ;
  assign \front_end.rdata  = \front_end.data_rdata ;
  assign \front_end.ready  = \front_end.data_ready ;
  assign \front_end.valid_int  = \front_end.valid ;
  assign \front_end.addr  = addr;
  assign \front_end.clk  = clk;
  assign ctrl_addr = \front_end.ctrl_addr ;
  assign \front_end.ctrl_rdata  = 1'hx;
  assign \front_end.ctrl_ready  = 1'hx;
  assign ctrl_valid = \front_end.ctrl_valid ;
  assign data_addr = \front_end.data_addr ;
  assign data_addr_reg = \front_end.data_addr_reg ;
  assign \front_end.data_rdata  = data_rdata;
  assign \front_end.data_ready  = data_ready;
  assign data_valid = \front_end.data_valid ;
  assign data_valid_reg = \front_end.data_valid_reg ;
  assign data_wdata_reg = \front_end.data_wdata_reg ;
  assign data_wstrb_reg = \front_end.data_wstrb_reg ;
  assign debug = \front_end.debug ;
  assign rdata = \front_end.rdata ;
  assign ready = \front_end.ready ;
  assign \front_end.reset  = reset;
  assign \front_end.valid  = valid;
  assign \front_end.wdata  = wdata;
  assign \front_end.wstrb  = wstrb;
  assign _0097_[7:0] = \cache_memory.rdata ;
  assign \cache_memory.index  = \cache_memory.addr [4:3];
  assign \cache_memory.index_reg  = \cache_memory.addr_reg [4:3];
  assign \cache_memory.offset  = \cache_memory.addr_reg [2:0];
  assign \cache_memory.read_hit  = 1'hx;
  assign \cache_memory.read_miss  = 1'hx;
  assign \cache_memory.replace_addr  = \cache_memory.addr ;
  assign \cache_memory.tag  = \cache_memory.addr_reg [7:5];
  assign \cache_memory.write_addr  = \cache_memory.buffer_dout [16:9];
  assign \cache_memory.write_hit  = 1'hx;
  assign \cache_memory.write_miss  = 1'hx;
  assign \cache_memory.write_wdata  = \cache_memory.buffer_dout [8:1];
  assign \cache_memory.write_wstrb  = \cache_memory.buffer_dout [0];
  assign \cache_memory.wtbuf_full  = \cache_memory.buffer_full ;
  assign _0680_[6:0] = { _0680_[7], _0680_[7], _0680_[7], _0680_[7], _0680_[7], _0680_[7], _0680_[7] };
  assign _0683_[6:0] = { _0683_[7], _0683_[7], _0683_[7], _0683_[7], _0683_[7], _0683_[7], _0683_[7] };
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.addr  = _0113_;
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [127:120] = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.we  = _0048_;
  assign _0656_[6:0] = { _0656_[7], _0656_[7], _0656_[7], _0656_[7], _0656_[7], _0656_[7], _0656_[7] };
  assign _0659_[6:0] = { _0659_[7], _0659_[7], _0659_[7], _0659_[7], _0659_[7], _0659_[7], _0659_[7] };
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.addr  = _0112_;
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [119:112] = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.we  = _0047_;
  assign _0632_[6:0] = { _0632_[7], _0632_[7], _0632_[7], _0632_[7], _0632_[7], _0632_[7], _0632_[7] };
  assign _0635_[6:0] = { _0635_[7], _0635_[7], _0635_[7], _0635_[7], _0635_[7], _0635_[7], _0635_[7] };
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.addr  = _0111_;
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [111:104] = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.we  = _0046_;
  assign _0608_[6:0] = { _0608_[7], _0608_[7], _0608_[7], _0608_[7], _0608_[7], _0608_[7], _0608_[7] };
  assign _0611_[6:0] = { _0611_[7], _0611_[7], _0611_[7], _0611_[7], _0611_[7], _0611_[7], _0611_[7] };
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.addr  = _0110_;
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [103:96] = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.we  = _0045_;
  assign _0584_[6:0] = { _0584_[7], _0584_[7], _0584_[7], _0584_[7], _0584_[7], _0584_[7], _0584_[7] };
  assign _0587_[6:0] = { _0587_[7], _0587_[7], _0587_[7], _0587_[7], _0587_[7], _0587_[7], _0587_[7] };
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.addr  = _0109_;
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [95:88] = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.we  = _0044_;
  assign _0560_[6:0] = { _0560_[7], _0560_[7], _0560_[7], _0560_[7], _0560_[7], _0560_[7], _0560_[7] };
  assign _0563_[6:0] = { _0563_[7], _0563_[7], _0563_[7], _0563_[7], _0563_[7], _0563_[7], _0563_[7] };
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.addr  = _0108_;
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [87:80] = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.we  = _0043_;
  assign _0536_[6:0] = { _0536_[7], _0536_[7], _0536_[7], _0536_[7], _0536_[7], _0536_[7], _0536_[7] };
  assign _0539_[6:0] = { _0539_[7], _0539_[7], _0539_[7], _0539_[7], _0539_[7], _0539_[7], _0539_[7] };
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.addr  = _0107_;
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [79:72] = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.we  = _0042_;
  assign _0512_[6:0] = { _0512_[7], _0512_[7], _0512_[7], _0512_[7], _0512_[7], _0512_[7], _0512_[7] };
  assign _0515_[6:0] = { _0515_[7], _0515_[7], _0515_[7], _0515_[7], _0515_[7], _0515_[7], _0515_[7] };
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.addr  = _0106_;
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [71:64] = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.we  = _0041_;
  assign _0488_[6:0] = { _0488_[7], _0488_[7], _0488_[7], _0488_[7], _0488_[7], _0488_[7], _0488_[7] };
  assign _0491_[6:0] = { _0491_[7], _0491_[7], _0491_[7], _0491_[7], _0491_[7], _0491_[7], _0491_[7] };
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.addr  = _0105_;
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [63:56] = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.we  = _0040_;
  assign _0464_[6:0] = { _0464_[7], _0464_[7], _0464_[7], _0464_[7], _0464_[7], _0464_[7], _0464_[7] };
  assign _0467_[6:0] = { _0467_[7], _0467_[7], _0467_[7], _0467_[7], _0467_[7], _0467_[7], _0467_[7] };
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.addr  = _0104_;
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [55:48] = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.we  = _0039_;
  assign _0440_[6:0] = { _0440_[7], _0440_[7], _0440_[7], _0440_[7], _0440_[7], _0440_[7], _0440_[7] };
  assign _0443_[6:0] = { _0443_[7], _0443_[7], _0443_[7], _0443_[7], _0443_[7], _0443_[7], _0443_[7] };
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.addr  = _0103_;
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [47:40] = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.we  = _0038_;
  assign _0416_[6:0] = { _0416_[7], _0416_[7], _0416_[7], _0416_[7], _0416_[7], _0416_[7], _0416_[7] };
  assign _0419_[6:0] = { _0419_[7], _0419_[7], _0419_[7], _0419_[7], _0419_[7], _0419_[7], _0419_[7] };
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.addr  = _0102_;
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [39:32] = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.we  = _0037_;
  assign _0392_[6:0] = { _0392_[7], _0392_[7], _0392_[7], _0392_[7], _0392_[7], _0392_[7], _0392_[7] };
  assign _0395_[6:0] = { _0395_[7], _0395_[7], _0395_[7], _0395_[7], _0395_[7], _0395_[7], _0395_[7] };
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.addr  = _0101_;
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [31:24] = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.we  = _0036_;
  assign _0368_[6:0] = { _0368_[7], _0368_[7], _0368_[7], _0368_[7], _0368_[7], _0368_[7], _0368_[7] };
  assign _0371_[6:0] = { _0371_[7], _0371_[7], _0371_[7], _0371_[7], _0371_[7], _0371_[7], _0371_[7] };
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.addr  = _0100_;
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [23:16] = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.we  = _0035_;
  assign _0344_[6:0] = { _0344_[7], _0344_[7], _0344_[7], _0344_[7], _0344_[7], _0344_[7], _0344_[7] };
  assign _0347_[6:0] = { _0347_[7], _0347_[7], _0347_[7], _0347_[7], _0347_[7], _0347_[7], _0347_[7] };
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  = _0099_;
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [15:8] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we  = _0034_;
  assign _0320_[6:0] = { _0320_[7], _0320_[7], _0320_[7], _0320_[7], _0320_[7], _0320_[7], _0320_[7] };
  assign _0323_[6:0] = { _0323_[7], _0323_[7], _0323_[7], _0323_[7], _0323_[7], _0323_[7], _0323_[7] };
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.addr  = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.clk  = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.din  = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_out  = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.en  = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  = _0098_;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  = _0114_;
  assign \cache_memory.line_rdata [7:0] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  = \cache_memory.valid ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we  = _0033_;
  assign \cache_memory.genblk7.way_hit_encoder.onehot_to_binary_encoder.bin_cnt  = \cache_memory.genblk7.way_hit_encoder.bin ;
  assign \cache_memory.genblk7.way_hit_encoder.onehot_to_binary_encoder.i  = 32'd2;
  assign \cache_memory.genblk7.way_hit_bin  = \cache_memory.genblk7.way_hit_encoder.bin ;
  assign \cache_memory.genblk7.way_hit_encoder.onehot  = \cache_memory.way_hit [1];
  assign _0296_[1:0] = { _0296_[2], _0296_[2] };
  assign _0299_[1:0] = { _0299_[2], _0299_[2] };
  assign \cache_memory.genblk7.tag_mem_block[1].tag_memory.addr  = \cache_memory.addr [4:3];
  assign \cache_memory.genblk7.tag_mem_block[1].tag_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.genblk7.tag_mem_block[1].tag_memory.din  = \cache_memory.addr_reg [7:5];
  assign \cache_memory.line_tag [5:3] = \cache_memory.genblk7.tag_mem_block[1].tag_memory.dout ;
  assign \cache_memory.genblk7.tag_mem_block[1].tag_memory.en  = \cache_memory.valid ;
  assign \cache_memory.genblk7.tag_mem_block[1].tag_memory.we  = _0069_;
  assign _0272_[1:0] = { _0272_[2], _0272_[2] };
  assign _0275_[1:0] = { _0275_[2], _0275_[2] };
  assign \cache_memory.genblk7.tag_mem_block[0].tag_memory.addr  = \cache_memory.addr [4:3];
  assign \cache_memory.genblk7.tag_mem_block[0].tag_memory.clk  = \cache_memory.clk ;
  assign \cache_memory.genblk7.tag_mem_block[0].tag_memory.din  = \cache_memory.addr_reg [7:5];
  assign \cache_memory.line_tag [2:0] = \cache_memory.genblk7.tag_mem_block[0].tag_memory.dout ;
  assign \cache_memory.genblk7.tag_mem_block[0].tag_memory.en  = \cache_memory.valid ;
  assign \cache_memory.genblk7.tag_mem_block[0].tag_memory.we  = _0068_;
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.onehot_to_binary_encoder.bin_cnt  = \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.bin ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.onehot_to_binary_encoder.i  = 32'd2;
  assign \cache_memory.genblk7.replacement_policy_algorithm.way_select_bin  = \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.bin ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.onehot_bin.onehot  = \cache_memory.genblk7.replacement_policy_algorithm.way_select [1];
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.addr  = \cache_memory.genblk7.replacement_policy_algorithm.line_addr ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.clk  = \cache_memory.genblk7.replacement_policy_algorithm.clk ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_out  = \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.r_data ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.rst  = \cache_memory.genblk7.replacement_policy_algorithm.reset ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.w_data  = \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_in ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.genblk1.genblk1.mru_memory.we  = \cache_memory.genblk7.replacement_policy_algorithm.write_en ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.clk  = \cache_memory.clk ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.line_addr  = \cache_memory.addr_reg [4:3];
  assign \cache_memory.genblk7.replacement_policy_algorithm.reset  = _0089_;
  assign \cache_memory.genblk7.replacement_policy_algorithm.way_hit  = \cache_memory.way_hit ;
  assign \cache_memory.way_select  = \cache_memory.genblk7.replacement_policy_algorithm.way_select ;
  assign \cache_memory.genblk7.way_select_bin  = \cache_memory.genblk7.replacement_policy_algorithm.way_select_bin ;
  assign \cache_memory.genblk7.replacement_policy_algorithm.write_en  = \cache_memory.ready ;
  assign \cache_memory.genblk1.write_throught_buffer.wptr_counter.clk  = \cache_memory.genblk1.write_throught_buffer.clk ;
  assign \cache_memory.genblk1.write_throught_buffer.wptr  = \cache_memory.genblk1.write_throught_buffer.wptr_counter.data_out ;
  assign \cache_memory.genblk1.write_throught_buffer.wptr_counter.en  = \cache_memory.genblk1.write_throught_buffer.write_en_int ;
  assign \cache_memory.genblk1.write_throught_buffer.wptr_counter.rst  = \cache_memory.genblk1.write_throught_buffer.rst ;
  assign \cache_memory.genblk1.write_throught_buffer.rptr_counter.clk  = \cache_memory.genblk1.write_throught_buffer.clk ;
  assign \cache_memory.genblk1.write_throught_buffer.rptr  = \cache_memory.genblk1.write_throught_buffer.rptr_counter.data_out ;
  assign \cache_memory.genblk1.write_throught_buffer.rptr_counter.en  = \cache_memory.genblk1.write_throught_buffer.read_en_int ;
  assign \cache_memory.genblk1.write_throught_buffer.rptr_counter.rst  = \cache_memory.genblk1.write_throught_buffer.rst ;
  assign _0140_[15:0] = { _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16], _0140_[16] };
  assign \cache_memory.genblk1.write_throught_buffer.fifo_ram.clk  = \cache_memory.genblk1.write_throught_buffer.clk ;
  assign \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_addr  = \cache_memory.genblk1.write_throught_buffer.rptr ;
  assign \cache_memory.genblk1.write_throught_buffer.r_data  = \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_data ;
  assign \cache_memory.genblk1.write_throught_buffer.fifo_ram.r_en  = \cache_memory.genblk1.write_throught_buffer.read_en_int ;
  assign \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_addr  = \cache_memory.genblk1.write_throught_buffer.wptr ;
  assign \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_data  = \cache_memory.genblk1.write_throught_buffer.w_data ;
  assign \cache_memory.genblk1.write_throught_buffer.fifo_ram.w_en  = \cache_memory.genblk1.write_throught_buffer.write_en_int ;
  assign \cache_memory.genblk1.write_throught_buffer.clk  = \cache_memory.clk ;
  assign \cache_memory.buffer_empty  = \cache_memory.genblk1.write_throught_buffer.empty ;
  assign \cache_memory.buffer_full  = \cache_memory.genblk1.write_throught_buffer.full ;
  assign \cache_memory.buffer_dout  = \cache_memory.genblk1.write_throught_buffer.r_data ;
  assign \cache_memory.genblk1.write_throught_buffer.read_en  = \cache_memory.write_ready ;
  assign \cache_memory.genblk1.write_throught_buffer.rst  = \cache_memory.reset ;
  assign \cache_memory.genblk1.write_throught_buffer.w_data  = { \cache_memory.addr_reg , \cache_memory.wdata_reg , \cache_memory.wstrb_reg  };
  assign \cache_memory.genblk1.write_throught_buffer.write_en  = _0025_;
  assign \cache_memory.addr  = data_addr[7:3];
  assign \cache_memory.addr_reg  = data_addr_reg;
  assign \cache_memory.clk  = clk;
  assign \cache_memory.invalidate  = force_inv_in;
  assign data_rdata = \cache_memory.rdata ;
  assign \cache_memory.read_addr  = read_addr;
  assign read_hit = \cache_memory.read_hit ;
  assign read_miss = \cache_memory.read_miss ;
  assign \cache_memory.read_rdata  = read_rdata;
  assign \cache_memory.read_valid  = read_valid;
  assign data_ready = \cache_memory.ready ;
  assign \cache_memory.replace  = replace;
  assign replace_addr = \cache_memory.replace_addr ;
  assign replace_valid = \cache_memory.replace_valid ;
  assign \cache_memory.reset  = reset;
  assign \cache_memory.valid  = data_valid;
  assign \cache_memory.valid_reg  = data_valid_reg;
  assign \cache_memory.wdata_reg  = data_wdata_reg;
  assign write_addr = \cache_memory.write_addr ;
  assign write_hit = \cache_memory.write_hit ;
  assign write_miss = \cache_memory.write_miss ;
  assign \cache_memory.write_ready  = write_ready;
  assign write_valid = \cache_memory.write_valid ;
  assign write_wdata = \cache_memory.write_wdata ;
  assign write_wstrb = \cache_memory.write_wstrb ;
  assign \cache_memory.wstrb_reg  = data_wstrb_reg;
  assign wtbuf_empty = \cache_memory.wtbuf_empty ;
  assign wtbuf_full = \cache_memory.wtbuf_full ;
  assign \back_end.write_fsm.mem_addr  = \back_end.write_fsm.addr ;
  assign \back_end.write_fsm.mem_wdata  = \back_end.write_fsm.wdata ;
  assign \back_end.write_fsm.addr  = \back_end.write_addr ;
  assign \back_end.write_fsm.clk  = \back_end.clk ;
  assign \back_end.mem_addr_write  = \back_end.write_fsm.mem_addr ;
  assign \back_end.write_fsm.mem_ready  = \back_end.mem_ready ;
  assign \back_end.mem_valid_write  = \back_end.write_fsm.mem_valid ;
  assign \back_end.mem_wdata  = \back_end.write_fsm.mem_wdata ;
  assign \back_end.mem_wstrb  = \back_end.write_fsm.mem_wstrb ;
  assign \back_end.write_ready  = \back_end.write_fsm.ready ;
  assign \back_end.write_fsm.reset  = \back_end.reset ;
  assign \back_end.write_fsm.valid  = \back_end.write_valid ;
  assign \back_end.write_fsm.wdata  = \back_end.write_wdata ;
  assign \back_end.write_fsm.wstrb  = \back_end.write_wstrb ;
  assign \back_end.read_fsm.mem_addr  = { \back_end.read_fsm.replace_addr , \back_end.read_fsm.genblk1.word_counter  };
  assign \back_end.read_fsm.read_rdata  = \back_end.read_fsm.mem_rdata ;
  assign \back_end.read_fsm.clk  = \back_end.clk ;
  assign \back_end.mem_addr_read  = \back_end.read_fsm.mem_addr ;
  assign \back_end.read_fsm.mem_rdata  = \back_end.mem_rdata ;
  assign \back_end.read_fsm.mem_ready  = \back_end.mem_ready ;
  assign \back_end.mem_valid_read  = \back_end.read_fsm.mem_valid ;
  assign \back_end.read_addr  = \back_end.read_fsm.read_addr ;
  assign \back_end.read_rdata  = \back_end.read_fsm.read_rdata ;
  assign \back_end.read_valid  = \back_end.read_fsm.read_valid ;
  assign \back_end.replace  = \back_end.read_fsm.replace ;
  assign \back_end.read_fsm.replace_addr  = \back_end.replace_addr ;
  assign \back_end.read_fsm.replace_valid  = \back_end.replace_valid ;
  assign \back_end.read_fsm.reset  = \back_end.reset ;
  assign \back_end.clk  = clk;
  assign mem_addr = \back_end.mem_addr ;
  assign \back_end.mem_rdata  = mem_rdata;
  assign \back_end.mem_ready  = mem_ready;
  assign mem_valid = \back_end.mem_valid ;
  assign mem_wdata = \back_end.mem_wdata ;
  assign mem_wstrb = \back_end.mem_wstrb ;
  assign read_addr = \back_end.read_addr ;
  assign read_rdata = \back_end.read_rdata ;
  assign read_valid = \back_end.read_valid ;
  assign replace = \back_end.replace ;
  assign \back_end.replace_addr  = replace_addr;
  assign \back_end.replace_valid  = replace_valid;
  assign \back_end.reset  = reset;
  assign \back_end.write_addr  = write_addr;
  assign write_ready = \back_end.write_ready ;
  assign \back_end.write_valid  = write_valid;
  assign \back_end.write_wdata  = write_wdata;
  assign \back_end.write_wstrb  = write_wstrb;
endmodule
