
LAB3_EX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002760  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800286c  0800286c  0001286c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800289c  0800289c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  0800289c  0800289c  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800289c  0800289c  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800289c  0800289c  0001289c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028a0  080028a0  000128a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080028a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  2000008c  08002930  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  08002930  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a2d2  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ddf  00000000  00000000  0002a387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a98  00000000  00000000  0002c168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000970  00000000  00000000  0002cc00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017229  00000000  00000000  0002d570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cdec  00000000  00000000  00044799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000823f1  00000000  00000000  00051585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3976  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028fc  00000000  00000000  000d39cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002854 	.word	0x08002854

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	08002854 	.word	0x08002854

0800014c <display7SEG>:

int led_buffer_1 [4] = {0,5,0,3};
int led_buffer_2 [4] = {};
int index_led = 0;

void display7SEG( int num ){
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
      char LED7SEG [10] = {0xC0, 0xF9, 0xA4, 0xB0, 0x99, 0x92, 0x82, 0xF8, 0x80, 0x90 };
 8000154:	4a14      	ldr	r2, [pc, #80]	; (80001a8 <display7SEG+0x5c>)
 8000156:	f107 0308 	add.w	r3, r7, #8
 800015a:	ca07      	ldmia	r2, {r0, r1, r2}
 800015c:	c303      	stmia	r3!, {r0, r1}
 800015e:	801a      	strh	r2, [r3, #0]
      for ( int i = 0; i < 7; ++ i) {
 8000160:	2300      	movs	r3, #0
 8000162:	617b      	str	r3, [r7, #20]
 8000164:	e018      	b.n	8000198 <display7SEG+0x4c>
      HAL_GPIO_WritePin ( GPIOB , GPIO_PIN_0 << i , ( LED7SEG [num ] >> i ) & 1) ;
 8000166:	2201      	movs	r2, #1
 8000168:	697b      	ldr	r3, [r7, #20]
 800016a:	fa02 f303 	lsl.w	r3, r2, r3
 800016e:	b299      	uxth	r1, r3
 8000170:	f107 0208 	add.w	r2, r7, #8
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	4413      	add	r3, r2
 8000178:	781b      	ldrb	r3, [r3, #0]
 800017a:	461a      	mov	r2, r3
 800017c:	697b      	ldr	r3, [r7, #20]
 800017e:	fa42 f303 	asr.w	r3, r2, r3
 8000182:	b2db      	uxtb	r3, r3
 8000184:	f003 0301 	and.w	r3, r3, #1
 8000188:	b2db      	uxtb	r3, r3
 800018a:	461a      	mov	r2, r3
 800018c:	4807      	ldr	r0, [pc, #28]	; (80001ac <display7SEG+0x60>)
 800018e:	f001 fb40 	bl	8001812 <HAL_GPIO_WritePin>
      for ( int i = 0; i < 7; ++ i) {
 8000192:	697b      	ldr	r3, [r7, #20]
 8000194:	3301      	adds	r3, #1
 8000196:	617b      	str	r3, [r7, #20]
 8000198:	697b      	ldr	r3, [r7, #20]
 800019a:	2b06      	cmp	r3, #6
 800019c:	dde3      	ble.n	8000166 <display7SEG+0x1a>
      }
}
 800019e:	bf00      	nop
 80001a0:	bf00      	nop
 80001a2:	3718      	adds	r7, #24
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bd80      	pop	{r7, pc}
 80001a8:	0800286c 	.word	0x0800286c
 80001ac:	40010c00 	.word	0x40010c00

080001b0 <clear_led_7seg>:

void clear_led_7seg(){
 80001b0:	b580      	push	{r7, lr}
 80001b2:	af00      	add	r7, sp, #0
          	HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin | EN4_Pin , SET);
 80001b4:	2201      	movs	r2, #1
 80001b6:	2178      	movs	r1, #120	; 0x78
 80001b8:	4802      	ldr	r0, [pc, #8]	; (80001c4 <clear_led_7seg+0x14>)
 80001ba:	f001 fb2a 	bl	8001812 <HAL_GPIO_WritePin>
}
 80001be:	bf00      	nop
 80001c0:	bd80      	pop	{r7, pc}
 80001c2:	bf00      	nop
 80001c4:	40010800 	.word	0x40010800

080001c8 <update7SEG_mode_1>:
//  	  	  default:
//  	  		  break;
//		}
// }

void update7SEG_mode_1(int index_led){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	clear_led_7seg();
 80001d0:	f7ff ffee 	bl	80001b0 <clear_led_7seg>
	if (state == INIT){
 80001d4:	4ba2      	ldr	r3, [pc, #648]	; (8000460 <update7SEG_mode_1+0x298>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d10c      	bne.n	80001f6 <update7SEG_mode_1+0x2e>
		led_buffer_1[0] = 0;
 80001dc:	4ba1      	ldr	r3, [pc, #644]	; (8000464 <update7SEG_mode_1+0x29c>)
 80001de:	2200      	movs	r2, #0
 80001e0:	601a      	str	r2, [r3, #0]
		led_buffer_1[1] = 0;
 80001e2:	4ba0      	ldr	r3, [pc, #640]	; (8000464 <update7SEG_mode_1+0x29c>)
 80001e4:	2200      	movs	r2, #0
 80001e6:	605a      	str	r2, [r3, #4]
		led_buffer_1[2] = 0;
 80001e8:	4b9e      	ldr	r3, [pc, #632]	; (8000464 <update7SEG_mode_1+0x29c>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]
		led_buffer_1[3] = 0;
 80001ee:	4b9d      	ldr	r3, [pc, #628]	; (8000464 <update7SEG_mode_1+0x29c>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	60da      	str	r2, [r3, #12]
 80001f4:	e0f3      	b.n	80003de <update7SEG_mode_1+0x216>
	}else{
		if (timer3_flag == 1){
 80001f6:	4b9c      	ldr	r3, [pc, #624]	; (8000468 <update7SEG_mode_1+0x2a0>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	2b01      	cmp	r3, #1
 80001fc:	d175      	bne.n	80002ea <update7SEG_mode_1+0x122>
			led_buffer_1[0] = countRed1 / 10;
 80001fe:	4b9b      	ldr	r3, [pc, #620]	; (800046c <update7SEG_mode_1+0x2a4>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	4a9b      	ldr	r2, [pc, #620]	; (8000470 <update7SEG_mode_1+0x2a8>)
 8000204:	fb82 1203 	smull	r1, r2, r2, r3
 8000208:	1092      	asrs	r2, r2, #2
 800020a:	17db      	asrs	r3, r3, #31
 800020c:	1ad3      	subs	r3, r2, r3
 800020e:	4a95      	ldr	r2, [pc, #596]	; (8000464 <update7SEG_mode_1+0x29c>)
 8000210:	6013      	str	r3, [r2, #0]
			led_buffer_1[1] = countRed1 % 10;
 8000212:	4b96      	ldr	r3, [pc, #600]	; (800046c <update7SEG_mode_1+0x2a4>)
 8000214:	6819      	ldr	r1, [r3, #0]
 8000216:	4b96      	ldr	r3, [pc, #600]	; (8000470 <update7SEG_mode_1+0x2a8>)
 8000218:	fb83 2301 	smull	r2, r3, r3, r1
 800021c:	109a      	asrs	r2, r3, #2
 800021e:	17cb      	asrs	r3, r1, #31
 8000220:	1ad2      	subs	r2, r2, r3
 8000222:	4613      	mov	r3, r2
 8000224:	009b      	lsls	r3, r3, #2
 8000226:	4413      	add	r3, r2
 8000228:	005b      	lsls	r3, r3, #1
 800022a:	1aca      	subs	r2, r1, r3
 800022c:	4b8d      	ldr	r3, [pc, #564]	; (8000464 <update7SEG_mode_1+0x29c>)
 800022e:	605a      	str	r2, [r3, #4]
			countRed1--;
 8000230:	4b8e      	ldr	r3, [pc, #568]	; (800046c <update7SEG_mode_1+0x2a4>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	3b01      	subs	r3, #1
 8000236:	4a8d      	ldr	r2, [pc, #564]	; (800046c <update7SEG_mode_1+0x2a4>)
 8000238:	6013      	str	r3, [r2, #0]
			if (countRed1 < 0){
 800023a:	4b8c      	ldr	r3, [pc, #560]	; (800046c <update7SEG_mode_1+0x2a4>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	2b00      	cmp	r3, #0
 8000240:	da1d      	bge.n	800027e <update7SEG_mode_1+0xb6>
			led_buffer_1[0] = countGreen1 / 10;
 8000242:	4b8c      	ldr	r3, [pc, #560]	; (8000474 <update7SEG_mode_1+0x2ac>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	4a8a      	ldr	r2, [pc, #552]	; (8000470 <update7SEG_mode_1+0x2a8>)
 8000248:	fb82 1203 	smull	r1, r2, r2, r3
 800024c:	1092      	asrs	r2, r2, #2
 800024e:	17db      	asrs	r3, r3, #31
 8000250:	1ad3      	subs	r3, r2, r3
 8000252:	4a84      	ldr	r2, [pc, #528]	; (8000464 <update7SEG_mode_1+0x29c>)
 8000254:	6013      	str	r3, [r2, #0]
			led_buffer_1[1] = countGreen1 % 10;
 8000256:	4b87      	ldr	r3, [pc, #540]	; (8000474 <update7SEG_mode_1+0x2ac>)
 8000258:	6819      	ldr	r1, [r3, #0]
 800025a:	4b85      	ldr	r3, [pc, #532]	; (8000470 <update7SEG_mode_1+0x2a8>)
 800025c:	fb83 2301 	smull	r2, r3, r3, r1
 8000260:	109a      	asrs	r2, r3, #2
 8000262:	17cb      	asrs	r3, r1, #31
 8000264:	1ad2      	subs	r2, r2, r3
 8000266:	4613      	mov	r3, r2
 8000268:	009b      	lsls	r3, r3, #2
 800026a:	4413      	add	r3, r2
 800026c:	005b      	lsls	r3, r3, #1
 800026e:	1aca      	subs	r2, r1, r3
 8000270:	4b7c      	ldr	r3, [pc, #496]	; (8000464 <update7SEG_mode_1+0x29c>)
 8000272:	605a      	str	r2, [r3, #4]
			countGreen1--;
 8000274:	4b7f      	ldr	r3, [pc, #508]	; (8000474 <update7SEG_mode_1+0x2ac>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	3b01      	subs	r3, #1
 800027a:	4a7e      	ldr	r2, [pc, #504]	; (8000474 <update7SEG_mode_1+0x2ac>)
 800027c:	6013      	str	r3, [r2, #0]
			}
			if (countGreen1 < 0){
 800027e:	4b7d      	ldr	r3, [pc, #500]	; (8000474 <update7SEG_mode_1+0x2ac>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	2b00      	cmp	r3, #0
 8000284:	da1d      	bge.n	80002c2 <update7SEG_mode_1+0xfa>
			led_buffer_1[0] = countAmber1 / 10;
 8000286:	4b7c      	ldr	r3, [pc, #496]	; (8000478 <update7SEG_mode_1+0x2b0>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	4a79      	ldr	r2, [pc, #484]	; (8000470 <update7SEG_mode_1+0x2a8>)
 800028c:	fb82 1203 	smull	r1, r2, r2, r3
 8000290:	1092      	asrs	r2, r2, #2
 8000292:	17db      	asrs	r3, r3, #31
 8000294:	1ad3      	subs	r3, r2, r3
 8000296:	4a73      	ldr	r2, [pc, #460]	; (8000464 <update7SEG_mode_1+0x29c>)
 8000298:	6013      	str	r3, [r2, #0]
			led_buffer_1[1] = countAmber1 % 10;
 800029a:	4b77      	ldr	r3, [pc, #476]	; (8000478 <update7SEG_mode_1+0x2b0>)
 800029c:	6819      	ldr	r1, [r3, #0]
 800029e:	4b74      	ldr	r3, [pc, #464]	; (8000470 <update7SEG_mode_1+0x2a8>)
 80002a0:	fb83 2301 	smull	r2, r3, r3, r1
 80002a4:	109a      	asrs	r2, r3, #2
 80002a6:	17cb      	asrs	r3, r1, #31
 80002a8:	1ad2      	subs	r2, r2, r3
 80002aa:	4613      	mov	r3, r2
 80002ac:	009b      	lsls	r3, r3, #2
 80002ae:	4413      	add	r3, r2
 80002b0:	005b      	lsls	r3, r3, #1
 80002b2:	1aca      	subs	r2, r1, r3
 80002b4:	4b6b      	ldr	r3, [pc, #428]	; (8000464 <update7SEG_mode_1+0x29c>)
 80002b6:	605a      	str	r2, [r3, #4]
			countAmber1--;
 80002b8:	4b6f      	ldr	r3, [pc, #444]	; (8000478 <update7SEG_mode_1+0x2b0>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	3b01      	subs	r3, #1
 80002be:	4a6e      	ldr	r2, [pc, #440]	; (8000478 <update7SEG_mode_1+0x2b0>)
 80002c0:	6013      	str	r3, [r2, #0]
			}
			if (countAmber1 == 0){
 80002c2:	4b6d      	ldr	r3, [pc, #436]	; (8000478 <update7SEG_mode_1+0x2b0>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d10b      	bne.n	80002e2 <update7SEG_mode_1+0x11a>
				countRed1 = counter_red;
 80002ca:	4b6c      	ldr	r3, [pc, #432]	; (800047c <update7SEG_mode_1+0x2b4>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	4a67      	ldr	r2, [pc, #412]	; (800046c <update7SEG_mode_1+0x2a4>)
 80002d0:	6013      	str	r3, [r2, #0]
				countGreen1 = counter_green;
 80002d2:	4b6b      	ldr	r3, [pc, #428]	; (8000480 <update7SEG_mode_1+0x2b8>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4a67      	ldr	r2, [pc, #412]	; (8000474 <update7SEG_mode_1+0x2ac>)
 80002d8:	6013      	str	r3, [r2, #0]
				countAmber1 = counter_amber;
 80002da:	4b6a      	ldr	r3, [pc, #424]	; (8000484 <update7SEG_mode_1+0x2bc>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	4a66      	ldr	r2, [pc, #408]	; (8000478 <update7SEG_mode_1+0x2b0>)
 80002e0:	6013      	str	r3, [r2, #0]
			}
			setTimer3(1000);
 80002e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002e6:	f000 fe55 	bl	8000f94 <setTimer3>
			}
		if (timer4_flag == 1){
 80002ea:	4b67      	ldr	r3, [pc, #412]	; (8000488 <update7SEG_mode_1+0x2c0>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	2b01      	cmp	r3, #1
 80002f0:	d175      	bne.n	80003de <update7SEG_mode_1+0x216>
			led_buffer_1[2] = countGreen2 / 10;
 80002f2:	4b66      	ldr	r3, [pc, #408]	; (800048c <update7SEG_mode_1+0x2c4>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	4a5e      	ldr	r2, [pc, #376]	; (8000470 <update7SEG_mode_1+0x2a8>)
 80002f8:	fb82 1203 	smull	r1, r2, r2, r3
 80002fc:	1092      	asrs	r2, r2, #2
 80002fe:	17db      	asrs	r3, r3, #31
 8000300:	1ad3      	subs	r3, r2, r3
 8000302:	4a58      	ldr	r2, [pc, #352]	; (8000464 <update7SEG_mode_1+0x29c>)
 8000304:	6093      	str	r3, [r2, #8]
			led_buffer_1[3] = countGreen2 % 10;
 8000306:	4b61      	ldr	r3, [pc, #388]	; (800048c <update7SEG_mode_1+0x2c4>)
 8000308:	6819      	ldr	r1, [r3, #0]
 800030a:	4b59      	ldr	r3, [pc, #356]	; (8000470 <update7SEG_mode_1+0x2a8>)
 800030c:	fb83 2301 	smull	r2, r3, r3, r1
 8000310:	109a      	asrs	r2, r3, #2
 8000312:	17cb      	asrs	r3, r1, #31
 8000314:	1ad2      	subs	r2, r2, r3
 8000316:	4613      	mov	r3, r2
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	4413      	add	r3, r2
 800031c:	005b      	lsls	r3, r3, #1
 800031e:	1aca      	subs	r2, r1, r3
 8000320:	4b50      	ldr	r3, [pc, #320]	; (8000464 <update7SEG_mode_1+0x29c>)
 8000322:	60da      	str	r2, [r3, #12]
			countGreen2--;
 8000324:	4b59      	ldr	r3, [pc, #356]	; (800048c <update7SEG_mode_1+0x2c4>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	3b01      	subs	r3, #1
 800032a:	4a58      	ldr	r2, [pc, #352]	; (800048c <update7SEG_mode_1+0x2c4>)
 800032c:	6013      	str	r3, [r2, #0]
			if (countGreen2 < 0){
 800032e:	4b57      	ldr	r3, [pc, #348]	; (800048c <update7SEG_mode_1+0x2c4>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	2b00      	cmp	r3, #0
 8000334:	da1d      	bge.n	8000372 <update7SEG_mode_1+0x1aa>
			led_buffer_1[2] = countAmber2 / 10;
 8000336:	4b56      	ldr	r3, [pc, #344]	; (8000490 <update7SEG_mode_1+0x2c8>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	4a4d      	ldr	r2, [pc, #308]	; (8000470 <update7SEG_mode_1+0x2a8>)
 800033c:	fb82 1203 	smull	r1, r2, r2, r3
 8000340:	1092      	asrs	r2, r2, #2
 8000342:	17db      	asrs	r3, r3, #31
 8000344:	1ad3      	subs	r3, r2, r3
 8000346:	4a47      	ldr	r2, [pc, #284]	; (8000464 <update7SEG_mode_1+0x29c>)
 8000348:	6093      	str	r3, [r2, #8]
			led_buffer_1[3] = countAmber2 % 10;
 800034a:	4b51      	ldr	r3, [pc, #324]	; (8000490 <update7SEG_mode_1+0x2c8>)
 800034c:	6819      	ldr	r1, [r3, #0]
 800034e:	4b48      	ldr	r3, [pc, #288]	; (8000470 <update7SEG_mode_1+0x2a8>)
 8000350:	fb83 2301 	smull	r2, r3, r3, r1
 8000354:	109a      	asrs	r2, r3, #2
 8000356:	17cb      	asrs	r3, r1, #31
 8000358:	1ad2      	subs	r2, r2, r3
 800035a:	4613      	mov	r3, r2
 800035c:	009b      	lsls	r3, r3, #2
 800035e:	4413      	add	r3, r2
 8000360:	005b      	lsls	r3, r3, #1
 8000362:	1aca      	subs	r2, r1, r3
 8000364:	4b3f      	ldr	r3, [pc, #252]	; (8000464 <update7SEG_mode_1+0x29c>)
 8000366:	60da      	str	r2, [r3, #12]
			countAmber2--;
 8000368:	4b49      	ldr	r3, [pc, #292]	; (8000490 <update7SEG_mode_1+0x2c8>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	3b01      	subs	r3, #1
 800036e:	4a48      	ldr	r2, [pc, #288]	; (8000490 <update7SEG_mode_1+0x2c8>)
 8000370:	6013      	str	r3, [r2, #0]
			}
			if (countAmber2 < 0){
 8000372:	4b47      	ldr	r3, [pc, #284]	; (8000490 <update7SEG_mode_1+0x2c8>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	2b00      	cmp	r3, #0
 8000378:	da1d      	bge.n	80003b6 <update7SEG_mode_1+0x1ee>
			led_buffer_1[2] = countRed2 / 10;
 800037a:	4b46      	ldr	r3, [pc, #280]	; (8000494 <update7SEG_mode_1+0x2cc>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4a3c      	ldr	r2, [pc, #240]	; (8000470 <update7SEG_mode_1+0x2a8>)
 8000380:	fb82 1203 	smull	r1, r2, r2, r3
 8000384:	1092      	asrs	r2, r2, #2
 8000386:	17db      	asrs	r3, r3, #31
 8000388:	1ad3      	subs	r3, r2, r3
 800038a:	4a36      	ldr	r2, [pc, #216]	; (8000464 <update7SEG_mode_1+0x29c>)
 800038c:	6093      	str	r3, [r2, #8]
			led_buffer_1[3] = countRed2 % 10;
 800038e:	4b41      	ldr	r3, [pc, #260]	; (8000494 <update7SEG_mode_1+0x2cc>)
 8000390:	6819      	ldr	r1, [r3, #0]
 8000392:	4b37      	ldr	r3, [pc, #220]	; (8000470 <update7SEG_mode_1+0x2a8>)
 8000394:	fb83 2301 	smull	r2, r3, r3, r1
 8000398:	109a      	asrs	r2, r3, #2
 800039a:	17cb      	asrs	r3, r1, #31
 800039c:	1ad2      	subs	r2, r2, r3
 800039e:	4613      	mov	r3, r2
 80003a0:	009b      	lsls	r3, r3, #2
 80003a2:	4413      	add	r3, r2
 80003a4:	005b      	lsls	r3, r3, #1
 80003a6:	1aca      	subs	r2, r1, r3
 80003a8:	4b2e      	ldr	r3, [pc, #184]	; (8000464 <update7SEG_mode_1+0x29c>)
 80003aa:	60da      	str	r2, [r3, #12]
			countRed2--;
 80003ac:	4b39      	ldr	r3, [pc, #228]	; (8000494 <update7SEG_mode_1+0x2cc>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	3b01      	subs	r3, #1
 80003b2:	4a38      	ldr	r2, [pc, #224]	; (8000494 <update7SEG_mode_1+0x2cc>)
 80003b4:	6013      	str	r3, [r2, #0]
			}
			if (countRed2 == 0){
 80003b6:	4b37      	ldr	r3, [pc, #220]	; (8000494 <update7SEG_mode_1+0x2cc>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d10b      	bne.n	80003d6 <update7SEG_mode_1+0x20e>
				countRed2 = counter_red;
 80003be:	4b2f      	ldr	r3, [pc, #188]	; (800047c <update7SEG_mode_1+0x2b4>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	4a34      	ldr	r2, [pc, #208]	; (8000494 <update7SEG_mode_1+0x2cc>)
 80003c4:	6013      	str	r3, [r2, #0]
				countGreen2 = counter_green;
 80003c6:	4b2e      	ldr	r3, [pc, #184]	; (8000480 <update7SEG_mode_1+0x2b8>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	4a30      	ldr	r2, [pc, #192]	; (800048c <update7SEG_mode_1+0x2c4>)
 80003cc:	6013      	str	r3, [r2, #0]
				countAmber2= counter_amber;
 80003ce:	4b2d      	ldr	r3, [pc, #180]	; (8000484 <update7SEG_mode_1+0x2bc>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	4a2f      	ldr	r2, [pc, #188]	; (8000490 <update7SEG_mode_1+0x2c8>)
 80003d4:	6013      	str	r3, [r2, #0]
			}
			setTimer4(1000);
 80003d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003da:	f000 fdf5 	bl	8000fc8 <setTimer4>
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	2b03      	cmp	r3, #3
 80003e2:	d837      	bhi.n	8000454 <update7SEG_mode_1+0x28c>
 80003e4:	a201      	add	r2, pc, #4	; (adr r2, 80003ec <update7SEG_mode_1+0x224>)
 80003e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ea:	bf00      	nop
 80003ec:	080003fd 	.word	0x080003fd
 80003f0:	08000413 	.word	0x08000413
 80003f4:	08000429 	.word	0x08000429
 80003f8:	0800043f 	.word	0x0800043f
		}
	  }
	switch (index_led){
  	  	  case 0:
  	  		  display7SEG(led_buffer_1[0]);
 80003fc:	4b19      	ldr	r3, [pc, #100]	; (8000464 <update7SEG_mode_1+0x29c>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4618      	mov	r0, r3
 8000402:	f7ff fea3 	bl	800014c <display7SEG>
  	  		  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2108      	movs	r1, #8
 800040a:	4823      	ldr	r0, [pc, #140]	; (8000498 <update7SEG_mode_1+0x2d0>)
 800040c:	f001 fa01 	bl	8001812 <HAL_GPIO_WritePin>
  	  		  break;
 8000410:	e021      	b.n	8000456 <update7SEG_mode_1+0x28e>
  	  	  case 1:
  	  		  display7SEG(led_buffer_1[1]);
 8000412:	4b14      	ldr	r3, [pc, #80]	; (8000464 <update7SEG_mode_1+0x29c>)
 8000414:	685b      	ldr	r3, [r3, #4]
 8000416:	4618      	mov	r0, r3
 8000418:	f7ff fe98 	bl	800014c <display7SEG>
  	  		  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 800041c:	2200      	movs	r2, #0
 800041e:	2110      	movs	r1, #16
 8000420:	481d      	ldr	r0, [pc, #116]	; (8000498 <update7SEG_mode_1+0x2d0>)
 8000422:	f001 f9f6 	bl	8001812 <HAL_GPIO_WritePin>
  	  		  break;
 8000426:	e016      	b.n	8000456 <update7SEG_mode_1+0x28e>
  	  	  case 2:
  	  		  display7SEG(led_buffer_1[2]);
 8000428:	4b0e      	ldr	r3, [pc, #56]	; (8000464 <update7SEG_mode_1+0x29c>)
 800042a:	689b      	ldr	r3, [r3, #8]
 800042c:	4618      	mov	r0, r3
 800042e:	f7ff fe8d 	bl	800014c <display7SEG>
  	  	      HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000432:	2200      	movs	r2, #0
 8000434:	2120      	movs	r1, #32
 8000436:	4818      	ldr	r0, [pc, #96]	; (8000498 <update7SEG_mode_1+0x2d0>)
 8000438:	f001 f9eb 	bl	8001812 <HAL_GPIO_WritePin>
  	  		  break;
 800043c:	e00b      	b.n	8000456 <update7SEG_mode_1+0x28e>
  	  	  case 3:
  	  		  display7SEG(led_buffer_1[3]);
 800043e:	4b09      	ldr	r3, [pc, #36]	; (8000464 <update7SEG_mode_1+0x29c>)
 8000440:	68db      	ldr	r3, [r3, #12]
 8000442:	4618      	mov	r0, r3
 8000444:	f7ff fe82 	bl	800014c <display7SEG>
  	  		  HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 8000448:	2200      	movs	r2, #0
 800044a:	2140      	movs	r1, #64	; 0x40
 800044c:	4812      	ldr	r0, [pc, #72]	; (8000498 <update7SEG_mode_1+0x2d0>)
 800044e:	f001 f9e0 	bl	8001812 <HAL_GPIO_WritePin>
  	  		  break;
 8000452:	e000      	b.n	8000456 <update7SEG_mode_1+0x28e>
  	  	  default:
  	  		  break;
 8000454:	bf00      	nop
  	  }
    }
 8000456:	bf00      	nop
 8000458:	3708      	adds	r7, #8
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	20000010 	.word	0x20000010
 8000464:	20000000 	.word	0x20000000
 8000468:	200000e0 	.word	0x200000e0
 800046c:	20000030 	.word	0x20000030
 8000470:	66666667 	.word	0x66666667
 8000474:	20000038 	.word	0x20000038
 8000478:	20000034 	.word	0x20000034
 800047c:	20000024 	.word	0x20000024
 8000480:	2000002c 	.word	0x2000002c
 8000484:	20000028 	.word	0x20000028
 8000488:	200000e4 	.word	0x200000e4
 800048c:	20000044 	.word	0x20000044
 8000490:	20000040 	.word	0x20000040
 8000494:	2000003c 	.word	0x2000003c
 8000498:	40010800 	.word	0x40010800

0800049c <update7SEG_mode_234>:
void update7SEG_mode_234(int num1, int num2){
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	6039      	str	r1, [r7, #0]
	clear_led_7seg();
 80004a6:	f7ff fe83 	bl	80001b0 <clear_led_7seg>
	led_buffer_2 [0] = num1/10;
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	4a36      	ldr	r2, [pc, #216]	; (8000588 <update7SEG_mode_234+0xec>)
 80004ae:	fb82 1203 	smull	r1, r2, r2, r3
 80004b2:	1092      	asrs	r2, r2, #2
 80004b4:	17db      	asrs	r3, r3, #31
 80004b6:	1ad3      	subs	r3, r2, r3
 80004b8:	4a34      	ldr	r2, [pc, #208]	; (800058c <update7SEG_mode_234+0xf0>)
 80004ba:	6013      	str	r3, [r2, #0]
	led_buffer_2 [1] = num1%10;
 80004bc:	6879      	ldr	r1, [r7, #4]
 80004be:	4b32      	ldr	r3, [pc, #200]	; (8000588 <update7SEG_mode_234+0xec>)
 80004c0:	fb83 2301 	smull	r2, r3, r3, r1
 80004c4:	109a      	asrs	r2, r3, #2
 80004c6:	17cb      	asrs	r3, r1, #31
 80004c8:	1ad2      	subs	r2, r2, r3
 80004ca:	4613      	mov	r3, r2
 80004cc:	009b      	lsls	r3, r3, #2
 80004ce:	4413      	add	r3, r2
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	1aca      	subs	r2, r1, r3
 80004d4:	4b2d      	ldr	r3, [pc, #180]	; (800058c <update7SEG_mode_234+0xf0>)
 80004d6:	605a      	str	r2, [r3, #4]
	led_buffer_2 [2] = num2/10;
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	4a2b      	ldr	r2, [pc, #172]	; (8000588 <update7SEG_mode_234+0xec>)
 80004dc:	fb82 1203 	smull	r1, r2, r2, r3
 80004e0:	1092      	asrs	r2, r2, #2
 80004e2:	17db      	asrs	r3, r3, #31
 80004e4:	1ad3      	subs	r3, r2, r3
 80004e6:	4a29      	ldr	r2, [pc, #164]	; (800058c <update7SEG_mode_234+0xf0>)
 80004e8:	6093      	str	r3, [r2, #8]
	led_buffer_2 [3] = num2%10;
 80004ea:	6839      	ldr	r1, [r7, #0]
 80004ec:	4b26      	ldr	r3, [pc, #152]	; (8000588 <update7SEG_mode_234+0xec>)
 80004ee:	fb83 2301 	smull	r2, r3, r3, r1
 80004f2:	109a      	asrs	r2, r3, #2
 80004f4:	17cb      	asrs	r3, r1, #31
 80004f6:	1ad2      	subs	r2, r2, r3
 80004f8:	4613      	mov	r3, r2
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	4413      	add	r3, r2
 80004fe:	005b      	lsls	r3, r3, #1
 8000500:	1aca      	subs	r2, r1, r3
 8000502:	4b22      	ldr	r3, [pc, #136]	; (800058c <update7SEG_mode_234+0xf0>)
 8000504:	60da      	str	r2, [r3, #12]

	switch (index_led){
 8000506:	4b22      	ldr	r3, [pc, #136]	; (8000590 <update7SEG_mode_234+0xf4>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	2b03      	cmp	r3, #3
 800050c:	d836      	bhi.n	800057c <update7SEG_mode_234+0xe0>
 800050e:	a201      	add	r2, pc, #4	; (adr r2, 8000514 <update7SEG_mode_234+0x78>)
 8000510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000514:	08000525 	.word	0x08000525
 8000518:	0800053b 	.word	0x0800053b
 800051c:	08000551 	.word	0x08000551
 8000520:	08000567 	.word	0x08000567
	  	  	  case 0:
	  	  		  display7SEG(led_buffer_2 [0]);
 8000524:	4b19      	ldr	r3, [pc, #100]	; (800058c <update7SEG_mode_234+0xf0>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4618      	mov	r0, r3
 800052a:	f7ff fe0f 	bl	800014c <display7SEG>
	  	  		  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800052e:	2200      	movs	r2, #0
 8000530:	2108      	movs	r1, #8
 8000532:	4818      	ldr	r0, [pc, #96]	; (8000594 <update7SEG_mode_234+0xf8>)
 8000534:	f001 f96d 	bl	8001812 <HAL_GPIO_WritePin>
	  	  		  break;
 8000538:	e021      	b.n	800057e <update7SEG_mode_234+0xe2>
	  	  	  case 1:
	  	  		  display7SEG(led_buffer_2 [1]);
 800053a:	4b14      	ldr	r3, [pc, #80]	; (800058c <update7SEG_mode_234+0xf0>)
 800053c:	685b      	ldr	r3, [r3, #4]
 800053e:	4618      	mov	r0, r3
 8000540:	f7ff fe04 	bl	800014c <display7SEG>
	  	  		  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000544:	2200      	movs	r2, #0
 8000546:	2110      	movs	r1, #16
 8000548:	4812      	ldr	r0, [pc, #72]	; (8000594 <update7SEG_mode_234+0xf8>)
 800054a:	f001 f962 	bl	8001812 <HAL_GPIO_WritePin>
	  	  		  break;
 800054e:	e016      	b.n	800057e <update7SEG_mode_234+0xe2>
	  	  	  case 2:
	  	  		  display7SEG(led_buffer_2 [2]);
 8000550:	4b0e      	ldr	r3, [pc, #56]	; (800058c <update7SEG_mode_234+0xf0>)
 8000552:	689b      	ldr	r3, [r3, #8]
 8000554:	4618      	mov	r0, r3
 8000556:	f7ff fdf9 	bl	800014c <display7SEG>
	  	  	      HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800055a:	2200      	movs	r2, #0
 800055c:	2120      	movs	r1, #32
 800055e:	480d      	ldr	r0, [pc, #52]	; (8000594 <update7SEG_mode_234+0xf8>)
 8000560:	f001 f957 	bl	8001812 <HAL_GPIO_WritePin>
	  	  		  break;
 8000564:	e00b      	b.n	800057e <update7SEG_mode_234+0xe2>
	  	  	  case 3:
	  	  		  display7SEG(led_buffer_2 [3]);
 8000566:	4b09      	ldr	r3, [pc, #36]	; (800058c <update7SEG_mode_234+0xf0>)
 8000568:	68db      	ldr	r3, [r3, #12]
 800056a:	4618      	mov	r0, r3
 800056c:	f7ff fdee 	bl	800014c <display7SEG>
	  	  		  HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2140      	movs	r1, #64	; 0x40
 8000574:	4807      	ldr	r0, [pc, #28]	; (8000594 <update7SEG_mode_234+0xf8>)
 8000576:	f001 f94c 	bl	8001812 <HAL_GPIO_WritePin>
	  	  		  break;
 800057a:	e000      	b.n	800057e <update7SEG_mode_234+0xe2>
	  	  	  default:
	  	  		  break;
 800057c:	bf00      	nop
			}
}
 800057e:	bf00      	nop
 8000580:	3708      	adds	r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	66666667 	.word	0x66666667
 800058c:	200000a8 	.word	0x200000a8
 8000590:	200000b8 	.word	0x200000b8
 8000594:	40010800 	.word	0x40010800

08000598 <fsm_mode1>:
 *      Author: Admin
 */

#include "fsm_mode1.h"

void fsm_mode1(){
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
	if (timer2_flag == 1){
 800059c:	4b64      	ldr	r3, [pc, #400]	; (8000730 <fsm_mode1+0x198>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d113      	bne.n	80005cc <fsm_mode1+0x34>
			update7SEG_mode_1(index_led);
 80005a4:	4b63      	ldr	r3, [pc, #396]	; (8000734 <fsm_mode1+0x19c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4618      	mov	r0, r3
 80005aa:	f7ff fe0d 	bl	80001c8 <update7SEG_mode_1>
			index_led++;
 80005ae:	4b61      	ldr	r3, [pc, #388]	; (8000734 <fsm_mode1+0x19c>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	3301      	adds	r3, #1
 80005b4:	4a5f      	ldr	r2, [pc, #380]	; (8000734 <fsm_mode1+0x19c>)
 80005b6:	6013      	str	r3, [r2, #0]
			if (index_led>=4) index_led=0;
 80005b8:	4b5e      	ldr	r3, [pc, #376]	; (8000734 <fsm_mode1+0x19c>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2b03      	cmp	r3, #3
 80005be:	dd02      	ble.n	80005c6 <fsm_mode1+0x2e>
 80005c0:	4b5c      	ldr	r3, [pc, #368]	; (8000734 <fsm_mode1+0x19c>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
			setTimer2(250);
 80005c6:	20fa      	movs	r0, #250	; 0xfa
 80005c8:	f000 fcca 	bl	8000f60 <setTimer2>
		}

	if (timer1_flag == 1){
 80005cc:	4b5a      	ldr	r3, [pc, #360]	; (8000738 <fsm_mode1+0x1a0>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	f040 809d 	bne.w	8000710 <fsm_mode1+0x178>
		setTimer1(1000);
 80005d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005da:	f000 fca7 	bl	8000f2c <setTimer1>
		clear_led_red_amber_green();
 80005de:	f000 fa17 	bl	8000a10 <clear_led_red_amber_green>
		switch (state){
 80005e2:	4b56      	ldr	r3, [pc, #344]	; (800073c <fsm_mode1+0x1a4>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b04      	cmp	r3, #4
 80005e8:	f200 808e 	bhi.w	8000708 <fsm_mode1+0x170>
 80005ec:	a201      	add	r2, pc, #4	; (adr r2, 80005f4 <fsm_mode1+0x5c>)
 80005ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005f2:	bf00      	nop
 80005f4:	08000609 	.word	0x08000609
 80005f8:	08000617 	.word	0x08000617
 80005fc:	08000647 	.word	0x08000647
 8000600:	08000689 	.word	0x08000689
 8000604:	080006b9 	.word	0x080006b9
			case INIT:
				HAL_GPIO_WritePin(GPIOA, RED13_Pin | RED24_Pin | AMBER13_Pin | AMBER24_Pin  | GREEN13_Pin | GREEN24_Pin  , SET);
 8000608:	2201      	movs	r2, #1
 800060a:	f44f 51fc 	mov.w	r1, #8064	; 0x1f80
 800060e:	484c      	ldr	r0, [pc, #304]	; (8000740 <fsm_mode1+0x1a8>)
 8000610:	f001 f8ff 	bl	8001812 <HAL_GPIO_WritePin>
				break;
 8000614:	e078      	b.n	8000708 <fsm_mode1+0x170>
			case RED13_GREEN24:
			  	HAL_GPIO_WritePin(GPIOA, RED13_Pin | GREEN24_Pin , SET);
 8000616:	2201      	movs	r2, #1
 8000618:	f44f 5184 	mov.w	r1, #4224	; 0x1080
 800061c:	4848      	ldr	r0, [pc, #288]	; (8000740 <fsm_mode1+0x1a8>)
 800061e:	f001 f8f8 	bl	8001812 <HAL_GPIO_WritePin>
			  	time_red--;
 8000622:	4b48      	ldr	r3, [pc, #288]	; (8000744 <fsm_mode1+0x1ac>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	3b01      	subs	r3, #1
 8000628:	4a46      	ldr	r2, [pc, #280]	; (8000744 <fsm_mode1+0x1ac>)
 800062a:	6013      	str	r3, [r2, #0]
			  	time_green--;
 800062c:	4b46      	ldr	r3, [pc, #280]	; (8000748 <fsm_mode1+0x1b0>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	3b01      	subs	r3, #1
 8000632:	4a45      	ldr	r2, [pc, #276]	; (8000748 <fsm_mode1+0x1b0>)
 8000634:	6013      	str	r3, [r2, #0]
			  	if (time_green <= 0){
 8000636:	4b44      	ldr	r3, [pc, #272]	; (8000748 <fsm_mode1+0x1b0>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	2b00      	cmp	r3, #0
 800063c:	dc5d      	bgt.n	80006fa <fsm_mode1+0x162>
			  		state = RED13_AMBER24;
 800063e:	4b3f      	ldr	r3, [pc, #252]	; (800073c <fsm_mode1+0x1a4>)
 8000640:	2202      	movs	r2, #2
 8000642:	601a      	str	r2, [r3, #0]
			  	}
			  	break;
 8000644:	e059      	b.n	80006fa <fsm_mode1+0x162>
			case RED13_AMBER24:
			  	HAL_GPIO_WritePin(GPIOA, RED13_Pin | AMBER24_Pin , SET);
 8000646:	2201      	movs	r2, #1
 8000648:	f44f 6190 	mov.w	r1, #1152	; 0x480
 800064c:	483c      	ldr	r0, [pc, #240]	; (8000740 <fsm_mode1+0x1a8>)
 800064e:	f001 f8e0 	bl	8001812 <HAL_GPIO_WritePin>
			  	time_red--;
 8000652:	4b3c      	ldr	r3, [pc, #240]	; (8000744 <fsm_mode1+0x1ac>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	3b01      	subs	r3, #1
 8000658:	4a3a      	ldr	r2, [pc, #232]	; (8000744 <fsm_mode1+0x1ac>)
 800065a:	6013      	str	r3, [r2, #0]
			  	time_amber--;
 800065c:	4b3b      	ldr	r3, [pc, #236]	; (800074c <fsm_mode1+0x1b4>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	3b01      	subs	r3, #1
 8000662:	4a3a      	ldr	r2, [pc, #232]	; (800074c <fsm_mode1+0x1b4>)
 8000664:	6013      	str	r3, [r2, #0]
			  	if (time_amber <= 0){
 8000666:	4b39      	ldr	r3, [pc, #228]	; (800074c <fsm_mode1+0x1b4>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	dc47      	bgt.n	80006fe <fsm_mode1+0x166>
			  		state = GREEN13_RED24;
 800066e:	4b33      	ldr	r3, [pc, #204]	; (800073c <fsm_mode1+0x1a4>)
 8000670:	2203      	movs	r2, #3
 8000672:	601a      	str	r2, [r3, #0]
			  		time_red = 5;
 8000674:	4b33      	ldr	r3, [pc, #204]	; (8000744 <fsm_mode1+0x1ac>)
 8000676:	2205      	movs	r2, #5
 8000678:	601a      	str	r2, [r3, #0]
			  		time_amber = 2;
 800067a:	4b34      	ldr	r3, [pc, #208]	; (800074c <fsm_mode1+0x1b4>)
 800067c:	2202      	movs	r2, #2
 800067e:	601a      	str	r2, [r3, #0]
			  		time_green = 3;
 8000680:	4b31      	ldr	r3, [pc, #196]	; (8000748 <fsm_mode1+0x1b0>)
 8000682:	2203      	movs	r2, #3
 8000684:	601a      	str	r2, [r3, #0]
			  	}
			  	break;
 8000686:	e03a      	b.n	80006fe <fsm_mode1+0x166>
			 case GREEN13_RED24:
			  	HAL_GPIO_WritePin(GPIOA, RED24_Pin | GREEN13_Pin , SET);
 8000688:	2201      	movs	r2, #1
 800068a:	f44f 6110 	mov.w	r1, #2304	; 0x900
 800068e:	482c      	ldr	r0, [pc, #176]	; (8000740 <fsm_mode1+0x1a8>)
 8000690:	f001 f8bf 	bl	8001812 <HAL_GPIO_WritePin>
			  	time_red--;
 8000694:	4b2b      	ldr	r3, [pc, #172]	; (8000744 <fsm_mode1+0x1ac>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	3b01      	subs	r3, #1
 800069a:	4a2a      	ldr	r2, [pc, #168]	; (8000744 <fsm_mode1+0x1ac>)
 800069c:	6013      	str	r3, [r2, #0]
			  	time_green--;
 800069e:	4b2a      	ldr	r3, [pc, #168]	; (8000748 <fsm_mode1+0x1b0>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	3b01      	subs	r3, #1
 80006a4:	4a28      	ldr	r2, [pc, #160]	; (8000748 <fsm_mode1+0x1b0>)
 80006a6:	6013      	str	r3, [r2, #0]
			  	if (time_green <= 0){
 80006a8:	4b27      	ldr	r3, [pc, #156]	; (8000748 <fsm_mode1+0x1b0>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	dc28      	bgt.n	8000702 <fsm_mode1+0x16a>
			  		state = AMBER13_RED24;
 80006b0:	4b22      	ldr	r3, [pc, #136]	; (800073c <fsm_mode1+0x1a4>)
 80006b2:	2204      	movs	r2, #4
 80006b4:	601a      	str	r2, [r3, #0]
			  	}
			  	break;
 80006b6:	e024      	b.n	8000702 <fsm_mode1+0x16a>
			 case AMBER13_RED24:
				HAL_GPIO_WritePin(GPIOA, RED24_Pin | AMBER13_Pin , SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 7140 	mov.w	r1, #768	; 0x300
 80006be:	4820      	ldr	r0, [pc, #128]	; (8000740 <fsm_mode1+0x1a8>)
 80006c0:	f001 f8a7 	bl	8001812 <HAL_GPIO_WritePin>
				time_red--;
 80006c4:	4b1f      	ldr	r3, [pc, #124]	; (8000744 <fsm_mode1+0x1ac>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	3b01      	subs	r3, #1
 80006ca:	4a1e      	ldr	r2, [pc, #120]	; (8000744 <fsm_mode1+0x1ac>)
 80006cc:	6013      	str	r3, [r2, #0]
			  	time_amber--;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	; (800074c <fsm_mode1+0x1b4>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	3b01      	subs	r3, #1
 80006d4:	4a1d      	ldr	r2, [pc, #116]	; (800074c <fsm_mode1+0x1b4>)
 80006d6:	6013      	str	r3, [r2, #0]
			  	if (time_amber <= 0){
 80006d8:	4b1c      	ldr	r3, [pc, #112]	; (800074c <fsm_mode1+0x1b4>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	dc12      	bgt.n	8000706 <fsm_mode1+0x16e>
			  		state = RED13_GREEN24;
 80006e0:	4b16      	ldr	r3, [pc, #88]	; (800073c <fsm_mode1+0x1a4>)
 80006e2:	2201      	movs	r2, #1
 80006e4:	601a      	str	r2, [r3, #0]
			  		time_red = 5;
 80006e6:	4b17      	ldr	r3, [pc, #92]	; (8000744 <fsm_mode1+0x1ac>)
 80006e8:	2205      	movs	r2, #5
 80006ea:	601a      	str	r2, [r3, #0]
			  		time_amber = 2;
 80006ec:	4b17      	ldr	r3, [pc, #92]	; (800074c <fsm_mode1+0x1b4>)
 80006ee:	2202      	movs	r2, #2
 80006f0:	601a      	str	r2, [r3, #0]
			  		time_green = 3;
 80006f2:	4b15      	ldr	r3, [pc, #84]	; (8000748 <fsm_mode1+0x1b0>)
 80006f4:	2203      	movs	r2, #3
 80006f6:	601a      	str	r2, [r3, #0]
			  	}
			  	break;
 80006f8:	e005      	b.n	8000706 <fsm_mode1+0x16e>
			  	break;
 80006fa:	bf00      	nop
 80006fc:	e004      	b.n	8000708 <fsm_mode1+0x170>
			  	break;
 80006fe:	bf00      	nop
 8000700:	e002      	b.n	8000708 <fsm_mode1+0x170>
			  	break;
 8000702:	bf00      	nop
 8000704:	e000      	b.n	8000708 <fsm_mode1+0x170>
			  	break;
 8000706:	bf00      	nop
			}
		current_state = state;
 8000708:	4b0c      	ldr	r3, [pc, #48]	; (800073c <fsm_mode1+0x1a4>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a10      	ldr	r2, [pc, #64]	; (8000750 <fsm_mode1+0x1b8>)
 800070e:	6013      	str	r3, [r2, #0]
	}
	if (isButton1Pressed() == 1){
 8000710:	f000 f98a 	bl	8000a28 <isButton1Pressed>
 8000714:	4603      	mov	r3, r0
 8000716:	2b01      	cmp	r3, #1
 8000718:	d107      	bne.n	800072a <fsm_mode1+0x192>
		mode = SET_TIME_RED;
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <fsm_mode1+0x1bc>)
 800071c:	220c      	movs	r2, #12
 800071e:	601a      	str	r2, [r3, #0]
		index_led = 0;
 8000720:	4b04      	ldr	r3, [pc, #16]	; (8000734 <fsm_mode1+0x19c>)
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
		clear_led_red_amber_green();
 8000726:	f000 f973 	bl	8000a10 <clear_led_red_amber_green>
	}
}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200000dc 	.word	0x200000dc
 8000734:	200000b8 	.word	0x200000b8
 8000738:	200000d8 	.word	0x200000d8
 800073c:	20000010 	.word	0x20000010
 8000740:	40010800 	.word	0x40010800
 8000744:	20000018 	.word	0x20000018
 8000748:	20000020 	.word	0x20000020
 800074c:	2000001c 	.word	0x2000001c
 8000750:	200000e8 	.word	0x200000e8
 8000754:	20000014 	.word	0x20000014

08000758 <fsm_mode2>:
 *      Author: Admin
 */

#include "fsm_mode2.h"

void fsm_mode2(){
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
	if (timer1_flag == 1){
 800075c:	4b2a      	ldr	r3, [pc, #168]	; (8000808 <fsm_mode2+0xb0>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2b01      	cmp	r3, #1
 8000762:	d107      	bne.n	8000774 <fsm_mode2+0x1c>
		setTimer1(250);
 8000764:	20fa      	movs	r0, #250	; 0xfa
 8000766:	f000 fbe1 	bl	8000f2c <setTimer1>
		HAL_GPIO_TogglePin(GPIOA, RED13_Pin | RED24_Pin);
 800076a:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800076e:	4827      	ldr	r0, [pc, #156]	; (800080c <fsm_mode2+0xb4>)
 8000770:	f001 f867 	bl	8001842 <HAL_GPIO_TogglePin>
	}

	if (timer2_flag == 1){
 8000774:	4b26      	ldr	r3, [pc, #152]	; (8000810 <fsm_mode2+0xb8>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d114      	bne.n	80007a6 <fsm_mode2+0x4e>
		update7SEG_mode_234( counter_red,2);
 800077c:	4b25      	ldr	r3, [pc, #148]	; (8000814 <fsm_mode2+0xbc>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2102      	movs	r1, #2
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff fe8a 	bl	800049c <update7SEG_mode_234>
		index_led++;
 8000788:	4b23      	ldr	r3, [pc, #140]	; (8000818 <fsm_mode2+0xc0>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	3301      	adds	r3, #1
 800078e:	4a22      	ldr	r2, [pc, #136]	; (8000818 <fsm_mode2+0xc0>)
 8000790:	6013      	str	r3, [r2, #0]
		if (index_led>=4) index_led=0;
 8000792:	4b21      	ldr	r3, [pc, #132]	; (8000818 <fsm_mode2+0xc0>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	2b03      	cmp	r3, #3
 8000798:	dd02      	ble.n	80007a0 <fsm_mode2+0x48>
 800079a:	4b1f      	ldr	r3, [pc, #124]	; (8000818 <fsm_mode2+0xc0>)
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
		setTimer2(250);
 80007a0:	20fa      	movs	r0, #250	; 0xfa
 80007a2:	f000 fbdd 	bl	8000f60 <setTimer2>
	}

	if (isButton1Pressed() == 1){
 80007a6:	f000 f93f 	bl	8000a28 <isButton1Pressed>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d107      	bne.n	80007c0 <fsm_mode2+0x68>
		mode = SET_TIME_AMBER;
 80007b0:	4b1a      	ldr	r3, [pc, #104]	; (800081c <fsm_mode2+0xc4>)
 80007b2:	220d      	movs	r2, #13
 80007b4:	601a      	str	r2, [r3, #0]
		clear_led_red_amber_green();
 80007b6:	f000 f92b 	bl	8000a10 <clear_led_red_amber_green>
		index_led = 0;
 80007ba:	4b17      	ldr	r3, [pc, #92]	; (8000818 <fsm_mode2+0xc0>)
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
	}

	if (isButton2Pressed() == 1){
 80007c0:	f000 f944 	bl	8000a4c <isButton2Pressed>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d10b      	bne.n	80007e2 <fsm_mode2+0x8a>
		counter_red++;
 80007ca:	4b12      	ldr	r3, [pc, #72]	; (8000814 <fsm_mode2+0xbc>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	3301      	adds	r3, #1
 80007d0:	4a10      	ldr	r2, [pc, #64]	; (8000814 <fsm_mode2+0xbc>)
 80007d2:	6013      	str	r3, [r2, #0]
		if (counter_red >= 100) counter_red = 1;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <fsm_mode2+0xbc>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2b63      	cmp	r3, #99	; 0x63
 80007da:	dd02      	ble.n	80007e2 <fsm_mode2+0x8a>
 80007dc:	4b0d      	ldr	r3, [pc, #52]	; (8000814 <fsm_mode2+0xbc>)
 80007de:	2201      	movs	r2, #1
 80007e0:	601a      	str	r2, [r3, #0]
	}

	if (isButton3Pressed() == 1){
 80007e2:	f000 f945 	bl	8000a70 <isButton3Pressed>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d10b      	bne.n	8000804 <fsm_mode2+0xac>
		time_red = counter_red;
 80007ec:	4b09      	ldr	r3, [pc, #36]	; (8000814 <fsm_mode2+0xbc>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a0b      	ldr	r2, [pc, #44]	; (8000820 <fsm_mode2+0xc8>)
 80007f2:	6013      	str	r3, [r2, #0]
		countRed1 = counter_red;
 80007f4:	4b07      	ldr	r3, [pc, #28]	; (8000814 <fsm_mode2+0xbc>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a0a      	ldr	r2, [pc, #40]	; (8000824 <fsm_mode2+0xcc>)
 80007fa:	6013      	str	r3, [r2, #0]
		countRed2 = counter_red;
 80007fc:	4b05      	ldr	r3, [pc, #20]	; (8000814 <fsm_mode2+0xbc>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a09      	ldr	r2, [pc, #36]	; (8000828 <fsm_mode2+0xd0>)
 8000802:	6013      	str	r3, [r2, #0]
	}
}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}
 8000808:	200000d8 	.word	0x200000d8
 800080c:	40010800 	.word	0x40010800
 8000810:	200000dc 	.word	0x200000dc
 8000814:	20000024 	.word	0x20000024
 8000818:	200000b8 	.word	0x200000b8
 800081c:	20000014 	.word	0x20000014
 8000820:	20000018 	.word	0x20000018
 8000824:	20000030 	.word	0x20000030
 8000828:	2000003c 	.word	0x2000003c

0800082c <fsm_mode3>:
 *      Author: Admin
 */

#include "fsm_mode3.h"

void fsm_mode3(){
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	if (timer1_flag == 1){
 8000830:	4b2a      	ldr	r3, [pc, #168]	; (80008dc <fsm_mode3+0xb0>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	2b01      	cmp	r3, #1
 8000836:	d107      	bne.n	8000848 <fsm_mode3+0x1c>
		setTimer1(250);
 8000838:	20fa      	movs	r0, #250	; 0xfa
 800083a:	f000 fb77 	bl	8000f2c <setTimer1>
		HAL_GPIO_TogglePin(GPIOA, AMBER13_Pin | AMBER24_Pin);
 800083e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000842:	4827      	ldr	r0, [pc, #156]	; (80008e0 <fsm_mode3+0xb4>)
 8000844:	f000 fffd 	bl	8001842 <HAL_GPIO_TogglePin>
	}
	if (timer2_flag == 1){
 8000848:	4b26      	ldr	r3, [pc, #152]	; (80008e4 <fsm_mode3+0xb8>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2b01      	cmp	r3, #1
 800084e:	d114      	bne.n	800087a <fsm_mode3+0x4e>
		update7SEG_mode_234( counter_amber,3);
 8000850:	4b25      	ldr	r3, [pc, #148]	; (80008e8 <fsm_mode3+0xbc>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	2103      	movs	r1, #3
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff fe20 	bl	800049c <update7SEG_mode_234>
		index_led++;
 800085c:	4b23      	ldr	r3, [pc, #140]	; (80008ec <fsm_mode3+0xc0>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	3301      	adds	r3, #1
 8000862:	4a22      	ldr	r2, [pc, #136]	; (80008ec <fsm_mode3+0xc0>)
 8000864:	6013      	str	r3, [r2, #0]
		if (index_led>=4) index_led=0;
 8000866:	4b21      	ldr	r3, [pc, #132]	; (80008ec <fsm_mode3+0xc0>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	2b03      	cmp	r3, #3
 800086c:	dd02      	ble.n	8000874 <fsm_mode3+0x48>
 800086e:	4b1f      	ldr	r3, [pc, #124]	; (80008ec <fsm_mode3+0xc0>)
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
		setTimer2(250);
 8000874:	20fa      	movs	r0, #250	; 0xfa
 8000876:	f000 fb73 	bl	8000f60 <setTimer2>
	}
	if (isButton1Pressed() == 1){
 800087a:	f000 f8d5 	bl	8000a28 <isButton1Pressed>
 800087e:	4603      	mov	r3, r0
 8000880:	2b01      	cmp	r3, #1
 8000882:	d107      	bne.n	8000894 <fsm_mode3+0x68>
		mode = SET_TIME_GREEN;
 8000884:	4b1a      	ldr	r3, [pc, #104]	; (80008f0 <fsm_mode3+0xc4>)
 8000886:	220e      	movs	r2, #14
 8000888:	601a      	str	r2, [r3, #0]
		clear_led_red_amber_green();
 800088a:	f000 f8c1 	bl	8000a10 <clear_led_red_amber_green>
		index_led = 0;
 800088e:	4b17      	ldr	r3, [pc, #92]	; (80008ec <fsm_mode3+0xc0>)
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
	}

	if (isButton2Pressed() == 1){
 8000894:	f000 f8da 	bl	8000a4c <isButton2Pressed>
 8000898:	4603      	mov	r3, r0
 800089a:	2b01      	cmp	r3, #1
 800089c:	d10b      	bne.n	80008b6 <fsm_mode3+0x8a>
		counter_amber++;
 800089e:	4b12      	ldr	r3, [pc, #72]	; (80008e8 <fsm_mode3+0xbc>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	3301      	adds	r3, #1
 80008a4:	4a10      	ldr	r2, [pc, #64]	; (80008e8 <fsm_mode3+0xbc>)
 80008a6:	6013      	str	r3, [r2, #0]
		if (counter_amber >= 100) counter_amber = 1;
 80008a8:	4b0f      	ldr	r3, [pc, #60]	; (80008e8 <fsm_mode3+0xbc>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	2b63      	cmp	r3, #99	; 0x63
 80008ae:	dd02      	ble.n	80008b6 <fsm_mode3+0x8a>
 80008b0:	4b0d      	ldr	r3, [pc, #52]	; (80008e8 <fsm_mode3+0xbc>)
 80008b2:	2201      	movs	r2, #1
 80008b4:	601a      	str	r2, [r3, #0]
	}

	if (isButton3Pressed() == 1){
 80008b6:	f000 f8db 	bl	8000a70 <isButton3Pressed>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d10b      	bne.n	80008d8 <fsm_mode3+0xac>
		time_amber = counter_amber;
 80008c0:	4b09      	ldr	r3, [pc, #36]	; (80008e8 <fsm_mode3+0xbc>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a0b      	ldr	r2, [pc, #44]	; (80008f4 <fsm_mode3+0xc8>)
 80008c6:	6013      	str	r3, [r2, #0]
		countAmber1 = counter_amber;
 80008c8:	4b07      	ldr	r3, [pc, #28]	; (80008e8 <fsm_mode3+0xbc>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a0a      	ldr	r2, [pc, #40]	; (80008f8 <fsm_mode3+0xcc>)
 80008ce:	6013      	str	r3, [r2, #0]
		countAmber2 = counter_amber;
 80008d0:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <fsm_mode3+0xbc>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a09      	ldr	r2, [pc, #36]	; (80008fc <fsm_mode3+0xd0>)
 80008d6:	6013      	str	r3, [r2, #0]
	}
}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	200000d8 	.word	0x200000d8
 80008e0:	40010800 	.word	0x40010800
 80008e4:	200000dc 	.word	0x200000dc
 80008e8:	20000028 	.word	0x20000028
 80008ec:	200000b8 	.word	0x200000b8
 80008f0:	20000014 	.word	0x20000014
 80008f4:	2000001c 	.word	0x2000001c
 80008f8:	20000034 	.word	0x20000034
 80008fc:	20000040 	.word	0x20000040

08000900 <fsm_mode4>:
 *      Author: Admin
 */

#include "fsm_mode4.h"

void fsm_mode4(){
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
	if (timer1_flag == 1){
 8000904:	4b36      	ldr	r3, [pc, #216]	; (80009e0 <fsm_mode4+0xe0>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2b01      	cmp	r3, #1
 800090a:	d107      	bne.n	800091c <fsm_mode4+0x1c>
		setTimer1(250);
 800090c:	20fa      	movs	r0, #250	; 0xfa
 800090e:	f000 fb0d 	bl	8000f2c <setTimer1>
		HAL_GPIO_TogglePin(GPIOA, GREEN13_Pin | GREEN24_Pin);
 8000912:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000916:	4833      	ldr	r0, [pc, #204]	; (80009e4 <fsm_mode4+0xe4>)
 8000918:	f000 ff93 	bl	8001842 <HAL_GPIO_TogglePin>
	}
	if (timer2_flag == 1){
 800091c:	4b32      	ldr	r3, [pc, #200]	; (80009e8 <fsm_mode4+0xe8>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2b01      	cmp	r3, #1
 8000922:	d114      	bne.n	800094e <fsm_mode4+0x4e>
		update7SEG_mode_234( counter_green,4);
 8000924:	4b31      	ldr	r3, [pc, #196]	; (80009ec <fsm_mode4+0xec>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2104      	movs	r1, #4
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff fdb6 	bl	800049c <update7SEG_mode_234>
		index_led++;
 8000930:	4b2f      	ldr	r3, [pc, #188]	; (80009f0 <fsm_mode4+0xf0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	3301      	adds	r3, #1
 8000936:	4a2e      	ldr	r2, [pc, #184]	; (80009f0 <fsm_mode4+0xf0>)
 8000938:	6013      	str	r3, [r2, #0]
		if (index_led>=4) index_led=0;
 800093a:	4b2d      	ldr	r3, [pc, #180]	; (80009f0 <fsm_mode4+0xf0>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b03      	cmp	r3, #3
 8000940:	dd02      	ble.n	8000948 <fsm_mode4+0x48>
 8000942:	4b2b      	ldr	r3, [pc, #172]	; (80009f0 <fsm_mode4+0xf0>)
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
		setTimer2(250);
 8000948:	20fa      	movs	r0, #250	; 0xfa
 800094a:	f000 fb09 	bl	8000f60 <setTimer2>
	}
	if (isButton2Pressed() == 1){
 800094e:	f000 f87d 	bl	8000a4c <isButton2Pressed>
 8000952:	4603      	mov	r3, r0
 8000954:	2b01      	cmp	r3, #1
 8000956:	d10b      	bne.n	8000970 <fsm_mode4+0x70>
		counter_green++;
 8000958:	4b24      	ldr	r3, [pc, #144]	; (80009ec <fsm_mode4+0xec>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	3301      	adds	r3, #1
 800095e:	4a23      	ldr	r2, [pc, #140]	; (80009ec <fsm_mode4+0xec>)
 8000960:	6013      	str	r3, [r2, #0]
		if (counter_green >= 100) counter_green = 1;
 8000962:	4b22      	ldr	r3, [pc, #136]	; (80009ec <fsm_mode4+0xec>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	2b63      	cmp	r3, #99	; 0x63
 8000968:	dd02      	ble.n	8000970 <fsm_mode4+0x70>
 800096a:	4b20      	ldr	r3, [pc, #128]	; (80009ec <fsm_mode4+0xec>)
 800096c:	2201      	movs	r2, #1
 800096e:	601a      	str	r2, [r3, #0]
	}

	if (isButton3Pressed() == 1){
 8000970:	f000 f87e 	bl	8000a70 <isButton3Pressed>
 8000974:	4603      	mov	r3, r0
 8000976:	2b01      	cmp	r3, #1
 8000978:	d10b      	bne.n	8000992 <fsm_mode4+0x92>
		time_green = counter_green;
 800097a:	4b1c      	ldr	r3, [pc, #112]	; (80009ec <fsm_mode4+0xec>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	4a1d      	ldr	r2, [pc, #116]	; (80009f4 <fsm_mode4+0xf4>)
 8000980:	6013      	str	r3, [r2, #0]
		countGreen1 = counter_green;
 8000982:	4b1a      	ldr	r3, [pc, #104]	; (80009ec <fsm_mode4+0xec>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a1c      	ldr	r2, [pc, #112]	; (80009f8 <fsm_mode4+0xf8>)
 8000988:	6013      	str	r3, [r2, #0]
		countGreen2 = counter_green;
 800098a:	4b18      	ldr	r3, [pc, #96]	; (80009ec <fsm_mode4+0xec>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a1b      	ldr	r2, [pc, #108]	; (80009fc <fsm_mode4+0xfc>)
 8000990:	6013      	str	r3, [r2, #0]
	}

	if (isButton1Pressed() == 1){
 8000992:	f000 f849 	bl	8000a28 <isButton1Pressed>
 8000996:	4603      	mov	r3, r0
 8000998:	2b01      	cmp	r3, #1
 800099a:	d11f      	bne.n	80009dc <fsm_mode4+0xdc>
		mode = NORMAL;
 800099c:	4b18      	ldr	r3, [pc, #96]	; (8000a00 <fsm_mode4+0x100>)
 800099e:	220b      	movs	r2, #11
 80009a0:	601a      	str	r2, [r3, #0]
		clear_led_red_amber_green();
 80009a2:	f000 f835 	bl	8000a10 <clear_led_red_amber_green>
		index_led = 0;
 80009a6:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <fsm_mode4+0xf0>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
		if (( time_amber +  time_green ) != time_red){
 80009ac:	4b15      	ldr	r3, [pc, #84]	; (8000a04 <fsm_mode4+0x104>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <fsm_mode4+0xf4>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	441a      	add	r2, r3
 80009b6:	4b14      	ldr	r3, [pc, #80]	; (8000a08 <fsm_mode4+0x108>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d002      	beq.n	80009c4 <fsm_mode4+0xc4>
			state = INIT;
 80009be:	4b13      	ldr	r3, [pc, #76]	; (8000a0c <fsm_mode4+0x10c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
		}
		if (( time_amber + time_green) == time_red){
 80009c4:	4b0f      	ldr	r3, [pc, #60]	; (8000a04 <fsm_mode4+0x104>)
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <fsm_mode4+0xf4>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	441a      	add	r2, r3
 80009ce:	4b0e      	ldr	r3, [pc, #56]	; (8000a08 <fsm_mode4+0x108>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d102      	bne.n	80009dc <fsm_mode4+0xdc>
			state = RED13_GREEN24;
 80009d6:	4b0d      	ldr	r3, [pc, #52]	; (8000a0c <fsm_mode4+0x10c>)
 80009d8:	2201      	movs	r2, #1
 80009da:	601a      	str	r2, [r3, #0]
		}
	}
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	200000d8 	.word	0x200000d8
 80009e4:	40010800 	.word	0x40010800
 80009e8:	200000dc 	.word	0x200000dc
 80009ec:	2000002c 	.word	0x2000002c
 80009f0:	200000b8 	.word	0x200000b8
 80009f4:	20000020 	.word	0x20000020
 80009f8:	20000038 	.word	0x20000038
 80009fc:	20000044 	.word	0x20000044
 8000a00:	20000014 	.word	0x20000014
 8000a04:	2000001c 	.word	0x2000001c
 8000a08:	20000018 	.word	0x20000018
 8000a0c:	20000010 	.word	0x20000010

08000a10 <clear_led_red_amber_green>:
int time_red = 5;
int time_amber = 2;
int time_green = 3;
int counter_red = 5, counter_amber = 2, counter_green = 3;
int countRed1 = 5, countAmber1 = 2, countGreen1 = 3, countRed2 = 5, countAmber2 = 2, countGreen2 = 3;
void clear_led_red_amber_green(){
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
          	HAL_GPIO_WritePin(GPIOA, RED13_Pin | RED24_Pin | AMBER13_Pin | AMBER24_Pin  | GREEN13_Pin | GREEN24_Pin  , RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	f44f 51fc 	mov.w	r1, #8064	; 0x1f80
 8000a1a:	4802      	ldr	r0, [pc, #8]	; (8000a24 <clear_led_red_amber_green+0x14>)
 8000a1c:	f000 fef9 	bl	8001812 <HAL_GPIO_WritePin>
}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40010800 	.word	0x40010800

08000a28 <isButton1Pressed>:

int button1_flag = 0;
int button2_flag = 0;
int button3_flag = 0;

int isButton1Pressed(){
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
	if(button1_flag == 1){
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <isButton1Pressed+0x20>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d104      	bne.n	8000a3e <isButton1Pressed+0x16>
		button1_flag = 0;
 8000a34:	4b04      	ldr	r3, [pc, #16]	; (8000a48 <isButton1Pressed+0x20>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
		return 1;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e000      	b.n	8000a40 <isButton1Pressed+0x18>
	}
	return 0;
 8000a3e:	2300      	movs	r3, #0
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr
 8000a48:	200000bc 	.word	0x200000bc

08000a4c <isButton2Pressed>:
int isButton2Pressed(){
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
	if(button2_flag == 1){
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <isButton2Pressed+0x20>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d104      	bne.n	8000a62 <isButton2Pressed+0x16>
		button2_flag = 0;
 8000a58:	4b04      	ldr	r3, [pc, #16]	; (8000a6c <isButton2Pressed+0x20>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	601a      	str	r2, [r3, #0]
		return 1;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	e000      	b.n	8000a64 <isButton2Pressed+0x18>
	}
	return 0;
 8000a62:	2300      	movs	r3, #0
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr
 8000a6c:	200000c0 	.word	0x200000c0

08000a70 <isButton3Pressed>:
int isButton3Pressed(){
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
	if(button3_flag == 1){
 8000a74:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <isButton3Pressed+0x20>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d104      	bne.n	8000a86 <isButton3Pressed+0x16>
		button3_flag = 0;
 8000a7c:	4b04      	ldr	r3, [pc, #16]	; (8000a90 <isButton3Pressed+0x20>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
		return 1;
 8000a82:	2301      	movs	r3, #1
 8000a84:	e000      	b.n	8000a88 <isButton3Pressed+0x18>
	}
	return 0;
 8000a86:	2300      	movs	r3, #0
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	4770      	bx	lr
 8000a90:	200000c4 	.word	0x200000c4

08000a94 <subKeyProcess1>:

void subKeyProcess1(){
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
	button1_flag = 1;
 8000a98:	4b03      	ldr	r3, [pc, #12]	; (8000aa8 <subKeyProcess1+0x14>)
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	601a      	str	r2, [r3, #0]
}
 8000a9e:	bf00      	nop
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bc80      	pop	{r7}
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	200000bc 	.word	0x200000bc

08000aac <subKeyProcess2>:

void subKeyProcess2(){
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
	button2_flag = 1;
 8000ab0:	4b03      	ldr	r3, [pc, #12]	; (8000ac0 <subKeyProcess2+0x14>)
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	601a      	str	r2, [r3, #0]
}
 8000ab6:	bf00      	nop
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bc80      	pop	{r7}
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	200000c0 	.word	0x200000c0

08000ac4 <subKeyProcess3>:

void subKeyProcess3(){
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
	button3_flag = 1;
 8000ac8:	4b03      	ldr	r3, [pc, #12]	; (8000ad8 <subKeyProcess3+0x14>)
 8000aca:	2201      	movs	r2, #1
 8000acc:	601a      	str	r2, [r3, #0]
}
 8000ace:	bf00      	nop
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bc80      	pop	{r7}
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	200000c4 	.word	0x200000c4

08000adc <getKeyInput>:


void getKeyInput(){
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  KeyReg2 = KeyReg1;
 8000ae0:	4b5e      	ldr	r3, [pc, #376]	; (8000c5c <getKeyInput+0x180>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a5e      	ldr	r2, [pc, #376]	; (8000c60 <getKeyInput+0x184>)
 8000ae6:	6013      	str	r3, [r2, #0]
  KeyReg1 = KeyReg0;
 8000ae8:	4b5e      	ldr	r3, [pc, #376]	; (8000c64 <getKeyInput+0x188>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a5b      	ldr	r2, [pc, #364]	; (8000c5c <getKeyInput+0x180>)
 8000aee:	6013      	str	r3, [r2, #0]
  KeyReg21 = KeyReg11;
 8000af0:	4b5d      	ldr	r3, [pc, #372]	; (8000c68 <getKeyInput+0x18c>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a5d      	ldr	r2, [pc, #372]	; (8000c6c <getKeyInput+0x190>)
 8000af6:	6013      	str	r3, [r2, #0]
  KeyReg11 = KeyReg01;
 8000af8:	4b5d      	ldr	r3, [pc, #372]	; (8000c70 <getKeyInput+0x194>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a5a      	ldr	r2, [pc, #360]	; (8000c68 <getKeyInput+0x18c>)
 8000afe:	6013      	str	r3, [r2, #0]
  KeyReg22 = KeyReg12;
 8000b00:	4b5c      	ldr	r3, [pc, #368]	; (8000c74 <getKeyInput+0x198>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a5c      	ldr	r2, [pc, #368]	; (8000c78 <getKeyInput+0x19c>)
 8000b06:	6013      	str	r3, [r2, #0]
  KeyReg12 = KeyReg02;
 8000b08:	4b5c      	ldr	r3, [pc, #368]	; (8000c7c <getKeyInput+0x1a0>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a59      	ldr	r2, [pc, #356]	; (8000c74 <getKeyInput+0x198>)
 8000b0e:	6013      	str	r3, [r2, #0]

  KeyReg0  = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 8000b10:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b14:	485a      	ldr	r0, [pc, #360]	; (8000c80 <getKeyInput+0x1a4>)
 8000b16:	f000 fe65 	bl	80017e4 <HAL_GPIO_ReadPin>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	4b51      	ldr	r3, [pc, #324]	; (8000c64 <getKeyInput+0x188>)
 8000b20:	601a      	str	r2, [r3, #0]
  KeyReg01 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000b22:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b26:	4856      	ldr	r0, [pc, #344]	; (8000c80 <getKeyInput+0x1a4>)
 8000b28:	f000 fe5c 	bl	80017e4 <HAL_GPIO_ReadPin>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	461a      	mov	r2, r3
 8000b30:	4b4f      	ldr	r3, [pc, #316]	; (8000c70 <getKeyInput+0x194>)
 8000b32:	601a      	str	r2, [r3, #0]
  KeyReg02 = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 8000b34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b38:	4851      	ldr	r0, [pc, #324]	; (8000c80 <getKeyInput+0x1a4>)
 8000b3a:	f000 fe53 	bl	80017e4 <HAL_GPIO_ReadPin>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	461a      	mov	r2, r3
 8000b42:	4b4e      	ldr	r3, [pc, #312]	; (8000c7c <getKeyInput+0x1a0>)
 8000b44:	601a      	str	r2, [r3, #0]

  if ((KeyReg1 == KeyReg0) && (KeyReg1 == KeyReg2)){
 8000b46:	4b45      	ldr	r3, [pc, #276]	; (8000c5c <getKeyInput+0x180>)
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	4b46      	ldr	r3, [pc, #280]	; (8000c64 <getKeyInput+0x188>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d130      	bne.n	8000bb4 <getKeyInput+0xd8>
 8000b52:	4b42      	ldr	r3, [pc, #264]	; (8000c5c <getKeyInput+0x180>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	4b42      	ldr	r3, [pc, #264]	; (8000c60 <getKeyInput+0x184>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	d12a      	bne.n	8000bb4 <getKeyInput+0xd8>
     if (KeyReg2 != KeyReg3){
 8000b5e:	4b40      	ldr	r3, [pc, #256]	; (8000c60 <getKeyInput+0x184>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	4b48      	ldr	r3, [pc, #288]	; (8000c84 <getKeyInput+0x1a8>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d00d      	beq.n	8000b86 <getKeyInput+0xaa>
     KeyReg3 = KeyReg2;
 8000b6a:	4b3d      	ldr	r3, [pc, #244]	; (8000c60 <getKeyInput+0x184>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a45      	ldr	r2, [pc, #276]	; (8000c84 <getKeyInput+0x1a8>)
 8000b70:	6013      	str	r3, [r2, #0]
     if (KeyReg3 == PRESSED_STATE){
 8000b72:	4b44      	ldr	r3, [pc, #272]	; (8000c84 <getKeyInput+0x1a8>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d11c      	bne.n	8000bb4 <getKeyInput+0xd8>
        TimeOutForKeyPress = 100;
 8000b7a:	4b43      	ldr	r3, [pc, #268]	; (8000c88 <getKeyInput+0x1ac>)
 8000b7c:	2264      	movs	r2, #100	; 0x64
 8000b7e:	601a      	str	r2, [r3, #0]
        subKeyProcess1();
 8000b80:	f7ff ff88 	bl	8000a94 <subKeyProcess1>
 8000b84:	e016      	b.n	8000bb4 <getKeyInput+0xd8>
        }
     }else{
        TimeOutForKeyPress --;
 8000b86:	4b40      	ldr	r3, [pc, #256]	; (8000c88 <getKeyInput+0x1ac>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	3b01      	subs	r3, #1
 8000b8c:	4a3e      	ldr	r2, [pc, #248]	; (8000c88 <getKeyInput+0x1ac>)
 8000b8e:	6013      	str	r3, [r2, #0]
        if (TimeOutForKeyPress == 0){
 8000b90:	4b3d      	ldr	r3, [pc, #244]	; (8000c88 <getKeyInput+0x1ac>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d10d      	bne.n	8000bb4 <getKeyInput+0xd8>
        TimeOutForKeyPress = 100;
 8000b98:	4b3b      	ldr	r3, [pc, #236]	; (8000c88 <getKeyInput+0x1ac>)
 8000b9a:	2264      	movs	r2, #100	; 0x64
 8000b9c:	601a      	str	r2, [r3, #0]
        if (KeyReg3 == PRESSED_STATE){
 8000b9e:	4b39      	ldr	r3, [pc, #228]	; (8000c84 <getKeyInput+0x1a8>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d106      	bne.n	8000bb4 <getKeyInput+0xd8>
        	mode = NORMAL ;
 8000ba6:	4b39      	ldr	r3, [pc, #228]	; (8000c8c <getKeyInput+0x1b0>)
 8000ba8:	220b      	movs	r2, #11
 8000baa:	601a      	str	r2, [r3, #0]
        	state = current_state;
 8000bac:	4b38      	ldr	r3, [pc, #224]	; (8000c90 <getKeyInput+0x1b4>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a38      	ldr	r2, [pc, #224]	; (8000c94 <getKeyInput+0x1b8>)
 8000bb2:	6013      	str	r3, [r2, #0]
         	}
         }
      }
   }

   if ((KeyReg11 == KeyReg01) && (KeyReg11 == KeyReg21)){
 8000bb4:	4b2c      	ldr	r3, [pc, #176]	; (8000c68 <getKeyInput+0x18c>)
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	4b2d      	ldr	r3, [pc, #180]	; (8000c70 <getKeyInput+0x194>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d118      	bne.n	8000bf2 <getKeyInput+0x116>
 8000bc0:	4b29      	ldr	r3, [pc, #164]	; (8000c68 <getKeyInput+0x18c>)
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	4b29      	ldr	r3, [pc, #164]	; (8000c6c <getKeyInput+0x190>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d112      	bne.n	8000bf2 <getKeyInput+0x116>
      if (KeyReg21 != KeyReg31){
 8000bcc:	4b27      	ldr	r3, [pc, #156]	; (8000c6c <getKeyInput+0x190>)
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	4b31      	ldr	r3, [pc, #196]	; (8000c98 <getKeyInput+0x1bc>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d00c      	beq.n	8000bf2 <getKeyInput+0x116>
      KeyReg31 = KeyReg21;
 8000bd8:	4b24      	ldr	r3, [pc, #144]	; (8000c6c <getKeyInput+0x190>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a2e      	ldr	r2, [pc, #184]	; (8000c98 <getKeyInput+0x1bc>)
 8000bde:	6013      	str	r3, [r2, #0]
      if (KeyReg31 == PRESSED_STATE){
 8000be0:	4b2d      	ldr	r3, [pc, #180]	; (8000c98 <getKeyInput+0x1bc>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d104      	bne.n	8000bf2 <getKeyInput+0x116>
         TimeOutForKeyPress = 100;
 8000be8:	4b27      	ldr	r3, [pc, #156]	; (8000c88 <getKeyInput+0x1ac>)
 8000bea:	2264      	movs	r2, #100	; 0x64
 8000bec:	601a      	str	r2, [r3, #0]
         subKeyProcess2();
 8000bee:	f7ff ff5d 	bl	8000aac <subKeyProcess2>
         }
      }
    }

    if ((KeyReg12 == KeyReg02) && (KeyReg12 == KeyReg22)){
 8000bf2:	4b20      	ldr	r3, [pc, #128]	; (8000c74 <getKeyInput+0x198>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	4b21      	ldr	r3, [pc, #132]	; (8000c7c <getKeyInput+0x1a0>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d12b      	bne.n	8000c56 <getKeyInput+0x17a>
 8000bfe:	4b1d      	ldr	r3, [pc, #116]	; (8000c74 <getKeyInput+0x198>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	4b1d      	ldr	r3, [pc, #116]	; (8000c78 <getKeyInput+0x19c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d125      	bne.n	8000c56 <getKeyInput+0x17a>
        if (KeyReg22 != KeyReg32){
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <getKeyInput+0x19c>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	4b23      	ldr	r3, [pc, #140]	; (8000c9c <getKeyInput+0x1c0>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d00d      	beq.n	8000c32 <getKeyInput+0x156>
        KeyReg32 = KeyReg22;
 8000c16:	4b18      	ldr	r3, [pc, #96]	; (8000c78 <getKeyInput+0x19c>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4a20      	ldr	r2, [pc, #128]	; (8000c9c <getKeyInput+0x1c0>)
 8000c1c:	6013      	str	r3, [r2, #0]
        if (KeyReg32 == PRESSED_STATE){
 8000c1e:	4b1f      	ldr	r3, [pc, #124]	; (8000c9c <getKeyInput+0x1c0>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d117      	bne.n	8000c56 <getKeyInput+0x17a>
            TimeOutForKeyPress = 100;
 8000c26:	4b18      	ldr	r3, [pc, #96]	; (8000c88 <getKeyInput+0x1ac>)
 8000c28:	2264      	movs	r2, #100	; 0x64
 8000c2a:	601a      	str	r2, [r3, #0]
            subKeyProcess3();
 8000c2c:	f7ff ff4a 	bl	8000ac4 <subKeyProcess3>
                subKeyProcess3();
                }
            }
         }
    }
}
 8000c30:	e011      	b.n	8000c56 <getKeyInput+0x17a>
            TimeOutForKeyPress --;
 8000c32:	4b15      	ldr	r3, [pc, #84]	; (8000c88 <getKeyInput+0x1ac>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	3b01      	subs	r3, #1
 8000c38:	4a13      	ldr	r2, [pc, #76]	; (8000c88 <getKeyInput+0x1ac>)
 8000c3a:	6013      	str	r3, [r2, #0]
            if (TimeOutForKeyPress == 0){
 8000c3c:	4b12      	ldr	r3, [pc, #72]	; (8000c88 <getKeyInput+0x1ac>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d108      	bne.n	8000c56 <getKeyInput+0x17a>
            TimeOutForKeyPress = 100;
 8000c44:	4b10      	ldr	r3, [pc, #64]	; (8000c88 <getKeyInput+0x1ac>)
 8000c46:	2264      	movs	r2, #100	; 0x64
 8000c48:	601a      	str	r2, [r3, #0]
            if (KeyReg32 == PRESSED_STATE){
 8000c4a:	4b14      	ldr	r3, [pc, #80]	; (8000c9c <getKeyInput+0x1c0>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d101      	bne.n	8000c56 <getKeyInput+0x17a>
                subKeyProcess3();
 8000c52:	f7ff ff37 	bl	8000ac4 <subKeyProcess3>
}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	2000004c 	.word	0x2000004c
 8000c60:	20000050 	.word	0x20000050
 8000c64:	20000048 	.word	0x20000048
 8000c68:	2000005c 	.word	0x2000005c
 8000c6c:	20000060 	.word	0x20000060
 8000c70:	20000058 	.word	0x20000058
 8000c74:	2000006c 	.word	0x2000006c
 8000c78:	20000070 	.word	0x20000070
 8000c7c:	20000068 	.word	0x20000068
 8000c80:	40011000 	.word	0x40011000
 8000c84:	20000054 	.word	0x20000054
 8000c88:	20000078 	.word	0x20000078
 8000c8c:	20000014 	.word	0x20000014
 8000c90:	200000e8 	.word	0x200000e8
 8000c94:	20000010 	.word	0x20000010
 8000c98:	20000064 	.word	0x20000064
 8000c9c:	20000074 	.word	0x20000074

08000ca0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ca4:	f000 fab4 	bl	8001210 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ca8:	f000 f836 	bl	8000d18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cac:	f000 f8bc 	bl	8000e28 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000cb0:	f000 f86e 	bl	8000d90 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000cb4:	4816      	ldr	r0, [pc, #88]	; (8000d10 <main+0x70>)
 8000cb6:	f001 fa09 	bl	80020cc <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  setTimer1(10);
 8000cba:	200a      	movs	r0, #10
 8000cbc:	f000 f936 	bl	8000f2c <setTimer1>
  setTimer2(10);
 8000cc0:	200a      	movs	r0, #10
 8000cc2:	f000 f94d 	bl	8000f60 <setTimer2>
  setTimer3(10);
 8000cc6:	200a      	movs	r0, #10
 8000cc8:	f000 f964 	bl	8000f94 <setTimer3>
  setTimer4(10);
 8000ccc:	200a      	movs	r0, #10
 8000cce:	f000 f97b 	bl	8000fc8 <setTimer4>
  while(1)
  {
	  switch (mode){
 8000cd2:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <main+0x74>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	3b0b      	subs	r3, #11
 8000cd8:	2b03      	cmp	r3, #3
 8000cda:	d8fa      	bhi.n	8000cd2 <main+0x32>
 8000cdc:	a201      	add	r2, pc, #4	; (adr r2, 8000ce4 <main+0x44>)
 8000cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce2:	bf00      	nop
 8000ce4:	08000cf5 	.word	0x08000cf5
 8000ce8:	08000cfb 	.word	0x08000cfb
 8000cec:	08000d01 	.word	0x08000d01
 8000cf0:	08000d07 	.word	0x08000d07
	  	  case NORMAL:
	  		fsm_mode1();
 8000cf4:	f7ff fc50 	bl	8000598 <fsm_mode1>
	  		break;
 8000cf8:	e008      	b.n	8000d0c <main+0x6c>
	  	  case SET_TIME_RED:
	  		fsm_mode2();
 8000cfa:	f7ff fd2d 	bl	8000758 <fsm_mode2>
	  		break;
 8000cfe:	e005      	b.n	8000d0c <main+0x6c>
	  	  case SET_TIME_AMBER:
	  		fsm_mode3();
 8000d00:	f7ff fd94 	bl	800082c <fsm_mode3>
	  		break;
 8000d04:	e002      	b.n	8000d0c <main+0x6c>
	  	  case SET_TIME_GREEN:
	  		fsm_mode4();
 8000d06:	f7ff fdfb 	bl	8000900 <fsm_mode4>
	  		break;
 8000d0a:	bf00      	nop
	  switch (mode){
 8000d0c:	e7e1      	b.n	8000cd2 <main+0x32>
 8000d0e:	bf00      	nop
 8000d10:	200000ec 	.word	0x200000ec
 8000d14:	20000014 	.word	0x20000014

08000d18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b090      	sub	sp, #64	; 0x40
 8000d1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d1e:	f107 0318 	add.w	r3, r7, #24
 8000d22:	2228      	movs	r2, #40	; 0x28
 8000d24:	2100      	movs	r1, #0
 8000d26:	4618      	mov	r0, r3
 8000d28:	f001 fd8c 	bl	8002844 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	605a      	str	r2, [r3, #4]
 8000d34:	609a      	str	r2, [r3, #8]
 8000d36:	60da      	str	r2, [r3, #12]
 8000d38:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d42:	2310      	movs	r3, #16
 8000d44:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d4a:	f107 0318 	add.w	r3, r7, #24
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 fd90 	bl	8001874 <HAL_RCC_OscConfig>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d5a:	f000 f8e1 	bl	8000f20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d5e:	230f      	movs	r3, #15
 8000d60:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d62:	2300      	movs	r3, #0
 8000d64:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d66:	2300      	movs	r3, #0
 8000d68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	2100      	movs	r1, #0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 fffc 	bl	8001d74 <HAL_RCC_ClockConfig>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d82:	f000 f8cd 	bl	8000f20 <Error_Handler>
  }
}
 8000d86:	bf00      	nop
 8000d88:	3740      	adds	r7, #64	; 0x40
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
	...

08000d90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d96:	f107 0308 	add.w	r3, r7, #8
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	605a      	str	r2, [r3, #4]
 8000da0:	609a      	str	r2, [r3, #8]
 8000da2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da4:	463b      	mov	r3, r7
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000dac:	4b1d      	ldr	r3, [pc, #116]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000db2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000db4:	4b1b      	ldr	r3, [pc, #108]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000db6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000dba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dbc:	4b19      	ldr	r3, [pc, #100]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000dc2:	4b18      	ldr	r3, [pc, #96]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dc4:	2209      	movs	r2, #9
 8000dc6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc8:	4b16      	ldr	r3, [pc, #88]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dce:	4b15      	ldr	r3, [pc, #84]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dd4:	4813      	ldr	r0, [pc, #76]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dd6:	f001 f929 	bl	800202c <HAL_TIM_Base_Init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000de0:	f000 f89e 	bl	8000f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000de4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000de8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dea:	f107 0308 	add.w	r3, r7, #8
 8000dee:	4619      	mov	r1, r3
 8000df0:	480c      	ldr	r0, [pc, #48]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000df2:	f001 fabf 	bl	8002374 <HAL_TIM_ConfigClockSource>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000dfc:	f000 f890 	bl	8000f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e00:	2300      	movs	r3, #0
 8000e02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e04:	2300      	movs	r3, #0
 8000e06:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e08:	463b      	mov	r3, r7
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4805      	ldr	r0, [pc, #20]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000e0e:	f001 fc8b 	bl	8002728 <HAL_TIMEx_MasterConfigSynchronization>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e18:	f000 f882 	bl	8000f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e1c:	bf00      	nop
 8000e1e:	3718      	adds	r7, #24
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	200000ec 	.word	0x200000ec

08000e28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b088      	sub	sp, #32
 8000e2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2e:	f107 0310 	add.w	r3, r7, #16
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]
 8000e3a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3c:	4b2e      	ldr	r3, [pc, #184]	; (8000ef8 <MX_GPIO_Init+0xd0>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	4a2d      	ldr	r2, [pc, #180]	; (8000ef8 <MX_GPIO_Init+0xd0>)
 8000e42:	f043 0310 	orr.w	r3, r3, #16
 8000e46:	6193      	str	r3, [r2, #24]
 8000e48:	4b2b      	ldr	r3, [pc, #172]	; (8000ef8 <MX_GPIO_Init+0xd0>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	f003 0310 	and.w	r3, r3, #16
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e54:	4b28      	ldr	r3, [pc, #160]	; (8000ef8 <MX_GPIO_Init+0xd0>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	4a27      	ldr	r2, [pc, #156]	; (8000ef8 <MX_GPIO_Init+0xd0>)
 8000e5a:	f043 0304 	orr.w	r3, r3, #4
 8000e5e:	6193      	str	r3, [r2, #24]
 8000e60:	4b25      	ldr	r3, [pc, #148]	; (8000ef8 <MX_GPIO_Init+0xd0>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	f003 0304 	and.w	r3, r3, #4
 8000e68:	60bb      	str	r3, [r7, #8]
 8000e6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6c:	4b22      	ldr	r3, [pc, #136]	; (8000ef8 <MX_GPIO_Init+0xd0>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	4a21      	ldr	r2, [pc, #132]	; (8000ef8 <MX_GPIO_Init+0xd0>)
 8000e72:	f043 0308 	orr.w	r3, r3, #8
 8000e76:	6193      	str	r3, [r2, #24]
 8000e78:	4b1f      	ldr	r3, [pc, #124]	; (8000ef8 <MX_GPIO_Init+0xd0>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	f003 0308 	and.w	r3, r3, #8
 8000e80:	607b      	str	r3, [r7, #4]
 8000e82:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8000e84:	2200      	movs	r2, #0
 8000e86:	f649 71f8 	movw	r1, #40952	; 0x9ff8
 8000e8a:	481c      	ldr	r0, [pc, #112]	; (8000efc <MX_GPIO_Init+0xd4>)
 8000e8c:	f000 fcc1 	bl	8001812 <HAL_GPIO_WritePin>
                          |RED13_Pin|RED24_Pin|AMBER13_Pin|AMBER24_Pin
                          |GREEN13_Pin|GREEN24_Pin|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000e90:	2200      	movs	r2, #0
 8000e92:	217f      	movs	r1, #127	; 0x7f
 8000e94:	481a      	ldr	r0, [pc, #104]	; (8000f00 <MX_GPIO_Init+0xd8>)
 8000e96:	f000 fcbc 	bl	8001812 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8000e9a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000e9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea8:	f107 0310 	add.w	r3, r7, #16
 8000eac:	4619      	mov	r1, r3
 8000eae:	4815      	ldr	r0, [pc, #84]	; (8000f04 <MX_GPIO_Init+0xdc>)
 8000eb0:	f000 fb1e 	bl	80014f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin EN4_Pin
                           RED13_Pin RED24_Pin AMBER13_Pin AMBER24_Pin
                           GREEN13_Pin GREEN24_Pin PA15 */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8000eb4:	f649 73f8 	movw	r3, #40952	; 0x9ff8
 8000eb8:	613b      	str	r3, [r7, #16]
                          |RED13_Pin|RED24_Pin|AMBER13_Pin|AMBER24_Pin
                          |GREEN13_Pin|GREEN24_Pin|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec6:	f107 0310 	add.w	r3, r7, #16
 8000eca:	4619      	mov	r1, r3
 8000ecc:	480b      	ldr	r0, [pc, #44]	; (8000efc <MX_GPIO_Init+0xd4>)
 8000ece:	f000 fb0f 	bl	80014f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3
                           PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000ed2:	237f      	movs	r3, #127	; 0x7f
 8000ed4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee2:	f107 0310 	add.w	r3, r7, #16
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4805      	ldr	r0, [pc, #20]	; (8000f00 <MX_GPIO_Init+0xd8>)
 8000eea:	f000 fb01 	bl	80014f0 <HAL_GPIO_Init>

}
 8000eee:	bf00      	nop
 8000ef0:	3720      	adds	r7, #32
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	40010800 	.word	0x40010800
 8000f00:	40010c00 	.word	0x40010c00
 8000f04:	40011000 	.word	0x40011000

08000f08 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	timeRun();
 8000f10:	f000 f874 	bl	8000ffc <timeRun>
	getKeyInput();
 8000f14:	f7ff fde2 	bl	8000adc <getKeyInput>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f24:	b672      	cpsid	i
}
 8000f26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <Error_Handler+0x8>
	...

08000f2c <setTimer1>:
int timer2_flag=0;
int timer3_flag=0;
int timer4_flag=0;
int timer_cycle=10;

void setTimer1(int duration){
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
	timer1_counter=duration/timer_cycle;
 8000f34:	4b07      	ldr	r3, [pc, #28]	; (8000f54 <setTimer1+0x28>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	687a      	ldr	r2, [r7, #4]
 8000f3a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f3e:	4a06      	ldr	r2, [pc, #24]	; (8000f58 <setTimer1+0x2c>)
 8000f40:	6013      	str	r3, [r2, #0]
	timer1_flag=0;
 8000f42:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <setTimer1+0x30>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bc80      	pop	{r7}
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	2000007c 	.word	0x2000007c
 8000f58:	200000c8 	.word	0x200000c8
 8000f5c:	200000d8 	.word	0x200000d8

08000f60 <setTimer2>:
void setTimer2(int duration){
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
	timer2_counter=duration/timer_cycle;
 8000f68:	4b07      	ldr	r3, [pc, #28]	; (8000f88 <setTimer2+0x28>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f72:	4a06      	ldr	r2, [pc, #24]	; (8000f8c <setTimer2+0x2c>)
 8000f74:	6013      	str	r3, [r2, #0]
	timer2_flag=0;
 8000f76:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <setTimer2+0x30>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	2000007c 	.word	0x2000007c
 8000f8c:	200000cc 	.word	0x200000cc
 8000f90:	200000dc 	.word	0x200000dc

08000f94 <setTimer3>:
void setTimer3(int duration){
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	timer3_counter=duration/timer_cycle;
 8000f9c:	4b07      	ldr	r3, [pc, #28]	; (8000fbc <setTimer3+0x28>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fa6:	4a06      	ldr	r2, [pc, #24]	; (8000fc0 <setTimer3+0x2c>)
 8000fa8:	6013      	str	r3, [r2, #0]
	timer3_flag=0;
 8000faa:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <setTimer3+0x30>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bc80      	pop	{r7}
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	2000007c 	.word	0x2000007c
 8000fc0:	200000d0 	.word	0x200000d0
 8000fc4:	200000e0 	.word	0x200000e0

08000fc8 <setTimer4>:
void setTimer4(int duration){
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	timer4_counter=duration/timer_cycle;
 8000fd0:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <setTimer4+0x28>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fda:	4a06      	ldr	r2, [pc, #24]	; (8000ff4 <setTimer4+0x2c>)
 8000fdc:	6013      	str	r3, [r2, #0]
	timer4_flag=0;
 8000fde:	4b06      	ldr	r3, [pc, #24]	; (8000ff8 <setTimer4+0x30>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	2000007c 	.word	0x2000007c
 8000ff4:	200000d4 	.word	0x200000d4
 8000ff8:	200000e4 	.word	0x200000e4

08000ffc <timeRun>:
void timeRun(){
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
	if (timer1_counter>0){
 8001000:	4b21      	ldr	r3, [pc, #132]	; (8001088 <timeRun+0x8c>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	dd0b      	ble.n	8001020 <timeRun+0x24>
		timer1_counter--;
 8001008:	4b1f      	ldr	r3, [pc, #124]	; (8001088 <timeRun+0x8c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	3b01      	subs	r3, #1
 800100e:	4a1e      	ldr	r2, [pc, #120]	; (8001088 <timeRun+0x8c>)
 8001010:	6013      	str	r3, [r2, #0]
		if (timer1_counter<=0){
 8001012:	4b1d      	ldr	r3, [pc, #116]	; (8001088 <timeRun+0x8c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	dc02      	bgt.n	8001020 <timeRun+0x24>
			timer1_flag=1;
 800101a:	4b1c      	ldr	r3, [pc, #112]	; (800108c <timeRun+0x90>)
 800101c:	2201      	movs	r2, #1
 800101e:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter>0){
 8001020:	4b1b      	ldr	r3, [pc, #108]	; (8001090 <timeRun+0x94>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	dd0b      	ble.n	8001040 <timeRun+0x44>
			timer2_counter--;
 8001028:	4b19      	ldr	r3, [pc, #100]	; (8001090 <timeRun+0x94>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	3b01      	subs	r3, #1
 800102e:	4a18      	ldr	r2, [pc, #96]	; (8001090 <timeRun+0x94>)
 8001030:	6013      	str	r3, [r2, #0]
			if (timer2_counter<=0){
 8001032:	4b17      	ldr	r3, [pc, #92]	; (8001090 <timeRun+0x94>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	dc02      	bgt.n	8001040 <timeRun+0x44>
				timer2_flag=1;
 800103a:	4b16      	ldr	r3, [pc, #88]	; (8001094 <timeRun+0x98>)
 800103c:	2201      	movs	r2, #1
 800103e:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter>0){
 8001040:	4b15      	ldr	r3, [pc, #84]	; (8001098 <timeRun+0x9c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	dd0b      	ble.n	8001060 <timeRun+0x64>
				timer3_counter--;
 8001048:	4b13      	ldr	r3, [pc, #76]	; (8001098 <timeRun+0x9c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3b01      	subs	r3, #1
 800104e:	4a12      	ldr	r2, [pc, #72]	; (8001098 <timeRun+0x9c>)
 8001050:	6013      	str	r3, [r2, #0]
				if (timer3_counter<=0){
 8001052:	4b11      	ldr	r3, [pc, #68]	; (8001098 <timeRun+0x9c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	dc02      	bgt.n	8001060 <timeRun+0x64>
					timer3_flag=1;
 800105a:	4b10      	ldr	r3, [pc, #64]	; (800109c <timeRun+0xa0>)
 800105c:	2201      	movs	r2, #1
 800105e:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter>0){
 8001060:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <timeRun+0xa4>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	dd0b      	ble.n	8001080 <timeRun+0x84>
			timer4_counter--;
 8001068:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <timeRun+0xa4>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	3b01      	subs	r3, #1
 800106e:	4a0c      	ldr	r2, [pc, #48]	; (80010a0 <timeRun+0xa4>)
 8001070:	6013      	str	r3, [r2, #0]
			if (timer4_counter<=0){
 8001072:	4b0b      	ldr	r3, [pc, #44]	; (80010a0 <timeRun+0xa4>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	dc02      	bgt.n	8001080 <timeRun+0x84>
				timer4_flag=1;
 800107a:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <timeRun+0xa8>)
 800107c:	2201      	movs	r2, #1
 800107e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr
 8001088:	200000c8 	.word	0x200000c8
 800108c:	200000d8 	.word	0x200000d8
 8001090:	200000cc 	.word	0x200000cc
 8001094:	200000dc 	.word	0x200000dc
 8001098:	200000d0 	.word	0x200000d0
 800109c:	200000e0 	.word	0x200000e0
 80010a0:	200000d4 	.word	0x200000d4
 80010a4:	200000e4 	.word	0x200000e4

080010a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010ae:	4b15      	ldr	r3, [pc, #84]	; (8001104 <HAL_MspInit+0x5c>)
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	4a14      	ldr	r2, [pc, #80]	; (8001104 <HAL_MspInit+0x5c>)
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	6193      	str	r3, [r2, #24]
 80010ba:	4b12      	ldr	r3, [pc, #72]	; (8001104 <HAL_MspInit+0x5c>)
 80010bc:	699b      	ldr	r3, [r3, #24]
 80010be:	f003 0301 	and.w	r3, r3, #1
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c6:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <HAL_MspInit+0x5c>)
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	4a0e      	ldr	r2, [pc, #56]	; (8001104 <HAL_MspInit+0x5c>)
 80010cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d0:	61d3      	str	r3, [r2, #28]
 80010d2:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <HAL_MspInit+0x5c>)
 80010d4:	69db      	ldr	r3, [r3, #28]
 80010d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010da:	607b      	str	r3, [r7, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010de:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <HAL_MspInit+0x60>)
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	4a04      	ldr	r2, [pc, #16]	; (8001108 <HAL_MspInit+0x60>)
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010fa:	bf00      	nop
 80010fc:	3714      	adds	r7, #20
 80010fe:	46bd      	mov	sp, r7
 8001100:	bc80      	pop	{r7}
 8001102:	4770      	bx	lr
 8001104:	40021000 	.word	0x40021000
 8001108:	40010000 	.word	0x40010000

0800110c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800111c:	d113      	bne.n	8001146 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800111e:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <HAL_TIM_Base_MspInit+0x44>)
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	4a0b      	ldr	r2, [pc, #44]	; (8001150 <HAL_TIM_Base_MspInit+0x44>)
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	61d3      	str	r3, [r2, #28]
 800112a:	4b09      	ldr	r3, [pc, #36]	; (8001150 <HAL_TIM_Base_MspInit+0x44>)
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001136:	2200      	movs	r2, #0
 8001138:	2100      	movs	r1, #0
 800113a:	201c      	movs	r0, #28
 800113c:	f000 f9a1 	bl	8001482 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001140:	201c      	movs	r0, #28
 8001142:	f000 f9ba 	bl	80014ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001146:	bf00      	nop
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40021000 	.word	0x40021000

08001154 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001158:	e7fe      	b.n	8001158 <NMI_Handler+0x4>

0800115a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800115a:	b480      	push	{r7}
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800115e:	e7fe      	b.n	800115e <HardFault_Handler+0x4>

08001160 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001164:	e7fe      	b.n	8001164 <MemManage_Handler+0x4>

08001166 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800116a:	e7fe      	b.n	800116a <BusFault_Handler+0x4>

0800116c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001170:	e7fe      	b.n	8001170 <UsageFault_Handler+0x4>

08001172 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr

0800117e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	46bd      	mov	sp, r7
 8001186:	bc80      	pop	{r7}
 8001188:	4770      	bx	lr

0800118a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800118a:	b480      	push	{r7}
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	bc80      	pop	{r7}
 8001194:	4770      	bx	lr

08001196 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800119a:	f000 f87f 	bl	800129c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
	...

080011a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011a8:	4802      	ldr	r0, [pc, #8]	; (80011b4 <TIM2_IRQHandler+0x10>)
 80011aa:	f000 ffdb 	bl	8002164 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	200000ec 	.word	0x200000ec

080011b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr

080011c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011c4:	f7ff fff8 	bl	80011b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c8:	480b      	ldr	r0, [pc, #44]	; (80011f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011ca:	490c      	ldr	r1, [pc, #48]	; (80011fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011cc:	4a0c      	ldr	r2, [pc, #48]	; (8001200 <LoopFillZerobss+0x16>)
  movs r3, #0
 80011ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d0:	e002      	b.n	80011d8 <LoopCopyDataInit>

080011d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011d6:	3304      	adds	r3, #4

080011d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011dc:	d3f9      	bcc.n	80011d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011de:	4a09      	ldr	r2, [pc, #36]	; (8001204 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011e0:	4c09      	ldr	r4, [pc, #36]	; (8001208 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e4:	e001      	b.n	80011ea <LoopFillZerobss>

080011e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e8:	3204      	adds	r2, #4

080011ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011ec:	d3fb      	bcc.n	80011e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ee:	f001 fb05 	bl	80027fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011f2:	f7ff fd55 	bl	8000ca0 <main>
  bx lr
 80011f6:	4770      	bx	lr
  ldr r0, =_sdata
 80011f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011fc:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001200:	080028a4 	.word	0x080028a4
  ldr r2, =_sbss
 8001204:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001208:	20000138 	.word	0x20000138

0800120c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800120c:	e7fe      	b.n	800120c <ADC1_2_IRQHandler>
	...

08001210 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001214:	4b08      	ldr	r3, [pc, #32]	; (8001238 <HAL_Init+0x28>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a07      	ldr	r2, [pc, #28]	; (8001238 <HAL_Init+0x28>)
 800121a:	f043 0310 	orr.w	r3, r3, #16
 800121e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001220:	2003      	movs	r0, #3
 8001222:	f000 f923 	bl	800146c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001226:	200f      	movs	r0, #15
 8001228:	f000 f808 	bl	800123c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800122c:	f7ff ff3c 	bl	80010a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001230:	2300      	movs	r3, #0
}
 8001232:	4618      	mov	r0, r3
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40022000 	.word	0x40022000

0800123c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <HAL_InitTick+0x54>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b12      	ldr	r3, [pc, #72]	; (8001294 <HAL_InitTick+0x58>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001252:	fbb3 f3f1 	udiv	r3, r3, r1
 8001256:	fbb2 f3f3 	udiv	r3, r2, r3
 800125a:	4618      	mov	r0, r3
 800125c:	f000 f93b 	bl	80014d6 <HAL_SYSTICK_Config>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e00e      	b.n	8001288 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2b0f      	cmp	r3, #15
 800126e:	d80a      	bhi.n	8001286 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001270:	2200      	movs	r2, #0
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	f04f 30ff 	mov.w	r0, #4294967295
 8001278:	f000 f903 	bl	8001482 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800127c:	4a06      	ldr	r2, [pc, #24]	; (8001298 <HAL_InitTick+0x5c>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001282:	2300      	movs	r3, #0
 8001284:	e000      	b.n	8001288 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
}
 8001288:	4618      	mov	r0, r3
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000080 	.word	0x20000080
 8001294:	20000088 	.word	0x20000088
 8001298:	20000084 	.word	0x20000084

0800129c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012a0:	4b05      	ldr	r3, [pc, #20]	; (80012b8 <HAL_IncTick+0x1c>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b05      	ldr	r3, [pc, #20]	; (80012bc <HAL_IncTick+0x20>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4413      	add	r3, r2
 80012ac:	4a03      	ldr	r2, [pc, #12]	; (80012bc <HAL_IncTick+0x20>)
 80012ae:	6013      	str	r3, [r2, #0]
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bc80      	pop	{r7}
 80012b6:	4770      	bx	lr
 80012b8:	20000088 	.word	0x20000088
 80012bc:	20000134 	.word	0x20000134

080012c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  return uwTick;
 80012c4:	4b02      	ldr	r3, [pc, #8]	; (80012d0 <HAL_GetTick+0x10>)
 80012c6:	681b      	ldr	r3, [r3, #0]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr
 80012d0:	20000134 	.word	0x20000134

080012d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e4:	4b0c      	ldr	r3, [pc, #48]	; (8001318 <__NVIC_SetPriorityGrouping+0x44>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ea:	68ba      	ldr	r2, [r7, #8]
 80012ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012f0:	4013      	ands	r3, r2
 80012f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001300:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001304:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001306:	4a04      	ldr	r2, [pc, #16]	; (8001318 <__NVIC_SetPriorityGrouping+0x44>)
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	60d3      	str	r3, [r2, #12]
}
 800130c:	bf00      	nop
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001320:	4b04      	ldr	r3, [pc, #16]	; (8001334 <__NVIC_GetPriorityGrouping+0x18>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	0a1b      	lsrs	r3, r3, #8
 8001326:	f003 0307 	and.w	r3, r3, #7
}
 800132a:	4618      	mov	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001346:	2b00      	cmp	r3, #0
 8001348:	db0b      	blt.n	8001362 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	f003 021f 	and.w	r2, r3, #31
 8001350:	4906      	ldr	r1, [pc, #24]	; (800136c <__NVIC_EnableIRQ+0x34>)
 8001352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001356:	095b      	lsrs	r3, r3, #5
 8001358:	2001      	movs	r0, #1
 800135a:	fa00 f202 	lsl.w	r2, r0, r2
 800135e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr
 800136c:	e000e100 	.word	0xe000e100

08001370 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	6039      	str	r1, [r7, #0]
 800137a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800137c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001380:	2b00      	cmp	r3, #0
 8001382:	db0a      	blt.n	800139a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	b2da      	uxtb	r2, r3
 8001388:	490c      	ldr	r1, [pc, #48]	; (80013bc <__NVIC_SetPriority+0x4c>)
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	0112      	lsls	r2, r2, #4
 8001390:	b2d2      	uxtb	r2, r2
 8001392:	440b      	add	r3, r1
 8001394:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001398:	e00a      	b.n	80013b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	b2da      	uxtb	r2, r3
 800139e:	4908      	ldr	r1, [pc, #32]	; (80013c0 <__NVIC_SetPriority+0x50>)
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	f003 030f 	and.w	r3, r3, #15
 80013a6:	3b04      	subs	r3, #4
 80013a8:	0112      	lsls	r2, r2, #4
 80013aa:	b2d2      	uxtb	r2, r2
 80013ac:	440b      	add	r3, r1
 80013ae:	761a      	strb	r2, [r3, #24]
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	e000e100 	.word	0xe000e100
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b089      	sub	sp, #36	; 0x24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	60f8      	str	r0, [r7, #12]
 80013cc:	60b9      	str	r1, [r7, #8]
 80013ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f003 0307 	and.w	r3, r3, #7
 80013d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	f1c3 0307 	rsb	r3, r3, #7
 80013de:	2b04      	cmp	r3, #4
 80013e0:	bf28      	it	cs
 80013e2:	2304      	movcs	r3, #4
 80013e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	3304      	adds	r3, #4
 80013ea:	2b06      	cmp	r3, #6
 80013ec:	d902      	bls.n	80013f4 <NVIC_EncodePriority+0x30>
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	3b03      	subs	r3, #3
 80013f2:	e000      	b.n	80013f6 <NVIC_EncodePriority+0x32>
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f8:	f04f 32ff 	mov.w	r2, #4294967295
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001402:	43da      	mvns	r2, r3
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	401a      	ands	r2, r3
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800140c:	f04f 31ff 	mov.w	r1, #4294967295
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	fa01 f303 	lsl.w	r3, r1, r3
 8001416:	43d9      	mvns	r1, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800141c:	4313      	orrs	r3, r2
         );
}
 800141e:	4618      	mov	r0, r3
 8001420:	3724      	adds	r7, #36	; 0x24
 8001422:	46bd      	mov	sp, r7
 8001424:	bc80      	pop	{r7}
 8001426:	4770      	bx	lr

08001428 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	3b01      	subs	r3, #1
 8001434:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001438:	d301      	bcc.n	800143e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800143a:	2301      	movs	r3, #1
 800143c:	e00f      	b.n	800145e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800143e:	4a0a      	ldr	r2, [pc, #40]	; (8001468 <SysTick_Config+0x40>)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	3b01      	subs	r3, #1
 8001444:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001446:	210f      	movs	r1, #15
 8001448:	f04f 30ff 	mov.w	r0, #4294967295
 800144c:	f7ff ff90 	bl	8001370 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <SysTick_Config+0x40>)
 8001452:	2200      	movs	r2, #0
 8001454:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001456:	4b04      	ldr	r3, [pc, #16]	; (8001468 <SysTick_Config+0x40>)
 8001458:	2207      	movs	r2, #7
 800145a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	e000e010 	.word	0xe000e010

0800146c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f7ff ff2d 	bl	80012d4 <__NVIC_SetPriorityGrouping>
}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001482:	b580      	push	{r7, lr}
 8001484:	b086      	sub	sp, #24
 8001486:	af00      	add	r7, sp, #0
 8001488:	4603      	mov	r3, r0
 800148a:	60b9      	str	r1, [r7, #8]
 800148c:	607a      	str	r2, [r7, #4]
 800148e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001494:	f7ff ff42 	bl	800131c <__NVIC_GetPriorityGrouping>
 8001498:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	68b9      	ldr	r1, [r7, #8]
 800149e:	6978      	ldr	r0, [r7, #20]
 80014a0:	f7ff ff90 	bl	80013c4 <NVIC_EncodePriority>
 80014a4:	4602      	mov	r2, r0
 80014a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014aa:	4611      	mov	r1, r2
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ff5f 	bl	8001370 <__NVIC_SetPriority>
}
 80014b2:	bf00      	nop
 80014b4:	3718      	adds	r7, #24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b082      	sub	sp, #8
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff ff35 	bl	8001338 <__NVIC_EnableIRQ>
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f7ff ffa2 	bl	8001428 <SysTick_Config>
 80014e4:	4603      	mov	r3, r0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b08b      	sub	sp, #44	; 0x2c
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014fa:	2300      	movs	r3, #0
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014fe:	2300      	movs	r3, #0
 8001500:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001502:	e148      	b.n	8001796 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001504:	2201      	movs	r2, #1
 8001506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	69fa      	ldr	r2, [r7, #28]
 8001514:	4013      	ands	r3, r2
 8001516:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	429a      	cmp	r2, r3
 800151e:	f040 8137 	bne.w	8001790 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	4aa3      	ldr	r2, [pc, #652]	; (80017b4 <HAL_GPIO_Init+0x2c4>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d05e      	beq.n	80015ea <HAL_GPIO_Init+0xfa>
 800152c:	4aa1      	ldr	r2, [pc, #644]	; (80017b4 <HAL_GPIO_Init+0x2c4>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d875      	bhi.n	800161e <HAL_GPIO_Init+0x12e>
 8001532:	4aa1      	ldr	r2, [pc, #644]	; (80017b8 <HAL_GPIO_Init+0x2c8>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d058      	beq.n	80015ea <HAL_GPIO_Init+0xfa>
 8001538:	4a9f      	ldr	r2, [pc, #636]	; (80017b8 <HAL_GPIO_Init+0x2c8>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d86f      	bhi.n	800161e <HAL_GPIO_Init+0x12e>
 800153e:	4a9f      	ldr	r2, [pc, #636]	; (80017bc <HAL_GPIO_Init+0x2cc>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d052      	beq.n	80015ea <HAL_GPIO_Init+0xfa>
 8001544:	4a9d      	ldr	r2, [pc, #628]	; (80017bc <HAL_GPIO_Init+0x2cc>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d869      	bhi.n	800161e <HAL_GPIO_Init+0x12e>
 800154a:	4a9d      	ldr	r2, [pc, #628]	; (80017c0 <HAL_GPIO_Init+0x2d0>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d04c      	beq.n	80015ea <HAL_GPIO_Init+0xfa>
 8001550:	4a9b      	ldr	r2, [pc, #620]	; (80017c0 <HAL_GPIO_Init+0x2d0>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d863      	bhi.n	800161e <HAL_GPIO_Init+0x12e>
 8001556:	4a9b      	ldr	r2, [pc, #620]	; (80017c4 <HAL_GPIO_Init+0x2d4>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d046      	beq.n	80015ea <HAL_GPIO_Init+0xfa>
 800155c:	4a99      	ldr	r2, [pc, #612]	; (80017c4 <HAL_GPIO_Init+0x2d4>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d85d      	bhi.n	800161e <HAL_GPIO_Init+0x12e>
 8001562:	2b12      	cmp	r3, #18
 8001564:	d82a      	bhi.n	80015bc <HAL_GPIO_Init+0xcc>
 8001566:	2b12      	cmp	r3, #18
 8001568:	d859      	bhi.n	800161e <HAL_GPIO_Init+0x12e>
 800156a:	a201      	add	r2, pc, #4	; (adr r2, 8001570 <HAL_GPIO_Init+0x80>)
 800156c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001570:	080015eb 	.word	0x080015eb
 8001574:	080015c5 	.word	0x080015c5
 8001578:	080015d7 	.word	0x080015d7
 800157c:	08001619 	.word	0x08001619
 8001580:	0800161f 	.word	0x0800161f
 8001584:	0800161f 	.word	0x0800161f
 8001588:	0800161f 	.word	0x0800161f
 800158c:	0800161f 	.word	0x0800161f
 8001590:	0800161f 	.word	0x0800161f
 8001594:	0800161f 	.word	0x0800161f
 8001598:	0800161f 	.word	0x0800161f
 800159c:	0800161f 	.word	0x0800161f
 80015a0:	0800161f 	.word	0x0800161f
 80015a4:	0800161f 	.word	0x0800161f
 80015a8:	0800161f 	.word	0x0800161f
 80015ac:	0800161f 	.word	0x0800161f
 80015b0:	0800161f 	.word	0x0800161f
 80015b4:	080015cd 	.word	0x080015cd
 80015b8:	080015e1 	.word	0x080015e1
 80015bc:	4a82      	ldr	r2, [pc, #520]	; (80017c8 <HAL_GPIO_Init+0x2d8>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d013      	beq.n	80015ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015c2:	e02c      	b.n	800161e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	623b      	str	r3, [r7, #32]
          break;
 80015ca:	e029      	b.n	8001620 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	3304      	adds	r3, #4
 80015d2:	623b      	str	r3, [r7, #32]
          break;
 80015d4:	e024      	b.n	8001620 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	3308      	adds	r3, #8
 80015dc:	623b      	str	r3, [r7, #32]
          break;
 80015de:	e01f      	b.n	8001620 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	330c      	adds	r3, #12
 80015e6:	623b      	str	r3, [r7, #32]
          break;
 80015e8:	e01a      	b.n	8001620 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d102      	bne.n	80015f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015f2:	2304      	movs	r3, #4
 80015f4:	623b      	str	r3, [r7, #32]
          break;
 80015f6:	e013      	b.n	8001620 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d105      	bne.n	800160c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001600:	2308      	movs	r3, #8
 8001602:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69fa      	ldr	r2, [r7, #28]
 8001608:	611a      	str	r2, [r3, #16]
          break;
 800160a:	e009      	b.n	8001620 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800160c:	2308      	movs	r3, #8
 800160e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	69fa      	ldr	r2, [r7, #28]
 8001614:	615a      	str	r2, [r3, #20]
          break;
 8001616:	e003      	b.n	8001620 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001618:	2300      	movs	r3, #0
 800161a:	623b      	str	r3, [r7, #32]
          break;
 800161c:	e000      	b.n	8001620 <HAL_GPIO_Init+0x130>
          break;
 800161e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	2bff      	cmp	r3, #255	; 0xff
 8001624:	d801      	bhi.n	800162a <HAL_GPIO_Init+0x13a>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	e001      	b.n	800162e <HAL_GPIO_Init+0x13e>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	3304      	adds	r3, #4
 800162e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	2bff      	cmp	r3, #255	; 0xff
 8001634:	d802      	bhi.n	800163c <HAL_GPIO_Init+0x14c>
 8001636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	e002      	b.n	8001642 <HAL_GPIO_Init+0x152>
 800163c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163e:	3b08      	subs	r3, #8
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	210f      	movs	r1, #15
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	fa01 f303 	lsl.w	r3, r1, r3
 8001650:	43db      	mvns	r3, r3
 8001652:	401a      	ands	r2, r3
 8001654:	6a39      	ldr	r1, [r7, #32]
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	fa01 f303 	lsl.w	r3, r1, r3
 800165c:	431a      	orrs	r2, r3
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166a:	2b00      	cmp	r3, #0
 800166c:	f000 8090 	beq.w	8001790 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001670:	4b56      	ldr	r3, [pc, #344]	; (80017cc <HAL_GPIO_Init+0x2dc>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a55      	ldr	r2, [pc, #340]	; (80017cc <HAL_GPIO_Init+0x2dc>)
 8001676:	f043 0301 	orr.w	r3, r3, #1
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b53      	ldr	r3, [pc, #332]	; (80017cc <HAL_GPIO_Init+0x2dc>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0301 	and.w	r3, r3, #1
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001688:	4a51      	ldr	r2, [pc, #324]	; (80017d0 <HAL_GPIO_Init+0x2e0>)
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	089b      	lsrs	r3, r3, #2
 800168e:	3302      	adds	r3, #2
 8001690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001694:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001698:	f003 0303 	and.w	r3, r3, #3
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	220f      	movs	r2, #15
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	43db      	mvns	r3, r3
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	4013      	ands	r3, r2
 80016aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4a49      	ldr	r2, [pc, #292]	; (80017d4 <HAL_GPIO_Init+0x2e4>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d00d      	beq.n	80016d0 <HAL_GPIO_Init+0x1e0>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4a48      	ldr	r2, [pc, #288]	; (80017d8 <HAL_GPIO_Init+0x2e8>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d007      	beq.n	80016cc <HAL_GPIO_Init+0x1dc>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a47      	ldr	r2, [pc, #284]	; (80017dc <HAL_GPIO_Init+0x2ec>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d101      	bne.n	80016c8 <HAL_GPIO_Init+0x1d8>
 80016c4:	2302      	movs	r3, #2
 80016c6:	e004      	b.n	80016d2 <HAL_GPIO_Init+0x1e2>
 80016c8:	2303      	movs	r3, #3
 80016ca:	e002      	b.n	80016d2 <HAL_GPIO_Init+0x1e2>
 80016cc:	2301      	movs	r3, #1
 80016ce:	e000      	b.n	80016d2 <HAL_GPIO_Init+0x1e2>
 80016d0:	2300      	movs	r3, #0
 80016d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016d4:	f002 0203 	and.w	r2, r2, #3
 80016d8:	0092      	lsls	r2, r2, #2
 80016da:	4093      	lsls	r3, r2
 80016dc:	68fa      	ldr	r2, [r7, #12]
 80016de:	4313      	orrs	r3, r2
 80016e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016e2:	493b      	ldr	r1, [pc, #236]	; (80017d0 <HAL_GPIO_Init+0x2e0>)
 80016e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e6:	089b      	lsrs	r3, r3, #2
 80016e8:	3302      	adds	r3, #2
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d006      	beq.n	800170a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016fc:	4b38      	ldr	r3, [pc, #224]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 80016fe:	689a      	ldr	r2, [r3, #8]
 8001700:	4937      	ldr	r1, [pc, #220]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	4313      	orrs	r3, r2
 8001706:	608b      	str	r3, [r1, #8]
 8001708:	e006      	b.n	8001718 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800170a:	4b35      	ldr	r3, [pc, #212]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 800170c:	689a      	ldr	r2, [r3, #8]
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	43db      	mvns	r3, r3
 8001712:	4933      	ldr	r1, [pc, #204]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 8001714:	4013      	ands	r3, r2
 8001716:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d006      	beq.n	8001732 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001724:	4b2e      	ldr	r3, [pc, #184]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 8001726:	68da      	ldr	r2, [r3, #12]
 8001728:	492d      	ldr	r1, [pc, #180]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	4313      	orrs	r3, r2
 800172e:	60cb      	str	r3, [r1, #12]
 8001730:	e006      	b.n	8001740 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001732:	4b2b      	ldr	r3, [pc, #172]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 8001734:	68da      	ldr	r2, [r3, #12]
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	43db      	mvns	r3, r3
 800173a:	4929      	ldr	r1, [pc, #164]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 800173c:	4013      	ands	r3, r2
 800173e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d006      	beq.n	800175a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800174c:	4b24      	ldr	r3, [pc, #144]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	4923      	ldr	r1, [pc, #140]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	4313      	orrs	r3, r2
 8001756:	604b      	str	r3, [r1, #4]
 8001758:	e006      	b.n	8001768 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800175a:	4b21      	ldr	r3, [pc, #132]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 800175c:	685a      	ldr	r2, [r3, #4]
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	43db      	mvns	r3, r3
 8001762:	491f      	ldr	r1, [pc, #124]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 8001764:	4013      	ands	r3, r2
 8001766:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d006      	beq.n	8001782 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001774:	4b1a      	ldr	r3, [pc, #104]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4919      	ldr	r1, [pc, #100]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	4313      	orrs	r3, r2
 800177e:	600b      	str	r3, [r1, #0]
 8001780:	e006      	b.n	8001790 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001782:	4b17      	ldr	r3, [pc, #92]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	43db      	mvns	r3, r3
 800178a:	4915      	ldr	r1, [pc, #84]	; (80017e0 <HAL_GPIO_Init+0x2f0>)
 800178c:	4013      	ands	r3, r2
 800178e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001792:	3301      	adds	r3, #1
 8001794:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800179c:	fa22 f303 	lsr.w	r3, r2, r3
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	f47f aeaf 	bne.w	8001504 <HAL_GPIO_Init+0x14>
  }
}
 80017a6:	bf00      	nop
 80017a8:	bf00      	nop
 80017aa:	372c      	adds	r7, #44	; 0x2c
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	10320000 	.word	0x10320000
 80017b8:	10310000 	.word	0x10310000
 80017bc:	10220000 	.word	0x10220000
 80017c0:	10210000 	.word	0x10210000
 80017c4:	10120000 	.word	0x10120000
 80017c8:	10110000 	.word	0x10110000
 80017cc:	40021000 	.word	0x40021000
 80017d0:	40010000 	.word	0x40010000
 80017d4:	40010800 	.word	0x40010800
 80017d8:	40010c00 	.word	0x40010c00
 80017dc:	40011000 	.word	0x40011000
 80017e0:	40010400 	.word	0x40010400

080017e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	460b      	mov	r3, r1
 80017ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	689a      	ldr	r2, [r3, #8]
 80017f4:	887b      	ldrh	r3, [r7, #2]
 80017f6:	4013      	ands	r3, r2
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d002      	beq.n	8001802 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80017fc:	2301      	movs	r3, #1
 80017fe:	73fb      	strb	r3, [r7, #15]
 8001800:	e001      	b.n	8001806 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001802:	2300      	movs	r3, #0
 8001804:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001806:	7bfb      	ldrb	r3, [r7, #15]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	bc80      	pop	{r7}
 8001810:	4770      	bx	lr

08001812 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
 800181a:	460b      	mov	r3, r1
 800181c:	807b      	strh	r3, [r7, #2]
 800181e:	4613      	mov	r3, r2
 8001820:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001822:	787b      	ldrb	r3, [r7, #1]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d003      	beq.n	8001830 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001828:	887a      	ldrh	r2, [r7, #2]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800182e:	e003      	b.n	8001838 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001830:	887b      	ldrh	r3, [r7, #2]
 8001832:	041a      	lsls	r2, r3, #16
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	611a      	str	r2, [r3, #16]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	bc80      	pop	{r7}
 8001840:	4770      	bx	lr

08001842 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001842:	b480      	push	{r7}
 8001844:	b085      	sub	sp, #20
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
 800184a:	460b      	mov	r3, r1
 800184c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001854:	887a      	ldrh	r2, [r7, #2]
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4013      	ands	r3, r2
 800185a:	041a      	lsls	r2, r3, #16
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	43d9      	mvns	r1, r3
 8001860:	887b      	ldrh	r3, [r7, #2]
 8001862:	400b      	ands	r3, r1
 8001864:	431a      	orrs	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	611a      	str	r2, [r3, #16]
}
 800186a:	bf00      	nop
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr

08001874 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e26c      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 8087 	beq.w	80019a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001894:	4b92      	ldr	r3, [pc, #584]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f003 030c 	and.w	r3, r3, #12
 800189c:	2b04      	cmp	r3, #4
 800189e:	d00c      	beq.n	80018ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018a0:	4b8f      	ldr	r3, [pc, #572]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f003 030c 	and.w	r3, r3, #12
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	d112      	bne.n	80018d2 <HAL_RCC_OscConfig+0x5e>
 80018ac:	4b8c      	ldr	r3, [pc, #560]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018b8:	d10b      	bne.n	80018d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ba:	4b89      	ldr	r3, [pc, #548]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d06c      	beq.n	80019a0 <HAL_RCC_OscConfig+0x12c>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d168      	bne.n	80019a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e246      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018da:	d106      	bne.n	80018ea <HAL_RCC_OscConfig+0x76>
 80018dc:	4b80      	ldr	r3, [pc, #512]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a7f      	ldr	r2, [pc, #508]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018e6:	6013      	str	r3, [r2, #0]
 80018e8:	e02e      	b.n	8001948 <HAL_RCC_OscConfig+0xd4>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d10c      	bne.n	800190c <HAL_RCC_OscConfig+0x98>
 80018f2:	4b7b      	ldr	r3, [pc, #492]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a7a      	ldr	r2, [pc, #488]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	4b78      	ldr	r3, [pc, #480]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a77      	ldr	r2, [pc, #476]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001904:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001908:	6013      	str	r3, [r2, #0]
 800190a:	e01d      	b.n	8001948 <HAL_RCC_OscConfig+0xd4>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001914:	d10c      	bne.n	8001930 <HAL_RCC_OscConfig+0xbc>
 8001916:	4b72      	ldr	r3, [pc, #456]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a71      	ldr	r2, [pc, #452]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 800191c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001920:	6013      	str	r3, [r2, #0]
 8001922:	4b6f      	ldr	r3, [pc, #444]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a6e      	ldr	r2, [pc, #440]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800192c:	6013      	str	r3, [r2, #0]
 800192e:	e00b      	b.n	8001948 <HAL_RCC_OscConfig+0xd4>
 8001930:	4b6b      	ldr	r3, [pc, #428]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a6a      	ldr	r2, [pc, #424]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001936:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	4b68      	ldr	r3, [pc, #416]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a67      	ldr	r2, [pc, #412]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001942:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001946:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d013      	beq.n	8001978 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001950:	f7ff fcb6 	bl	80012c0 <HAL_GetTick>
 8001954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001956:	e008      	b.n	800196a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001958:	f7ff fcb2 	bl	80012c0 <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b64      	cmp	r3, #100	; 0x64
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e1fa      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196a:	4b5d      	ldr	r3, [pc, #372]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d0f0      	beq.n	8001958 <HAL_RCC_OscConfig+0xe4>
 8001976:	e014      	b.n	80019a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001978:	f7ff fca2 	bl	80012c0 <HAL_GetTick>
 800197c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800197e:	e008      	b.n	8001992 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001980:	f7ff fc9e 	bl	80012c0 <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b64      	cmp	r3, #100	; 0x64
 800198c:	d901      	bls.n	8001992 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e1e6      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001992:	4b53      	ldr	r3, [pc, #332]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d1f0      	bne.n	8001980 <HAL_RCC_OscConfig+0x10c>
 800199e:	e000      	b.n	80019a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d063      	beq.n	8001a76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019ae:	4b4c      	ldr	r3, [pc, #304]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 030c 	and.w	r3, r3, #12
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00b      	beq.n	80019d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019ba:	4b49      	ldr	r3, [pc, #292]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f003 030c 	and.w	r3, r3, #12
 80019c2:	2b08      	cmp	r3, #8
 80019c4:	d11c      	bne.n	8001a00 <HAL_RCC_OscConfig+0x18c>
 80019c6:	4b46      	ldr	r3, [pc, #280]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d116      	bne.n	8001a00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d2:	4b43      	ldr	r3, [pc, #268]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d005      	beq.n	80019ea <HAL_RCC_OscConfig+0x176>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d001      	beq.n	80019ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e1ba      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ea:	4b3d      	ldr	r3, [pc, #244]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	695b      	ldr	r3, [r3, #20]
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	4939      	ldr	r1, [pc, #228]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019fe:	e03a      	b.n	8001a76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	691b      	ldr	r3, [r3, #16]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d020      	beq.n	8001a4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a08:	4b36      	ldr	r3, [pc, #216]	; (8001ae4 <HAL_RCC_OscConfig+0x270>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0e:	f7ff fc57 	bl	80012c0 <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a16:	f7ff fc53 	bl	80012c0 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e19b      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a28:	4b2d      	ldr	r3, [pc, #180]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d0f0      	beq.n	8001a16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a34:	4b2a      	ldr	r3, [pc, #168]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	695b      	ldr	r3, [r3, #20]
 8001a40:	00db      	lsls	r3, r3, #3
 8001a42:	4927      	ldr	r1, [pc, #156]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	600b      	str	r3, [r1, #0]
 8001a48:	e015      	b.n	8001a76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a4a:	4b26      	ldr	r3, [pc, #152]	; (8001ae4 <HAL_RCC_OscConfig+0x270>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a50:	f7ff fc36 	bl	80012c0 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a58:	f7ff fc32 	bl	80012c0 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e17a      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a6a:	4b1d      	ldr	r3, [pc, #116]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1f0      	bne.n	8001a58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d03a      	beq.n	8001af8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	699b      	ldr	r3, [r3, #24]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d019      	beq.n	8001abe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a8a:	4b17      	ldr	r3, [pc, #92]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a90:	f7ff fc16 	bl	80012c0 <HAL_GetTick>
 8001a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a98:	f7ff fc12 	bl	80012c0 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e15a      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d0f0      	beq.n	8001a98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ab6:	2001      	movs	r0, #1
 8001ab8:	f000 fa9a 	bl	8001ff0 <RCC_Delay>
 8001abc:	e01c      	b.n	8001af8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001abe:	4b0a      	ldr	r3, [pc, #40]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac4:	f7ff fbfc 	bl	80012c0 <HAL_GetTick>
 8001ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aca:	e00f      	b.n	8001aec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001acc:	f7ff fbf8 	bl	80012c0 <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d908      	bls.n	8001aec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e140      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
 8001ade:	bf00      	nop
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	42420000 	.word	0x42420000
 8001ae8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aec:	4b9e      	ldr	r3, [pc, #632]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d1e9      	bne.n	8001acc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f000 80a6 	beq.w	8001c52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b06:	2300      	movs	r3, #0
 8001b08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b0a:	4b97      	ldr	r3, [pc, #604]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d10d      	bne.n	8001b32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b16:	4b94      	ldr	r3, [pc, #592]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001b18:	69db      	ldr	r3, [r3, #28]
 8001b1a:	4a93      	ldr	r2, [pc, #588]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b20:	61d3      	str	r3, [r2, #28]
 8001b22:	4b91      	ldr	r3, [pc, #580]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b32:	4b8e      	ldr	r3, [pc, #568]	; (8001d6c <HAL_RCC_OscConfig+0x4f8>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d118      	bne.n	8001b70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b3e:	4b8b      	ldr	r3, [pc, #556]	; (8001d6c <HAL_RCC_OscConfig+0x4f8>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a8a      	ldr	r2, [pc, #552]	; (8001d6c <HAL_RCC_OscConfig+0x4f8>)
 8001b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b4a:	f7ff fbb9 	bl	80012c0 <HAL_GetTick>
 8001b4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b50:	e008      	b.n	8001b64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b52:	f7ff fbb5 	bl	80012c0 <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b64      	cmp	r3, #100	; 0x64
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e0fd      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b64:	4b81      	ldr	r3, [pc, #516]	; (8001d6c <HAL_RCC_OscConfig+0x4f8>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0f0      	beq.n	8001b52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d106      	bne.n	8001b86 <HAL_RCC_OscConfig+0x312>
 8001b78:	4b7b      	ldr	r3, [pc, #492]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	4a7a      	ldr	r2, [pc, #488]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6213      	str	r3, [r2, #32]
 8001b84:	e02d      	b.n	8001be2 <HAL_RCC_OscConfig+0x36e>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x334>
 8001b8e:	4b76      	ldr	r3, [pc, #472]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001b90:	6a1b      	ldr	r3, [r3, #32]
 8001b92:	4a75      	ldr	r2, [pc, #468]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001b94:	f023 0301 	bic.w	r3, r3, #1
 8001b98:	6213      	str	r3, [r2, #32]
 8001b9a:	4b73      	ldr	r3, [pc, #460]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001b9c:	6a1b      	ldr	r3, [r3, #32]
 8001b9e:	4a72      	ldr	r2, [pc, #456]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001ba0:	f023 0304 	bic.w	r3, r3, #4
 8001ba4:	6213      	str	r3, [r2, #32]
 8001ba6:	e01c      	b.n	8001be2 <HAL_RCC_OscConfig+0x36e>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	2b05      	cmp	r3, #5
 8001bae:	d10c      	bne.n	8001bca <HAL_RCC_OscConfig+0x356>
 8001bb0:	4b6d      	ldr	r3, [pc, #436]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001bb2:	6a1b      	ldr	r3, [r3, #32]
 8001bb4:	4a6c      	ldr	r2, [pc, #432]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001bb6:	f043 0304 	orr.w	r3, r3, #4
 8001bba:	6213      	str	r3, [r2, #32]
 8001bbc:	4b6a      	ldr	r3, [pc, #424]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001bbe:	6a1b      	ldr	r3, [r3, #32]
 8001bc0:	4a69      	ldr	r2, [pc, #420]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001bc2:	f043 0301 	orr.w	r3, r3, #1
 8001bc6:	6213      	str	r3, [r2, #32]
 8001bc8:	e00b      	b.n	8001be2 <HAL_RCC_OscConfig+0x36e>
 8001bca:	4b67      	ldr	r3, [pc, #412]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001bcc:	6a1b      	ldr	r3, [r3, #32]
 8001bce:	4a66      	ldr	r2, [pc, #408]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001bd0:	f023 0301 	bic.w	r3, r3, #1
 8001bd4:	6213      	str	r3, [r2, #32]
 8001bd6:	4b64      	ldr	r3, [pc, #400]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	4a63      	ldr	r2, [pc, #396]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001bdc:	f023 0304 	bic.w	r3, r3, #4
 8001be0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d015      	beq.n	8001c16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bea:	f7ff fb69 	bl	80012c0 <HAL_GetTick>
 8001bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bf0:	e00a      	b.n	8001c08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf2:	f7ff fb65 	bl	80012c0 <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e0ab      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c08:	4b57      	ldr	r3, [pc, #348]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0ee      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x37e>
 8001c14:	e014      	b.n	8001c40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c16:	f7ff fb53 	bl	80012c0 <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c1c:	e00a      	b.n	8001c34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c1e:	f7ff fb4f 	bl	80012c0 <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e095      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c34:	4b4c      	ldr	r3, [pc, #304]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001c36:	6a1b      	ldr	r3, [r3, #32]
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d1ee      	bne.n	8001c1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c40:	7dfb      	ldrb	r3, [r7, #23]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d105      	bne.n	8001c52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c46:	4b48      	ldr	r3, [pc, #288]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001c48:	69db      	ldr	r3, [r3, #28]
 8001c4a:	4a47      	ldr	r2, [pc, #284]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001c4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c50:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69db      	ldr	r3, [r3, #28]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 8081 	beq.w	8001d5e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c5c:	4b42      	ldr	r3, [pc, #264]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 030c 	and.w	r3, r3, #12
 8001c64:	2b08      	cmp	r3, #8
 8001c66:	d061      	beq.n	8001d2c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69db      	ldr	r3, [r3, #28]
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d146      	bne.n	8001cfe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c70:	4b3f      	ldr	r3, [pc, #252]	; (8001d70 <HAL_RCC_OscConfig+0x4fc>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c76:	f7ff fb23 	bl	80012c0 <HAL_GetTick>
 8001c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c7c:	e008      	b.n	8001c90 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c7e:	f7ff fb1f 	bl	80012c0 <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e067      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c90:	4b35      	ldr	r3, [pc, #212]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d1f0      	bne.n	8001c7e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a1b      	ldr	r3, [r3, #32]
 8001ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ca4:	d108      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ca6:	4b30      	ldr	r3, [pc, #192]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	492d      	ldr	r1, [pc, #180]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cb8:	4b2b      	ldr	r3, [pc, #172]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a19      	ldr	r1, [r3, #32]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc8:	430b      	orrs	r3, r1
 8001cca:	4927      	ldr	r1, [pc, #156]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cd0:	4b27      	ldr	r3, [pc, #156]	; (8001d70 <HAL_RCC_OscConfig+0x4fc>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd6:	f7ff faf3 	bl	80012c0 <HAL_GetTick>
 8001cda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cdc:	e008      	b.n	8001cf0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cde:	f7ff faef 	bl	80012c0 <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e037      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cf0:	4b1d      	ldr	r3, [pc, #116]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d0f0      	beq.n	8001cde <HAL_RCC_OscConfig+0x46a>
 8001cfc:	e02f      	b.n	8001d5e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cfe:	4b1c      	ldr	r3, [pc, #112]	; (8001d70 <HAL_RCC_OscConfig+0x4fc>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d04:	f7ff fadc 	bl	80012c0 <HAL_GetTick>
 8001d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d0c:	f7ff fad8 	bl	80012c0 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e020      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d1e:	4b12      	ldr	r3, [pc, #72]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f0      	bne.n	8001d0c <HAL_RCC_OscConfig+0x498>
 8001d2a:	e018      	b.n	8001d5e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d101      	bne.n	8001d38 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e013      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d38:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <HAL_RCC_OscConfig+0x4f4>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a1b      	ldr	r3, [r3, #32]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d106      	bne.n	8001d5a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d001      	beq.n	8001d5e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e000      	b.n	8001d60 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3718      	adds	r7, #24
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40007000 	.word	0x40007000
 8001d70:	42420060 	.word	0x42420060

08001d74 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d101      	bne.n	8001d88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e0d0      	b.n	8001f2a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d88:	4b6a      	ldr	r3, [pc, #424]	; (8001f34 <HAL_RCC_ClockConfig+0x1c0>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0307 	and.w	r3, r3, #7
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d910      	bls.n	8001db8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d96:	4b67      	ldr	r3, [pc, #412]	; (8001f34 <HAL_RCC_ClockConfig+0x1c0>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f023 0207 	bic.w	r2, r3, #7
 8001d9e:	4965      	ldr	r1, [pc, #404]	; (8001f34 <HAL_RCC_ClockConfig+0x1c0>)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001da6:	4b63      	ldr	r3, [pc, #396]	; (8001f34 <HAL_RCC_ClockConfig+0x1c0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	683a      	ldr	r2, [r7, #0]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d001      	beq.n	8001db8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e0b8      	b.n	8001f2a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d020      	beq.n	8001e06 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0304 	and.w	r3, r3, #4
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d005      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dd0:	4b59      	ldr	r3, [pc, #356]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	4a58      	ldr	r2, [pc, #352]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001dda:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0308 	and.w	r3, r3, #8
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d005      	beq.n	8001df4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001de8:	4b53      	ldr	r3, [pc, #332]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	4a52      	ldr	r2, [pc, #328]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001dee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001df2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001df4:	4b50      	ldr	r3, [pc, #320]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	494d      	ldr	r1, [pc, #308]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d040      	beq.n	8001e94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d107      	bne.n	8001e2a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e1a:	4b47      	ldr	r3, [pc, #284]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d115      	bne.n	8001e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e07f      	b.n	8001f2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d107      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e32:	4b41      	ldr	r3, [pc, #260]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d109      	bne.n	8001e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e073      	b.n	8001f2a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e42:	4b3d      	ldr	r3, [pc, #244]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e06b      	b.n	8001f2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e52:	4b39      	ldr	r3, [pc, #228]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f023 0203 	bic.w	r2, r3, #3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	4936      	ldr	r1, [pc, #216]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e64:	f7ff fa2c 	bl	80012c0 <HAL_GetTick>
 8001e68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e6a:	e00a      	b.n	8001e82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e6c:	f7ff fa28 	bl	80012c0 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e053      	b.n	8001f2a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e82:	4b2d      	ldr	r3, [pc, #180]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f003 020c 	and.w	r2, r3, #12
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d1eb      	bne.n	8001e6c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e94:	4b27      	ldr	r3, [pc, #156]	; (8001f34 <HAL_RCC_ClockConfig+0x1c0>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d210      	bcs.n	8001ec4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea2:	4b24      	ldr	r3, [pc, #144]	; (8001f34 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f023 0207 	bic.w	r2, r3, #7
 8001eaa:	4922      	ldr	r1, [pc, #136]	; (8001f34 <HAL_RCC_ClockConfig+0x1c0>)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eb2:	4b20      	ldr	r3, [pc, #128]	; (8001f34 <HAL_RCC_ClockConfig+0x1c0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d001      	beq.n	8001ec4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e032      	b.n	8001f2a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0304 	and.w	r3, r3, #4
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d008      	beq.n	8001ee2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ed0:	4b19      	ldr	r3, [pc, #100]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	4916      	ldr	r1, [pc, #88]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0308 	and.w	r3, r3, #8
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d009      	beq.n	8001f02 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001eee:	4b12      	ldr	r3, [pc, #72]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	490e      	ldr	r1, [pc, #56]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f02:	f000 f821 	bl	8001f48 <HAL_RCC_GetSysClockFreq>
 8001f06:	4602      	mov	r2, r0
 8001f08:	4b0b      	ldr	r3, [pc, #44]	; (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	091b      	lsrs	r3, r3, #4
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	490a      	ldr	r1, [pc, #40]	; (8001f3c <HAL_RCC_ClockConfig+0x1c8>)
 8001f14:	5ccb      	ldrb	r3, [r1, r3]
 8001f16:	fa22 f303 	lsr.w	r3, r2, r3
 8001f1a:	4a09      	ldr	r2, [pc, #36]	; (8001f40 <HAL_RCC_ClockConfig+0x1cc>)
 8001f1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f1e:	4b09      	ldr	r3, [pc, #36]	; (8001f44 <HAL_RCC_ClockConfig+0x1d0>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff f98a 	bl	800123c <HAL_InitTick>

  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40022000 	.word	0x40022000
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	08002878 	.word	0x08002878
 8001f40:	20000080 	.word	0x20000080
 8001f44:	20000084 	.word	0x20000084

08001f48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b087      	sub	sp, #28
 8001f4c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
 8001f56:	2300      	movs	r3, #0
 8001f58:	617b      	str	r3, [r7, #20]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f62:	4b1e      	ldr	r3, [pc, #120]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x94>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f003 030c 	and.w	r3, r3, #12
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	d002      	beq.n	8001f78 <HAL_RCC_GetSysClockFreq+0x30>
 8001f72:	2b08      	cmp	r3, #8
 8001f74:	d003      	beq.n	8001f7e <HAL_RCC_GetSysClockFreq+0x36>
 8001f76:	e027      	b.n	8001fc8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f78:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f7a:	613b      	str	r3, [r7, #16]
      break;
 8001f7c:	e027      	b.n	8001fce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	0c9b      	lsrs	r3, r3, #18
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	4a17      	ldr	r2, [pc, #92]	; (8001fe4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f88:	5cd3      	ldrb	r3, [r2, r3]
 8001f8a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d010      	beq.n	8001fb8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f96:	4b11      	ldr	r3, [pc, #68]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x94>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	0c5b      	lsrs	r3, r3, #17
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	4a11      	ldr	r2, [pc, #68]	; (8001fe8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001fa2:	5cd3      	ldrb	r3, [r2, r3]
 8001fa4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a0d      	ldr	r2, [pc, #52]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001faa:	fb02 f203 	mul.w	r2, r2, r3
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	e004      	b.n	8001fc2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4a0c      	ldr	r2, [pc, #48]	; (8001fec <HAL_RCC_GetSysClockFreq+0xa4>)
 8001fbc:	fb02 f303 	mul.w	r3, r2, r3
 8001fc0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	613b      	str	r3, [r7, #16]
      break;
 8001fc6:	e002      	b.n	8001fce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fc8:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fca:	613b      	str	r3, [r7, #16]
      break;
 8001fcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fce:	693b      	ldr	r3, [r7, #16]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	371c      	adds	r7, #28
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	007a1200 	.word	0x007a1200
 8001fe4:	08002888 	.word	0x08002888
 8001fe8:	08002898 	.word	0x08002898
 8001fec:	003d0900 	.word	0x003d0900

08001ff0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ff8:	4b0a      	ldr	r3, [pc, #40]	; (8002024 <RCC_Delay+0x34>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a0a      	ldr	r2, [pc, #40]	; (8002028 <RCC_Delay+0x38>)
 8001ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8002002:	0a5b      	lsrs	r3, r3, #9
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	fb02 f303 	mul.w	r3, r2, r3
 800200a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800200c:	bf00      	nop
  }
  while (Delay --);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	1e5a      	subs	r2, r3, #1
 8002012:	60fa      	str	r2, [r7, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1f9      	bne.n	800200c <RCC_Delay+0x1c>
}
 8002018:	bf00      	nop
 800201a:	bf00      	nop
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr
 8002024:	20000080 	.word	0x20000080
 8002028:	10624dd3 	.word	0x10624dd3

0800202c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e041      	b.n	80020c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d106      	bne.n	8002058 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff f85a 	bl	800110c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2202      	movs	r2, #2
 800205c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3304      	adds	r3, #4
 8002068:	4619      	mov	r1, r3
 800206a:	4610      	mov	r0, r2
 800206c:	f000 fa6e 	bl	800254c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2201      	movs	r2, #1
 80020bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d001      	beq.n	80020e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e035      	b.n	8002150 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2202      	movs	r2, #2
 80020e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68da      	ldr	r2, [r3, #12]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 0201 	orr.w	r2, r2, #1
 80020fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a16      	ldr	r2, [pc, #88]	; (800215c <HAL_TIM_Base_Start_IT+0x90>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d009      	beq.n	800211a <HAL_TIM_Base_Start_IT+0x4e>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800210e:	d004      	beq.n	800211a <HAL_TIM_Base_Start_IT+0x4e>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a12      	ldr	r2, [pc, #72]	; (8002160 <HAL_TIM_Base_Start_IT+0x94>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d111      	bne.n	800213e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 0307 	and.w	r3, r3, #7
 8002124:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2b06      	cmp	r3, #6
 800212a:	d010      	beq.n	800214e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f042 0201 	orr.w	r2, r2, #1
 800213a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800213c:	e007      	b.n	800214e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f042 0201 	orr.w	r2, r2, #1
 800214c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3714      	adds	r7, #20
 8002154:	46bd      	mov	sp, r7
 8002156:	bc80      	pop	{r7}
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	40012c00 	.word	0x40012c00
 8002160:	40000400 	.word	0x40000400

08002164 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	691b      	ldr	r3, [r3, #16]
 8002172:	f003 0302 	and.w	r3, r3, #2
 8002176:	2b02      	cmp	r3, #2
 8002178:	d122      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b02      	cmp	r3, #2
 8002186:	d11b      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f06f 0202 	mvn.w	r2, #2
 8002190:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2201      	movs	r2, #1
 8002196:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	f003 0303 	and.w	r3, r3, #3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d003      	beq.n	80021ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f000 f9b4 	bl	8002514 <HAL_TIM_IC_CaptureCallback>
 80021ac:	e005      	b.n	80021ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 f9a7 	bl	8002502 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f000 f9b6 	bl	8002526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	f003 0304 	and.w	r3, r3, #4
 80021ca:	2b04      	cmp	r3, #4
 80021cc:	d122      	bne.n	8002214 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	f003 0304 	and.w	r3, r3, #4
 80021d8:	2b04      	cmp	r3, #4
 80021da:	d11b      	bne.n	8002214 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f06f 0204 	mvn.w	r2, #4
 80021e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2202      	movs	r2, #2
 80021ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f000 f98a 	bl	8002514 <HAL_TIM_IC_CaptureCallback>
 8002200:	e005      	b.n	800220e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f000 f97d 	bl	8002502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f98c 	bl	8002526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	f003 0308 	and.w	r3, r3, #8
 800221e:	2b08      	cmp	r3, #8
 8002220:	d122      	bne.n	8002268 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	f003 0308 	and.w	r3, r3, #8
 800222c:	2b08      	cmp	r3, #8
 800222e:	d11b      	bne.n	8002268 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f06f 0208 	mvn.w	r2, #8
 8002238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2204      	movs	r2, #4
 800223e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	f003 0303 	and.w	r3, r3, #3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f960 	bl	8002514 <HAL_TIM_IC_CaptureCallback>
 8002254:	e005      	b.n	8002262 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f953 	bl	8002502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f000 f962 	bl	8002526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	f003 0310 	and.w	r3, r3, #16
 8002272:	2b10      	cmp	r3, #16
 8002274:	d122      	bne.n	80022bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f003 0310 	and.w	r3, r3, #16
 8002280:	2b10      	cmp	r3, #16
 8002282:	d11b      	bne.n	80022bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f06f 0210 	mvn.w	r2, #16
 800228c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2208      	movs	r2, #8
 8002292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f936 	bl	8002514 <HAL_TIM_IC_CaptureCallback>
 80022a8:	e005      	b.n	80022b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 f929 	bl	8002502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 f938 	bl	8002526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d10e      	bne.n	80022e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	f003 0301 	and.w	r3, r3, #1
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d107      	bne.n	80022e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f06f 0201 	mvn.w	r2, #1
 80022e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7fe fe10 	bl	8000f08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022f2:	2b80      	cmp	r3, #128	; 0x80
 80022f4:	d10e      	bne.n	8002314 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002300:	2b80      	cmp	r3, #128	; 0x80
 8002302:	d107      	bne.n	8002314 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800230c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 fa6b 	bl	80027ea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800231e:	2b40      	cmp	r3, #64	; 0x40
 8002320:	d10e      	bne.n	8002340 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800232c:	2b40      	cmp	r3, #64	; 0x40
 800232e:	d107      	bne.n	8002340 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 f8fc 	bl	8002538 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	f003 0320 	and.w	r3, r3, #32
 800234a:	2b20      	cmp	r3, #32
 800234c:	d10e      	bne.n	800236c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	f003 0320 	and.w	r3, r3, #32
 8002358:	2b20      	cmp	r3, #32
 800235a:	d107      	bne.n	800236c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f06f 0220 	mvn.w	r2, #32
 8002364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f000 fa36 	bl	80027d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800236c:	bf00      	nop
 800236e:	3708      	adds	r7, #8
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800237e:	2300      	movs	r3, #0
 8002380:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002388:	2b01      	cmp	r3, #1
 800238a:	d101      	bne.n	8002390 <HAL_TIM_ConfigClockSource+0x1c>
 800238c:	2302      	movs	r3, #2
 800238e:	e0b4      	b.n	80024fa <HAL_TIM_ConfigClockSource+0x186>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2202      	movs	r2, #2
 800239c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80023ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68ba      	ldr	r2, [r7, #8]
 80023be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023c8:	d03e      	beq.n	8002448 <HAL_TIM_ConfigClockSource+0xd4>
 80023ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023ce:	f200 8087 	bhi.w	80024e0 <HAL_TIM_ConfigClockSource+0x16c>
 80023d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023d6:	f000 8086 	beq.w	80024e6 <HAL_TIM_ConfigClockSource+0x172>
 80023da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023de:	d87f      	bhi.n	80024e0 <HAL_TIM_ConfigClockSource+0x16c>
 80023e0:	2b70      	cmp	r3, #112	; 0x70
 80023e2:	d01a      	beq.n	800241a <HAL_TIM_ConfigClockSource+0xa6>
 80023e4:	2b70      	cmp	r3, #112	; 0x70
 80023e6:	d87b      	bhi.n	80024e0 <HAL_TIM_ConfigClockSource+0x16c>
 80023e8:	2b60      	cmp	r3, #96	; 0x60
 80023ea:	d050      	beq.n	800248e <HAL_TIM_ConfigClockSource+0x11a>
 80023ec:	2b60      	cmp	r3, #96	; 0x60
 80023ee:	d877      	bhi.n	80024e0 <HAL_TIM_ConfigClockSource+0x16c>
 80023f0:	2b50      	cmp	r3, #80	; 0x50
 80023f2:	d03c      	beq.n	800246e <HAL_TIM_ConfigClockSource+0xfa>
 80023f4:	2b50      	cmp	r3, #80	; 0x50
 80023f6:	d873      	bhi.n	80024e0 <HAL_TIM_ConfigClockSource+0x16c>
 80023f8:	2b40      	cmp	r3, #64	; 0x40
 80023fa:	d058      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0x13a>
 80023fc:	2b40      	cmp	r3, #64	; 0x40
 80023fe:	d86f      	bhi.n	80024e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002400:	2b30      	cmp	r3, #48	; 0x30
 8002402:	d064      	beq.n	80024ce <HAL_TIM_ConfigClockSource+0x15a>
 8002404:	2b30      	cmp	r3, #48	; 0x30
 8002406:	d86b      	bhi.n	80024e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002408:	2b20      	cmp	r3, #32
 800240a:	d060      	beq.n	80024ce <HAL_TIM_ConfigClockSource+0x15a>
 800240c:	2b20      	cmp	r3, #32
 800240e:	d867      	bhi.n	80024e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002410:	2b00      	cmp	r3, #0
 8002412:	d05c      	beq.n	80024ce <HAL_TIM_ConfigClockSource+0x15a>
 8002414:	2b10      	cmp	r3, #16
 8002416:	d05a      	beq.n	80024ce <HAL_TIM_ConfigClockSource+0x15a>
 8002418:	e062      	b.n	80024e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6818      	ldr	r0, [r3, #0]
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	6899      	ldr	r1, [r3, #8]
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685a      	ldr	r2, [r3, #4]
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	f000 f95e 	bl	80026ea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800243c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	609a      	str	r2, [r3, #8]
      break;
 8002446:	e04f      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6818      	ldr	r0, [r3, #0]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	6899      	ldr	r1, [r3, #8]
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685a      	ldr	r2, [r3, #4]
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f000 f947 	bl	80026ea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689a      	ldr	r2, [r3, #8]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800246a:	609a      	str	r2, [r3, #8]
      break;
 800246c:	e03c      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6818      	ldr	r0, [r3, #0]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	6859      	ldr	r1, [r3, #4]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	461a      	mov	r2, r3
 800247c:	f000 f8be 	bl	80025fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2150      	movs	r1, #80	; 0x50
 8002486:	4618      	mov	r0, r3
 8002488:	f000 f915 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 800248c:	e02c      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6818      	ldr	r0, [r3, #0]
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	6859      	ldr	r1, [r3, #4]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	461a      	mov	r2, r3
 800249c:	f000 f8dc 	bl	8002658 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2160      	movs	r1, #96	; 0x60
 80024a6:	4618      	mov	r0, r3
 80024a8:	f000 f905 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80024ac:	e01c      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6818      	ldr	r0, [r3, #0]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	6859      	ldr	r1, [r3, #4]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	461a      	mov	r2, r3
 80024bc:	f000 f89e 	bl	80025fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2140      	movs	r1, #64	; 0x40
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 f8f5 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80024cc:	e00c      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4619      	mov	r1, r3
 80024d8:	4610      	mov	r0, r2
 80024da:	f000 f8ec 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80024de:	e003      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	73fb      	strb	r3, [r7, #15]
      break;
 80024e4:	e000      	b.n	80024e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80024e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800250a:	bf00      	nop
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	bc80      	pop	{r7}
 8002512:	4770      	bx	lr

08002514 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr

08002526 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr

08002538 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr
	...

0800254c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a25      	ldr	r2, [pc, #148]	; (80025f4 <TIM_Base_SetConfig+0xa8>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d007      	beq.n	8002574 <TIM_Base_SetConfig+0x28>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800256a:	d003      	beq.n	8002574 <TIM_Base_SetConfig+0x28>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a22      	ldr	r2, [pc, #136]	; (80025f8 <TIM_Base_SetConfig+0xac>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d108      	bne.n	8002586 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800257a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	68fa      	ldr	r2, [r7, #12]
 8002582:	4313      	orrs	r3, r2
 8002584:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a1a      	ldr	r2, [pc, #104]	; (80025f4 <TIM_Base_SetConfig+0xa8>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d007      	beq.n	800259e <TIM_Base_SetConfig+0x52>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002594:	d003      	beq.n	800259e <TIM_Base_SetConfig+0x52>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a17      	ldr	r2, [pc, #92]	; (80025f8 <TIM_Base_SetConfig+0xac>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d108      	bne.n	80025b0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	68fa      	ldr	r2, [r7, #12]
 80025c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	4a07      	ldr	r2, [pc, #28]	; (80025f4 <TIM_Base_SetConfig+0xa8>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d103      	bne.n	80025e4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	691a      	ldr	r2, [r3, #16]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	615a      	str	r2, [r3, #20]
}
 80025ea:	bf00      	nop
 80025ec:	3714      	adds	r7, #20
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr
 80025f4:	40012c00 	.word	0x40012c00
 80025f8:	40000400 	.word	0x40000400

080025fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b087      	sub	sp, #28
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	f023 0201 	bic.w	r2, r3, #1
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	4313      	orrs	r3, r2
 8002630:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f023 030a 	bic.w	r3, r3, #10
 8002638:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	4313      	orrs	r3, r2
 8002640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	621a      	str	r2, [r3, #32]
}
 800264e:	bf00      	nop
 8002650:	371c      	adds	r7, #28
 8002652:	46bd      	mov	sp, r7
 8002654:	bc80      	pop	{r7}
 8002656:	4770      	bx	lr

08002658 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002658:	b480      	push	{r7}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	f023 0210 	bic.w	r2, r3, #16
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	031b      	lsls	r3, r3, #12
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	4313      	orrs	r3, r2
 800268c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002694:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	011b      	lsls	r3, r3, #4
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	4313      	orrs	r3, r2
 800269e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	621a      	str	r2, [r3, #32]
}
 80026ac:	bf00      	nop
 80026ae:	371c      	adds	r7, #28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr

080026b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b085      	sub	sp, #20
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
 80026be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	f043 0307 	orr.w	r3, r3, #7
 80026d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	609a      	str	r2, [r3, #8]
}
 80026e0:	bf00      	nop
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr

080026ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b087      	sub	sp, #28
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	60f8      	str	r0, [r7, #12]
 80026f2:	60b9      	str	r1, [r7, #8]
 80026f4:	607a      	str	r2, [r7, #4]
 80026f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002704:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	021a      	lsls	r2, r3, #8
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	431a      	orrs	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	4313      	orrs	r3, r2
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	4313      	orrs	r3, r2
 8002716:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	609a      	str	r2, [r3, #8]
}
 800271e:	bf00      	nop
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr

08002728 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800273c:	2302      	movs	r3, #2
 800273e:	e041      	b.n	80027c4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2202      	movs	r2, #2
 800274c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002766:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	4313      	orrs	r3, r2
 8002770:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a14      	ldr	r2, [pc, #80]	; (80027d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d009      	beq.n	8002798 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800278c:	d004      	beq.n	8002798 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a10      	ldr	r2, [pc, #64]	; (80027d4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d10c      	bne.n	80027b2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800279e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	68ba      	ldr	r2, [r7, #8]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	40012c00 	.word	0x40012c00
 80027d4:	40000400 	.word	0x40000400

080027d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027e0:	bf00      	nop
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr

080027ea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b083      	sub	sp, #12
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027f2:	bf00      	nop
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr

080027fc <__libc_init_array>:
 80027fc:	b570      	push	{r4, r5, r6, lr}
 80027fe:	2600      	movs	r6, #0
 8002800:	4d0c      	ldr	r5, [pc, #48]	; (8002834 <__libc_init_array+0x38>)
 8002802:	4c0d      	ldr	r4, [pc, #52]	; (8002838 <__libc_init_array+0x3c>)
 8002804:	1b64      	subs	r4, r4, r5
 8002806:	10a4      	asrs	r4, r4, #2
 8002808:	42a6      	cmp	r6, r4
 800280a:	d109      	bne.n	8002820 <__libc_init_array+0x24>
 800280c:	f000 f822 	bl	8002854 <_init>
 8002810:	2600      	movs	r6, #0
 8002812:	4d0a      	ldr	r5, [pc, #40]	; (800283c <__libc_init_array+0x40>)
 8002814:	4c0a      	ldr	r4, [pc, #40]	; (8002840 <__libc_init_array+0x44>)
 8002816:	1b64      	subs	r4, r4, r5
 8002818:	10a4      	asrs	r4, r4, #2
 800281a:	42a6      	cmp	r6, r4
 800281c:	d105      	bne.n	800282a <__libc_init_array+0x2e>
 800281e:	bd70      	pop	{r4, r5, r6, pc}
 8002820:	f855 3b04 	ldr.w	r3, [r5], #4
 8002824:	4798      	blx	r3
 8002826:	3601      	adds	r6, #1
 8002828:	e7ee      	b.n	8002808 <__libc_init_array+0xc>
 800282a:	f855 3b04 	ldr.w	r3, [r5], #4
 800282e:	4798      	blx	r3
 8002830:	3601      	adds	r6, #1
 8002832:	e7f2      	b.n	800281a <__libc_init_array+0x1e>
 8002834:	0800289c 	.word	0x0800289c
 8002838:	0800289c 	.word	0x0800289c
 800283c:	0800289c 	.word	0x0800289c
 8002840:	080028a0 	.word	0x080028a0

08002844 <memset>:
 8002844:	4603      	mov	r3, r0
 8002846:	4402      	add	r2, r0
 8002848:	4293      	cmp	r3, r2
 800284a:	d100      	bne.n	800284e <memset+0xa>
 800284c:	4770      	bx	lr
 800284e:	f803 1b01 	strb.w	r1, [r3], #1
 8002852:	e7f9      	b.n	8002848 <memset+0x4>

08002854 <_init>:
 8002854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002856:	bf00      	nop
 8002858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800285a:	bc08      	pop	{r3}
 800285c:	469e      	mov	lr, r3
 800285e:	4770      	bx	lr

08002860 <_fini>:
 8002860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002862:	bf00      	nop
 8002864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002866:	bc08      	pop	{r3}
 8002868:	469e      	mov	lr, r3
 800286a:	4770      	bx	lr
