$date
	Sat Oct 18 23:46:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
0"
x!
$end
#5
1"
#10
0"
0#
0$
#15
1!
1"
#20
0"
1#
1$
#25
0!
1"
#30
0"
0#
#35
1"
#40
0"
0$
#45
1!
1"
#50
0"
