#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  5 20:07:46 2019
# Process ID: 5192
# Current directory: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3168 C:\Users\Jesus Luciano\Desktop\Computer_Architecture\Register_File\Register_File.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 818.336 ; gain = 114.582
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus -notrace
couldn't read file "C:/Users/Jesus": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  5 20:25:24 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 855.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**                                                     **
**       CECS 440 - Lab 2 Register File Testbench      **
**                                                     **
*********************************************************
Display should be blank register file. Reset was set high and low
i =           0 | S = xxxxxxxx | T = xxxxxxxx
i =           1 | S = 00000000 | T = xxxxxxxx
i =           2 | S = xxxxxxxx | T = xxxxxxxx
i =           3 | S = xxxxxxxx | T = xxxxxxxx
i =           4 | S = xxxxxxxx | T = xxxxxxxx
i =           5 | S = xxxxxxxx | T = xxxxxxxx
i =           6 | S = xxxxxxxx | T = xxxxxxxx
i =           7 | S = xxxxxxxx | T = xxxxxxxx
i =           8 | S = xxxxxxxx | T = xxxxxxxx
i =           9 | S = xxxxxxxx | T = xxxxxxxx
i =          10 | S = xxxxxxxx | T = xxxxxxxx
i =          11 | S = xxxxxxxx | T = xxxxxxxx
i =          12 | S = xxxxxxxx | T = xxxxxxxx
i =          13 | S = xxxxxxxx | T = xxxxxxxx
i =          14 | S = xxxxxxxx | T = xxxxxxxx
i =          15 | S = xxxxxxxx | T = xxxxxxxx
i =          16 | S = xxxxxxxx | T = xxxxxxxx
i =          17 | S = xxxxxxxx | T = xxxxxxxx
i =          18 | S = xxxxxxxx | T = xxxxxxxx
i =          19 | S = xxxxxxxx | T = xxxxxxxx
i =          20 | S = xxxxxxxx | T = xxxxxxxx
i =          21 | S = xxxxxxxx | T = xxxxxxxx
i =          22 | S = xxxxxxxx | T = xxxxxxxx
i =          23 | S = xxxxxxxx | T = xxxxxxxx
i =          24 | S = xxxxxxxx | T = xxxxxxxx
i =          25 | S = xxxxxxxx | T = xxxxxxxx
i =          26 | S = xxxxxxxx | T = xxxxxxxx
i =          27 | S = xxxxxxxx | T = xxxxxxxx
i =          28 | S = xxxxxxxx | T = xxxxxxxx
i =          29 | S = xxxxxxxx | T = xxxxxxxx
i =          30 | S = xxxxxxxx | T = xxxxxxxx
i =          31 | S = xxxxxxxx | T = xxxxxxxx
$finish called at time : 330 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 889.051 ; gain = 33.805
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  340.0 ps  | S_Addr =           0  S = xxxxxxxx  |  T_Addr =          31 T = xxxxxxxx
Time:  350.0 ps  | S_Addr =           1  S = 00000000  |  T_Addr =          30 T = 0f0f0f0f
Time:  360.0 ps  | S_Addr =           2  S = ffffffff  |  T_Addr =          29 T = f0f0f0f0
Time:  370.0 ps  | S_Addr =           3  S = 5a5a5a5a  |  T_Addr =          28 T = ffc003ff
Time:  380.0 ps  | S_Addr =           4  S = a5a5a5a5  |  T_Addr =          27 T = ff8001ff
Time:  390.0 ps  | S_Addr =           5  S = cccccccc  |  T_Addr =          26 T = ff0000ff
Time:  400.0 ps  | S_Addr =           6  S = 33333333  |  T_Addr =          25 T = fe00007f
Time:  410.0 ps  | S_Addr =           7  S = c3c3c3c3  |  T_Addr =          24 T = fc00003f
Time:  420.0 ps  | S_Addr =           8  S = 3c3c3c3c  |  T_Addr =          23 T = f800001f
Time:  430.0 ps  | S_Addr =           9  S = 00000001  |  T_Addr =          22 T = f000000f
Time:  440.0 ps  | S_Addr =          10  S = 00000003  |  T_Addr =          21 T = 70000007
Time:  450.0 ps  | S_Addr =          11  S = 00000007  |  T_Addr =          20 T = 30000003
Time:  460.0 ps  | S_Addr =          12  S = 0000000f  |  T_Addr =          19 T = 10000001
Time:  470.0 ps  | S_Addr =          13  S = 0000001f  |  T_Addr =          18 T = 00000fff
Time:  480.0 ps  | S_Addr =          14  S = 0000003f  |  T_Addr =          17 T = 000007ff
$finish called at time : 480 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 900.719 ; gain = 7.184
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  330.0 ps  | S_Addr =           0  S = xxxxxxxx  |  T_Addr =          31 T = xxxxxxxx
Time:  340.0 ps  | S_Addr =           1  S = 00000000  |  T_Addr =          30 T = 0f0f0f0f
Time:  350.0 ps  | S_Addr =           2  S = ffffffff  |  T_Addr =          29 T = f0f0f0f0
Time:  360.0 ps  | S_Addr =           3  S = 5a5a5a5a  |  T_Addr =          28 T = ffc003ff
Time:  370.0 ps  | S_Addr =           4  S = a5a5a5a5  |  T_Addr =          27 T = ff8001ff
Time:  380.0 ps  | S_Addr =           5  S = cccccccc  |  T_Addr =          26 T = ff0000ff
Time:  390.0 ps  | S_Addr =           6  S = 33333333  |  T_Addr =          25 T = fe00007f
Time:  400.0 ps  | S_Addr =           7  S = c3c3c3c3  |  T_Addr =          24 T = fc00003f
Time:  410.0 ps  | S_Addr =           8  S = 3c3c3c3c  |  T_Addr =          23 T = f800001f
Time:  420.0 ps  | S_Addr =           9  S = 00000001  |  T_Addr =          22 T = f000000f
Time:  430.0 ps  | S_Addr =          10  S = 00000003  |  T_Addr =          21 T = 70000007
Time:  440.0 ps  | S_Addr =          11  S = 00000007  |  T_Addr =          20 T = 30000003
Time:  450.0 ps  | S_Addr =          12  S = 0000000f  |  T_Addr =          19 T = 10000001
Time:  460.0 ps  | S_Addr =          13  S = 0000001f  |  T_Addr =          18 T = 00000fff
Time:  470.0 ps  | S_Addr =          14  S = 0000003f  |  T_Addr =          17 T = 000007ff
Time:  480.0 ps  | S_Addr =          15  S = 0000007f  |  T_Addr =          16 T = 000003ff
$finish called at time : 490 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 903.512 ; gain = 1.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  330.0 ps  | S_Addr =           0  S = xxxxxxxx  |  T_Addr =          31 T = xxxxxxxx
Time:  340.0 ps  | S_Addr =           1  S = 00000000  |  T_Addr =          30 T = 0f0f0f0f
Time:  350.0 ps  | S_Addr =           2  S = ffffffff  |  T_Addr =          29 T = f0f0f0f0
Time:  360.0 ps  | S_Addr =           3  S = 5a5a5a5a  |  T_Addr =          28 T = ffc003ff
Time:  370.0 ps  | S_Addr =           4  S = a5a5a5a5  |  T_Addr =          27 T = ff8001ff
Time:  380.0 ps  | S_Addr =           5  S = cccccccc  |  T_Addr =          26 T = ff0000ff
Time:  390.0 ps  | S_Addr =           6  S = 33333333  |  T_Addr =          25 T = fe00007f
Time:  400.0 ps  | S_Addr =           7  S = c3c3c3c3  |  T_Addr =          24 T = fc00003f
Time:  410.0 ps  | S_Addr =           8  S = 3c3c3c3c  |  T_Addr =          23 T = f800001f
Time:  420.0 ps  | S_Addr =           9  S = 00000001  |  T_Addr =          22 T = f000000f
Time:  430.0 ps  | S_Addr =          10  S = 00000003  |  T_Addr =          21 T = 70000007
Time:  440.0 ps  | S_Addr =          11  S = 00000007  |  T_Addr =          20 T = 30000003
Time:  450.0 ps  | S_Addr =          12  S = 0000000f  |  T_Addr =          19 T = 10000001
Time:  460.0 ps  | S_Addr =          13  S = 0000001f  |  T_Addr =          18 T = 00000fff
Time:  470.0 ps  | S_Addr =          14  S = 0000003f  |  T_Addr =          17 T = 000007ff
Time:  480.0 ps  | S_Addr =          15  S = 0000007f  |  T_Addr =          16 T = 000003ff
$finish called at time : 490 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 906.516 ; gain = 1.762
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  340.0 ps  | S_Addr =           0  S = xxxxxxxx  |  T_Addr =          31 T = xxxxxxxx
Time:  350.0 ps  | S_Addr =           1  S = 00000000  |  T_Addr =          30 T = 0f0f0f0f
Time:  360.0 ps  | S_Addr =           2  S = ffffffff  |  T_Addr =          29 T = f0f0f0f0
Time:  370.0 ps  | S_Addr =           3  S = 5a5a5a5a  |  T_Addr =          28 T = ffc003ff
Time:  380.0 ps  | S_Addr =           4  S = a5a5a5a5  |  T_Addr =          27 T = ff8001ff
Time:  390.0 ps  | S_Addr =           5  S = cccccccc  |  T_Addr =          26 T = ff0000ff
Time:  400.0 ps  | S_Addr =           6  S = 33333333  |  T_Addr =          25 T = fe00007f
Time:  410.0 ps  | S_Addr =           7  S = c3c3c3c3  |  T_Addr =          24 T = fc00003f
Time:  420.0 ps  | S_Addr =           8  S = 3c3c3c3c  |  T_Addr =          23 T = f800001f
Time:  430.0 ps  | S_Addr =           9  S = 00000001  |  T_Addr =          22 T = f000000f
Time:  440.0 ps  | S_Addr =          10  S = 00000003  |  T_Addr =          21 T = 70000007
Time:  450.0 ps  | S_Addr =          11  S = 00000007  |  T_Addr =          20 T = 30000003
Time:  460.0 ps  | S_Addr =          12  S = 0000000f  |  T_Addr =          19 T = 10000001
Time:  470.0 ps  | S_Addr =          13  S = 0000001f  |  T_Addr =          18 T = 00000fff
Time:  480.0 ps  | S_Addr =          14  S = 0000003f  |  T_Addr =          17 T = 000007ff
Time:  490.0 ps  | S_Addr =          15  S = 0000007f  |  T_Addr =          16 T = 000003ff
$finish called at time : 500 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 912.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  350.0 ps  | S_Addr =           0  S = xxxxxxxx  |  T_Addr =          31 T = xxxxxxxx
Time:  360.0 ps  | S_Addr =           1  S = 00000000  |  T_Addr =          30 T = 0f0f0f0f
Time:  370.0 ps  | S_Addr =           2  S = ffffffff  |  T_Addr =          29 T = f0f0f0f0
Time:  380.0 ps  | S_Addr =           3  S = 5a5a5a5a  |  T_Addr =          28 T = ffc003ff
Time:  390.0 ps  | S_Addr =           4  S = a5a5a5a5  |  T_Addr =          27 T = ff8001ff
Time:  400.0 ps  | S_Addr =           5  S = cccccccc  |  T_Addr =          26 T = ff0000ff
Time:  410.0 ps  | S_Addr =           6  S = 33333333  |  T_Addr =          25 T = fe00007f
Time:  420.0 ps  | S_Addr =           7  S = c3c3c3c3  |  T_Addr =          24 T = fc00003f
Time:  430.0 ps  | S_Addr =           8  S = 3c3c3c3c  |  T_Addr =          23 T = f800001f
Time:  440.0 ps  | S_Addr =           9  S = 00000001  |  T_Addr =          22 T = f000000f
Time:  450.0 ps  | S_Addr =          10  S = 00000003  |  T_Addr =          21 T = 70000007
Time:  460.0 ps  | S_Addr =          11  S = 00000007  |  T_Addr =          20 T = 30000003
Time:  470.0 ps  | S_Addr =          12  S = 0000000f  |  T_Addr =          19 T = 10000001
Time:  480.0 ps  | S_Addr =          13  S = 0000001f  |  T_Addr =          18 T = 00000fff
Time:  490.0 ps  | S_Addr =          14  S = 0000003f  |  T_Addr =          17 T = 000007ff
Time:  500.0 ps  | S_Addr =          15  S = 0000007f  |  T_Addr =          16 T = 000003ff
$finish called at time : 500 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 915.449 ; gain = 3.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  350.0 ps  | S_Addr =           0  S = xxxxxxxx  |  T_Addr =          31 T = xxxxxxxx
Time:  360.0 ps  | S_Addr =           1  S = 00000000  |  T_Addr =          30 T = 0f0f0f0f
Time:  370.0 ps  | S_Addr =           2  S = ffffffff  |  T_Addr =          29 T = f0f0f0f0
Time:  380.0 ps  | S_Addr =           3  S = 5a5a5a5a  |  T_Addr =          28 T = ffc003ff
Time:  390.0 ps  | S_Addr =           4  S = a5a5a5a5  |  T_Addr =          27 T = ff8001ff
Time:  400.0 ps  | S_Addr =           5  S = cccccccc  |  T_Addr =          26 T = ff0000ff
Time:  410.0 ps  | S_Addr =           6  S = 33333333  |  T_Addr =          25 T = fe00007f
Time:  420.0 ps  | S_Addr =           7  S = c3c3c3c3  |  T_Addr =          24 T = fc00003f
Time:  430.0 ps  | S_Addr =           8  S = 3c3c3c3c  |  T_Addr =          23 T = f800001f
Time:  440.0 ps  | S_Addr =           9  S = 00000001  |  T_Addr =          22 T = f000000f
Time:  450.0 ps  | S_Addr =          10  S = 00000003  |  T_Addr =          21 T = 70000007
Time:  460.0 ps  | S_Addr =          11  S = 00000007  |  T_Addr =          20 T = 30000003
Time:  470.0 ps  | S_Addr =          12  S = 0000000f  |  T_Addr =          19 T = 10000001
Time:  480.0 ps  | S_Addr =          13  S = 0000001f  |  T_Addr =          18 T = 00000fff
Time:  490.0 ps  | S_Addr =          14  S = 0000003f  |  T_Addr =          17 T = 000007ff
Time:  500.0 ps  | S_Addr =          15  S = 0000007f  |  T_Addr =          16 T = 000003ff
Time:  510.0 ps  | S_Addr =          16  S = 000000ff  |  T_Addr =          15 T = 000001ff
Time:  520.0 ps  | S_Addr =          17  S = 000001ff  |  T_Addr =          14 T = 000000ff
Time:  530.0 ps  | S_Addr =          18  S = 000003ff  |  T_Addr =          13 T = 0000007f
Time:  540.0 ps  | S_Addr =          19  S = 000007ff  |  T_Addr =          12 T = 0000003f
Time:  550.0 ps  | S_Addr =          20  S = 00000fff  |  T_Addr =          11 T = 0000001f
Time:  560.0 ps  | S_Addr =          21  S = 10000001  |  T_Addr =          10 T = 0000000f
Time:  570.0 ps  | S_Addr =          22  S = 30000003  |  T_Addr =           9 T = 00000007
Time:  580.0 ps  | S_Addr =          23  S = 70000007  |  T_Addr =           8 T = 00000003
Time:  590.0 ps  | S_Addr =          24  S = f000000f  |  T_Addr =           7 T = 00000001
Time:  600.0 ps  | S_Addr =          25  S = f800001f  |  T_Addr =           6 T = 3c3c3c3c
Time:  610.0 ps  | S_Addr =          26  S = fc00003f  |  T_Addr =           5 T = c3c3c3c3
Time:  620.0 ps  | S_Addr =          27  S = fe00007f  |  T_Addr =           4 T = 33333333
Time:  630.0 ps  | S_Addr =          28  S = ff0000ff  |  T_Addr =           3 T = cccccccc
Time:  640.0 ps  | S_Addr =          29  S = ff8001ff  |  T_Addr =           2 T = a5a5a5a5
Time:  650.0 ps  | S_Addr =          30  S = ffc003ff  |  T_Addr =           1 T = 5a5a5a5a
Time:  660.0 ps  | S_Addr =          31  S = f0f0f0f0  |  T_Addr =           0 T = ffffffff
$finish called at time : 660 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 916.277 ; gain = 0.785
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  350.0 ps  | S_Addr =           0  S = xxxxxxxx  |  T_Addr =          31 T = xxxxxxxx
Time:  360.0 ps  | S_Addr =           1  S = 00000000  |  T_Addr =          30 T = 0f0f0f0f
Time:  370.0 ps  | S_Addr =           2  S = ffffffff  |  T_Addr =          29 T = f0f0f0f0
Time:  380.0 ps  | S_Addr =           3  S = 5a5a5a5a  |  T_Addr =          28 T = ffc003ff
Time:  390.0 ps  | S_Addr =           4  S = a5a5a5a5  |  T_Addr =          27 T = ff8001ff
Time:  400.0 ps  | S_Addr =           5  S = cccccccc  |  T_Addr =          26 T = ff0000ff
Time:  410.0 ps  | S_Addr =           6  S = 33333333  |  T_Addr =          25 T = fe00007f
Time:  420.0 ps  | S_Addr =           7  S = c3c3c3c3  |  T_Addr =          24 T = fc00003f
Time:  430.0 ps  | S_Addr =           8  S = 3c3c3c3c  |  T_Addr =          23 T = f800001f
Time:  440.0 ps  | S_Addr =           9  S = 00000001  |  T_Addr =          22 T = f000000f
Time:  450.0 ps  | S_Addr =          10  S = 00000003  |  T_Addr =          21 T = 70000007
Time:  460.0 ps  | S_Addr =          11  S = 00000007  |  T_Addr =          20 T = 30000003
Time:  470.0 ps  | S_Addr =          12  S = 0000000f  |  T_Addr =          19 T = 10000001
Time:  480.0 ps  | S_Addr =          13  S = 0000001f  |  T_Addr =          18 T = 00000fff
Time:  490.0 ps  | S_Addr =          14  S = 0000003f  |  T_Addr =          17 T = 000007ff
Time:  500.0 ps  | S_Addr =          15  S = 0000007f  |  T_Addr =          16 T = 000003ff
Time:  510.0 ps  | S_Addr =          16  S = 000000ff  |  T_Addr =          15 T = 000001ff
Time:  520.0 ps  | S_Addr =          17  S = 000001ff  |  T_Addr =          14 T = 000000ff
Time:  530.0 ps  | S_Addr =          18  S = 000003ff  |  T_Addr =          13 T = 0000007f
Time:  540.0 ps  | S_Addr =          19  S = 000007ff  |  T_Addr =          12 T = 0000003f
Time:  550.0 ps  | S_Addr =          20  S = 00000fff  |  T_Addr =          11 T = 0000001f
Time:  560.0 ps  | S_Addr =          21  S = 10000001  |  T_Addr =          10 T = 0000000f
Time:  570.0 ps  | S_Addr =          22  S = 30000003  |  T_Addr =           9 T = 00000007
Time:  580.0 ps  | S_Addr =          23  S = 70000007  |  T_Addr =           8 T = 00000003
Time:  590.0 ps  | S_Addr =          24  S = f000000f  |  T_Addr =           7 T = 00000001
Time:  600.0 ps  | S_Addr =          25  S = f800001f  |  T_Addr =           6 T = 3c3c3c3c
Time:  610.0 ps  | S_Addr =          26  S = fc00003f  |  T_Addr =           5 T = c3c3c3c3
Time:  620.0 ps  | S_Addr =          27  S = fe00007f  |  T_Addr =           4 T = 33333333
Time:  630.0 ps  | S_Addr =          28  S = ff0000ff  |  T_Addr =           3 T = cccccccc
Time:  640.0 ps  | S_Addr =          29  S = ff8001ff  |  T_Addr =           2 T = a5a5a5a5
Time:  650.0 ps  | S_Addr =          30  S = ffc003ff  |  T_Addr =           1 T = 5a5a5a5a
Time:  660.0 ps  | S_Addr =          31  S = f0f0f0f0  |  T_Addr =           0 T = ffffffff
$finish called at time : 665 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 919.078 ; gain = 2.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  350.0 ps  | S_Addr =           0  S = xxxxxxxx  |  T_Addr =          31 T = xxxxxxxx
Time:  360.0 ps  | S_Addr =           1  S = 00000000  |  T_Addr =          30 T = 0f0f0f0f
Time:  370.0 ps  | S_Addr =           2  S = ffffffff  |  T_Addr =          29 T = f0f0f0f0
Time:  380.0 ps  | S_Addr =           3  S = 5a5a5a5a  |  T_Addr =          28 T = ffc003ff
Time:  390.0 ps  | S_Addr =           4  S = a5a5a5a5  |  T_Addr =          27 T = ff8001ff
Time:  400.0 ps  | S_Addr =           5  S = cccccccc  |  T_Addr =          26 T = ff0000ff
Time:  410.0 ps  | S_Addr =           6  S = 33333333  |  T_Addr =          25 T = fe00007f
Time:  420.0 ps  | S_Addr =           7  S = c3c3c3c3  |  T_Addr =          24 T = fc00003f
Time:  430.0 ps  | S_Addr =           8  S = 3c3c3c3c  |  T_Addr =          23 T = f800001f
Time:  440.0 ps  | S_Addr =           9  S = 00000001  |  T_Addr =          22 T = f000000f
Time:  450.0 ps  | S_Addr =          10  S = 00000003  |  T_Addr =          21 T = 70000007
Time:  460.0 ps  | S_Addr =          11  S = 00000007  |  T_Addr =          20 T = 30000003
Time:  470.0 ps  | S_Addr =          12  S = 0000000f  |  T_Addr =          19 T = 10000001
Time:  480.0 ps  | S_Addr =          13  S = 0000001f  |  T_Addr =          18 T = 00000fff
Time:  490.0 ps  | S_Addr =          14  S = 0000003f  |  T_Addr =          17 T = 000007ff
Time:  500.0 ps  | S_Addr =          15  S = 0000007f  |  T_Addr =          16 T = 000003ff
Time:  510.0 ps  | S_Addr =          16  S = 000000ff  |  T_Addr =          15 T = 000001ff
Time:  520.0 ps  | S_Addr =          17  S = 000001ff  |  T_Addr =          14 T = 000000ff
Time:  530.0 ps  | S_Addr =          18  S = 000003ff  |  T_Addr =          13 T = 0000007f
Time:  540.0 ps  | S_Addr =          19  S = 000007ff  |  T_Addr =          12 T = 0000003f
Time:  550.0 ps  | S_Addr =          20  S = 00000fff  |  T_Addr =          11 T = 0000001f
Time:  560.0 ps  | S_Addr =          21  S = 10000001  |  T_Addr =          10 T = 0000000f
Time:  570.0 ps  | S_Addr =          22  S = 30000003  |  T_Addr =           9 T = 00000007
Time:  580.0 ps  | S_Addr =          23  S = 70000007  |  T_Addr =           8 T = 00000003
Time:  590.0 ps  | S_Addr =          24  S = f000000f  |  T_Addr =           7 T = 00000001
Time:  600.0 ps  | S_Addr =          25  S = f800001f  |  T_Addr =           6 T = 3c3c3c3c
Time:  610.0 ps  | S_Addr =          26  S = fc00003f  |  T_Addr =           5 T = c3c3c3c3
Time:  620.0 ps  | S_Addr =          27  S = fe00007f  |  T_Addr =           4 T = 33333333
Time:  630.0 ps  | S_Addr =          28  S = ff0000ff  |  T_Addr =           3 T = cccccccc
Time:  640.0 ps  | S_Addr =          29  S = ff8001ff  |  T_Addr =           2 T = a5a5a5a5
Time:  650.0 ps  | S_Addr =          30  S = ffc003ff  |  T_Addr =           1 T = 5a5a5a5a
Time:  660.0 ps  | S_Addr =          31  S = f0f0f0f0  |  T_Addr =           0 T = ffffffff
$finish called at time : 665 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 923.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  350.0 ps  | S_Addr =           0  S = xxxxxxxx  |  T_Addr =          31 T = xxxxxxxx
Time:  360.0 ps  | S_Addr =           1  S = 00000000  |  T_Addr =          30 T = 0f0f0f0f
Time:  370.0 ps  | S_Addr =           2  S = ffffffff  |  T_Addr =          29 T = f0f0f0f0
Time:  380.0 ps  | S_Addr =           3  S = 5a5a5a5a  |  T_Addr =          28 T = ffc003ff
Time:  390.0 ps  | S_Addr =           4  S = a5a5a5a5  |  T_Addr =          27 T = ff8001ff
Time:  400.0 ps  | S_Addr =           5  S = cccccccc  |  T_Addr =          26 T = ff0000ff
Time:  410.0 ps  | S_Addr =           6  S = 33333333  |  T_Addr =          25 T = fe00007f
Time:  420.0 ps  | S_Addr =           7  S = c3c3c3c3  |  T_Addr =          24 T = fc00003f
Time:  430.0 ps  | S_Addr =           8  S = 3c3c3c3c  |  T_Addr =          23 T = f800001f
Time:  440.0 ps  | S_Addr =           9  S = 00000001  |  T_Addr =          22 T = f000000f
Time:  450.0 ps  | S_Addr =          10  S = 00000003  |  T_Addr =          21 T = 70000007
Time:  460.0 ps  | S_Addr =          11  S = 00000007  |  T_Addr =          20 T = 30000003
Time:  470.0 ps  | S_Addr =          12  S = 0000000f  |  T_Addr =          19 T = 10000001
Time:  480.0 ps  | S_Addr =          13  S = 0000001f  |  T_Addr =          18 T = 00000fff
Time:  490.0 ps  | S_Addr =          14  S = 0000003f  |  T_Addr =          17 T = 000007ff
Time:  500.0 ps  | S_Addr =          15  S = 0000007f  |  T_Addr =          16 T = 000003ff
Time:  510.0 ps  | S_Addr =          16  S = 000000ff  |  T_Addr =          15 T = 000001ff
Time:  520.0 ps  | S_Addr =          17  S = 000001ff  |  T_Addr =          14 T = 000000ff
Time:  530.0 ps  | S_Addr =          18  S = 000003ff  |  T_Addr =          13 T = 0000007f
Time:  540.0 ps  | S_Addr =          19  S = 000007ff  |  T_Addr =          12 T = 0000003f
Time:  550.0 ps  | S_Addr =          20  S = 00000fff  |  T_Addr =          11 T = 0000001f
Time:  560.0 ps  | S_Addr =          21  S = 10000001  |  T_Addr =          10 T = 0000000f
Time:  570.0 ps  | S_Addr =          22  S = 30000003  |  T_Addr =           9 T = 00000007
Time:  580.0 ps  | S_Addr =          23  S = 70000007  |  T_Addr =           8 T = 00000003
Time:  590.0 ps  | S_Addr =          24  S = f000000f  |  T_Addr =           7 T = 00000001
Time:  600.0 ps  | S_Addr =          25  S = f800001f  |  T_Addr =           6 T = 3c3c3c3c
Time:  610.0 ps  | S_Addr =          26  S = fc00003f  |  T_Addr =           5 T = c3c3c3c3
Time:  620.0 ps  | S_Addr =          27  S = fe00007f  |  T_Addr =           4 T = 33333333
Time:  630.0 ps  | S_Addr =          28  S = ff0000ff  |  T_Addr =           3 T = cccccccc
Time:  640.0 ps  | S_Addr =          29  S = ff8001ff  |  T_Addr =           2 T = a5a5a5a5
Time:  650.0 ps  | S_Addr =          30  S = ffc003ff  |  T_Addr =           1 T = 5a5a5a5a
Time:  660.0 ps  | S_Addr =          31  S = f0f0f0f0  |  T_Addr =           0 T = ffffffff
$finish called at time : 665 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 923.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  350.0 ps  | S_Addr =  0  S = xxxxxxxx  |  T_Addr = 31 T = xxxxxxxx
Time:  360.0 ps  | S_Addr =  1  S = 00000000  |  T_Addr = 30 T = 0f0f0f0f
Time:  370.0 ps  | S_Addr =  2  S = ffffffff  |  T_Addr = 29 T = f0f0f0f0
Time:  380.0 ps  | S_Addr =  3  S = 5a5a5a5a  |  T_Addr = 28 T = ffc003ff
Time:  390.0 ps  | S_Addr =  4  S = a5a5a5a5  |  T_Addr = 27 T = ff8001ff
Time:  400.0 ps  | S_Addr =  5  S = cccccccc  |  T_Addr = 26 T = ff0000ff
Time:  410.0 ps  | S_Addr =  6  S = 33333333  |  T_Addr = 25 T = fe00007f
Time:  420.0 ps  | S_Addr =  7  S = c3c3c3c3  |  T_Addr = 24 T = fc00003f
Time:  430.0 ps  | S_Addr =  8  S = 3c3c3c3c  |  T_Addr = 23 T = f800001f
Time:  440.0 ps  | S_Addr =  9  S = 00000001  |  T_Addr = 22 T = f000000f
Time:  450.0 ps  | S_Addr = 10  S = 00000003  |  T_Addr = 21 T = 70000007
Time:  460.0 ps  | S_Addr = 11  S = 00000007  |  T_Addr = 20 T = 30000003
Time:  470.0 ps  | S_Addr = 12  S = 0000000f  |  T_Addr = 19 T = 10000001
Time:  480.0 ps  | S_Addr = 13  S = 0000001f  |  T_Addr = 18 T = 00000fff
Time:  490.0 ps  | S_Addr = 14  S = 0000003f  |  T_Addr = 17 T = 000007ff
Time:  500.0 ps  | S_Addr = 15  S = 0000007f  |  T_Addr = 16 T = 000003ff
Time:  510.0 ps  | S_Addr = 16  S = 000000ff  |  T_Addr = 15 T = 000001ff
Time:  520.0 ps  | S_Addr = 17  S = 000001ff  |  T_Addr = 14 T = 000000ff
Time:  530.0 ps  | S_Addr = 18  S = 000003ff  |  T_Addr = 13 T = 0000007f
Time:  540.0 ps  | S_Addr = 19  S = 000007ff  |  T_Addr = 12 T = 0000003f
Time:  550.0 ps  | S_Addr = 20  S = 00000fff  |  T_Addr = 11 T = 0000001f
Time:  560.0 ps  | S_Addr = 21  S = 10000001  |  T_Addr = 10 T = 0000000f
Time:  570.0 ps  | S_Addr = 22  S = 30000003  |  T_Addr =  9 T = 00000007
Time:  580.0 ps  | S_Addr = 23  S = 70000007  |  T_Addr =  8 T = 00000003
Time:  590.0 ps  | S_Addr = 24  S = f000000f  |  T_Addr =  7 T = 00000001
Time:  600.0 ps  | S_Addr = 25  S = f800001f  |  T_Addr =  6 T = 3c3c3c3c
Time:  610.0 ps  | S_Addr = 26  S = fc00003f  |  T_Addr =  5 T = c3c3c3c3
Time:  620.0 ps  | S_Addr = 27  S = fe00007f  |  T_Addr =  4 T = 33333333
Time:  630.0 ps  | S_Addr = 28  S = ff0000ff  |  T_Addr =  3 T = cccccccc
Time:  640.0 ps  | S_Addr = 29  S = ff8001ff  |  T_Addr =  2 T = a5a5a5a5
Time:  650.0 ps  | S_Addr = 30  S = ffc003ff  |  T_Addr =  1 T = 5a5a5a5a
Time:  660.0 ps  | S_Addr = 31  S = f0f0f0f0  |  T_Addr =  0 T = ffffffff
$finish called at time : 660 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 923.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
*********************************************************
**              (1) - Initial Regdump                  **
*********************************************************
Time:  340.0 ps  | S_Addr =  0  S = xxxxxxxx  |  T_Addr = 31 T = xxxxxxxx
Time:  350.0 ps  | S_Addr =  1  S = 00000000  |  T_Addr = 30 T = 0f0f0f0f
Time:  360.0 ps  | S_Addr =  2  S = ffffffff  |  T_Addr = 29 T = f0f0f0f0
Time:  370.0 ps  | S_Addr =  3  S = 5a5a5a5a  |  T_Addr = 28 T = ffc003ff
Time:  380.0 ps  | S_Addr =  4  S = a5a5a5a5  |  T_Addr = 27 T = ff8001ff
Time:  390.0 ps  | S_Addr =  5  S = cccccccc  |  T_Addr = 26 T = ff0000ff
Time:  400.0 ps  | S_Addr =  6  S = 33333333  |  T_Addr = 25 T = fe00007f
Time:  410.0 ps  | S_Addr =  7  S = c3c3c3c3  |  T_Addr = 24 T = fc00003f
Time:  420.0 ps  | S_Addr =  8  S = 3c3c3c3c  |  T_Addr = 23 T = f800001f
Time:  430.0 ps  | S_Addr =  9  S = 00000001  |  T_Addr = 22 T = f000000f
Time:  440.0 ps  | S_Addr = 10  S = 00000003  |  T_Addr = 21 T = 70000007
Time:  450.0 ps  | S_Addr = 11  S = 00000007  |  T_Addr = 20 T = 30000003
Time:  460.0 ps  | S_Addr = 12  S = 0000000f  |  T_Addr = 19 T = 10000001
Time:  470.0 ps  | S_Addr = 13  S = 0000001f  |  T_Addr = 18 T = 00000fff
Time:  480.0 ps  | S_Addr = 14  S = 0000003f  |  T_Addr = 17 T = 000007ff
Time:  490.0 ps  | S_Addr = 15  S = 0000007f  |  T_Addr = 16 T = 000003ff
Time:  500.0 ps  | S_Addr = 16  S = 000000ff  |  T_Addr = 15 T = 000001ff
Time:  510.0 ps  | S_Addr = 17  S = 000001ff  |  T_Addr = 14 T = 000000ff
Time:  520.0 ps  | S_Addr = 18  S = 000003ff  |  T_Addr = 13 T = 0000007f
Time:  530.0 ps  | S_Addr = 19  S = 000007ff  |  T_Addr = 12 T = 0000003f
Time:  540.0 ps  | S_Addr = 20  S = 00000fff  |  T_Addr = 11 T = 0000001f
Time:  550.0 ps  | S_Addr = 21  S = 10000001  |  T_Addr = 10 T = 0000000f
Time:  560.0 ps  | S_Addr = 22  S = 30000003  |  T_Addr =  9 T = 00000007
Time:  570.0 ps  | S_Addr = 23  S = 70000007  |  T_Addr =  8 T = 00000003
Time:  580.0 ps  | S_Addr = 24  S = f000000f  |  T_Addr =  7 T = 00000001
Time:  590.0 ps  | S_Addr = 25  S = f800001f  |  T_Addr =  6 T = 3c3c3c3c
Time:  600.0 ps  | S_Addr = 26  S = fc00003f  |  T_Addr =  5 T = c3c3c3c3
Time:  610.0 ps  | S_Addr = 27  S = fe00007f  |  T_Addr =  4 T = 33333333
Time:  620.0 ps  | S_Addr = 28  S = ff0000ff  |  T_Addr =  3 T = cccccccc
Time:  630.0 ps  | S_Addr = 29  S = ff8001ff  |  T_Addr =  2 T = a5a5a5a5
Time:  640.0 ps  | S_Addr = 30  S = ffc003ff  |  T_Addr =  1 T = 5a5a5a5a
Time:  650.0 ps  | S_Addr = 31  S = f0f0f0f0  |  T_Addr =  0 T = ffffffff
$finish called at time : 650 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 923.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  5 20:55:07 2019...
