$date
	Mon Jul 31 15:48:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module example2_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$scope module e2 $end
$var wire 1 ! f $end
$var wire 1 % g $end
$var wire 1 & h $end
$var wire 1 ' k $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#20
0'
1#
#40
1'
0#
1"
#60
1!
1%
0'
1#
#80
1&
1'
0%
1$
0#
0"
#100
1"
#120
0!
0&
0'
1#
0"
#140
1!
1%
1"
#160
