Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 15d63ff36cd64ec3bd71aab09fa10b49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part3_behav xil_defaultlib.tb_part3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 128 for port 'data_out' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part3/HW5part3.srcs/sim_1/new/tb_part3.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part3
Compiling module xil_defaultlib.tb_part3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part3_behav
