# CO_Lab_12

Memory and ALU components of CPU design in Verilog.
