
sensor_con_one_wireeeee_ver1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044e0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  0800459c  0800459c  0000559c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800482c  0800482c  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  0800482c  0800482c  0000582c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004834  08004834  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004834  08004834  00005834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004838  08004838  00005838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800483c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  20000068  080048a4  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  080048a4  0000632c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b3a3  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d67  00000000  00000000  00011433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000928  00000000  00000000  000131a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006ff  00000000  00000000  00013ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000187c9  00000000  00000000  000141c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bfa1  00000000  00000000  0002c990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000983c6  00000000  00000000  00038931  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d0cf7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002720  00000000  00000000  000d0d3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000d345c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000068 	.word	0x20000068
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004584 	.word	0x08004584

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000006c 	.word	0x2000006c
 8000100:	08004584 	.word	0x08004584

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*)ptr,len,HAL_MAX_DELAY);
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	b29a      	uxth	r2, r3
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	68b9      	ldr	r1, [r7, #8]
 8000646:	4804      	ldr	r0, [pc, #16]	@ (8000658 <_write+0x28>)
 8000648:	f002 f844 	bl	80026d4 <HAL_UART_Transmit>
	return len;
 800064c:	687b      	ldr	r3, [r7, #4]
}
 800064e:	0018      	movs	r0, r3
 8000650:	46bd      	mov	sp, r7
 8000652:	b004      	add	sp, #16
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	20000118 	.word	0x20000118

0800065c <switchToGPIO_Mode>:

void switchToGPIO_Mode() {
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
    HAL_UART_DeInit(&huart1);  // Disable UART1 to free PC4
 8000660:	4b12      	ldr	r3, [pc, #72]	@ (80006ac <switchToGPIO_Mode+0x50>)
 8000662:	0018      	movs	r0, r3
 8000664:	f001 fff6 	bl	8002654 <HAL_UART_DeInit>
    RCC->IOPENR |= RCC_IOPENR_GPIOCEN;  // Enable clock for GPIOC
 8000668:	4b11      	ldr	r3, [pc, #68]	@ (80006b0 <switchToGPIO_Mode+0x54>)
 800066a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800066c:	4b10      	ldr	r3, [pc, #64]	@ (80006b0 <switchToGPIO_Mode+0x54>)
 800066e:	2104      	movs	r1, #4
 8000670:	430a      	orrs	r2, r1
 8000672:	635a      	str	r2, [r3, #52]	@ 0x34

    // Configure PC4 as Output
    GPIOC->MODER &= ~GPIO_MODER_MODE4_Msk;  // Clear mode bits for PC4
 8000674:	4b0f      	ldr	r3, [pc, #60]	@ (80006b4 <switchToGPIO_Mode+0x58>)
 8000676:	681a      	ldr	r2, [r3, #0]
 8000678:	4b0e      	ldr	r3, [pc, #56]	@ (80006b4 <switchToGPIO_Mode+0x58>)
 800067a:	490f      	ldr	r1, [pc, #60]	@ (80006b8 <switchToGPIO_Mode+0x5c>)
 800067c:	400a      	ands	r2, r1
 800067e:	601a      	str	r2, [r3, #0]
    GPIOC->MODER |= (1 << GPIO_MODER_MODE4_Pos);  // Set PC4 to output mode
 8000680:	4b0c      	ldr	r3, [pc, #48]	@ (80006b4 <switchToGPIO_Mode+0x58>)
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	4b0b      	ldr	r3, [pc, #44]	@ (80006b4 <switchToGPIO_Mode+0x58>)
 8000686:	2180      	movs	r1, #128	@ 0x80
 8000688:	0049      	lsls	r1, r1, #1
 800068a:	430a      	orrs	r2, r1
 800068c:	601a      	str	r2, [r3, #0]
    GPIOC->PUPDR &= ~GPIO_PUPDR_PUPD4_Msk;  // No pull-up/pull-down
 800068e:	4b09      	ldr	r3, [pc, #36]	@ (80006b4 <switchToGPIO_Mode+0x58>)
 8000690:	68da      	ldr	r2, [r3, #12]
 8000692:	4b08      	ldr	r3, [pc, #32]	@ (80006b4 <switchToGPIO_Mode+0x58>)
 8000694:	4908      	ldr	r1, [pc, #32]	@ (80006b8 <switchToGPIO_Mode+0x5c>)
 8000696:	400a      	ands	r2, r1
 8000698:	60da      	str	r2, [r3, #12]
    GPIOC->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED4_Msk;  // Set PC4 to low speed
 800069a:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <switchToGPIO_Mode+0x58>)
 800069c:	689a      	ldr	r2, [r3, #8]
 800069e:	4b05      	ldr	r3, [pc, #20]	@ (80006b4 <switchToGPIO_Mode+0x58>)
 80006a0:	4905      	ldr	r1, [pc, #20]	@ (80006b8 <switchToGPIO_Mode+0x5c>)
 80006a2:	400a      	ands	r2, r1
 80006a4:	609a      	str	r2, [r3, #8]
}
 80006a6:	46c0      	nop			@ (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	20000084 	.word	0x20000084
 80006b0:	40021000 	.word	0x40021000
 80006b4:	50000800 	.word	0x50000800
 80006b8:	fffffcff 	.word	0xfffffcff

080006bc <switchToUART_Mode>:

// Switch PC4 back to UART mode
void switchToUART_Mode() {
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4);  // Deinitialize GPIO on PC4
 80006c0:	4b04      	ldr	r3, [pc, #16]	@ (80006d4 <switchToUART_Mode+0x18>)
 80006c2:	2110      	movs	r1, #16
 80006c4:	0018      	movs	r0, r3
 80006c6:	f000 ff79 	bl	80015bc <HAL_GPIO_DeInit>
    MX_USART1_UART_Init();  // Reinitialize UART1
 80006ca:	f000 f9f1 	bl	8000ab0 <MX_USART1_UART_Init>
}
 80006ce:	46c0      	nop			@ (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	50000800 	.word	0x50000800

080006d8 <sendPulseToSensor>:

// Send a 500 ms pulse on PC4
void sendPulseToSensor() {
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	currentTime1 = HAL_GetTick();  // Record start time
 80006dc:	f000 fd12 	bl	8001104 <HAL_GetTick>
 80006e0:	0002      	movs	r2, r0
 80006e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000710 <sendPulseToSensor+0x38>)
 80006e4:	601a      	str	r2, [r3, #0]
    GPIOC->BSRR = GPIO_BSRR_BS4;  // Set PC4 to HIGH
 80006e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000714 <sendPulseToSensor+0x3c>)
 80006e8:	2210      	movs	r2, #16
 80006ea:	619a      	str	r2, [r3, #24]
    HAL_Delay(500);               // Delay for 500 ms
 80006ec:	23fa      	movs	r3, #250	@ 0xfa
 80006ee:	005b      	lsls	r3, r3, #1
 80006f0:	0018      	movs	r0, r3
 80006f2:	f000 fd11 	bl	8001118 <HAL_Delay>
    currentTime2 = HAL_GetTick();  // Record end time
 80006f6:	f000 fd05 	bl	8001104 <HAL_GetTick>
 80006fa:	0002      	movs	r2, r0
 80006fc:	4b06      	ldr	r3, [pc, #24]	@ (8000718 <sendPulseToSensor+0x40>)
 80006fe:	601a      	str	r2, [r3, #0]
    GPIOC->BSRR = GPIO_BSRR_BR4;  // Set PC4 to LOW
 8000700:	4b04      	ldr	r3, [pc, #16]	@ (8000714 <sendPulseToSensor+0x3c>)
 8000702:	2280      	movs	r2, #128	@ 0x80
 8000704:	0352      	lsls	r2, r2, #13
 8000706:	619a      	str	r2, [r3, #24]
}
 8000708:	46c0      	nop			@ (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	200001c0 	.word	0x200001c0
 8000714:	50000800 	.word	0x50000800
 8000718:	200001c4 	.word	0x200001c4

0800071c <receiveDataFromSensor>:

// Receive data from sensor and store in receivedData buffer
void receiveDataFromSensor() {
 800071c:	b590      	push	{r4, r7, lr}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
    index1 = 0;  // Reset data buffer index
 8000722:	4b7a      	ldr	r3, [pc, #488]	@ (800090c <receiveDataFromSensor+0x1f0>)
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
//            printf("Received Data at index %d: %X(%d)\n", index1, receivedData[index1], receivedData[index1]);
//            index1++;  // Increment buffer index
//        }
//    }

    while(HAL_UART_Receive(&huart1, &receivedData[index1], 1, 100) == HAL_OK){
 8000728:	e004      	b.n	8000734 <receiveDataFromSensor+0x18>
    	index1++;
 800072a:	4b78      	ldr	r3, [pc, #480]	@ (800090c <receiveDataFromSensor+0x1f0>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	1c5a      	adds	r2, r3, #1
 8000730:	4b76      	ldr	r3, [pc, #472]	@ (800090c <receiveDataFromSensor+0x1f0>)
 8000732:	601a      	str	r2, [r3, #0]
    while(HAL_UART_Receive(&huart1, &receivedData[index1], 1, 100) == HAL_OK){
 8000734:	4b75      	ldr	r3, [pc, #468]	@ (800090c <receiveDataFromSensor+0x1f0>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	4b75      	ldr	r3, [pc, #468]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 800073a:	18d1      	adds	r1, r2, r3
 800073c:	4875      	ldr	r0, [pc, #468]	@ (8000914 <receiveDataFromSensor+0x1f8>)
 800073e:	2364      	movs	r3, #100	@ 0x64
 8000740:	2201      	movs	r2, #1
 8000742:	f002 f86b 	bl	800281c <HAL_UART_Receive>
 8000746:	1e03      	subs	r3, r0, #0
 8000748:	d0ef      	beq.n	800072a <receiveDataFromSensor+0xe>
    }

    for(int i = 0 ; i < index1 ; i++){
 800074a:	2300      	movs	r3, #0
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	e0cf      	b.n	80008f0 <receiveDataFromSensor+0x1d4>
    	//printf("Received Data at index %d: %X(%d)\n", i, receivedData[i], receivedData[i]);

    	switch(i){
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2b13      	cmp	r3, #19
 8000754:	d900      	bls.n	8000758 <receiveDataFromSensor+0x3c>
 8000756:	e0c8      	b.n	80008ea <receiveDataFromSensor+0x1ce>
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	009a      	lsls	r2, r3, #2
 800075c:	4b6e      	ldr	r3, [pc, #440]	@ (8000918 <receiveDataFromSensor+0x1fc>)
 800075e:	18d3      	adds	r3, r2, r3
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	469f      	mov	pc, r3
    		case 1 : printf("1) Starting mark : %X(%d)\n", receivedData[i], receivedData[i]); break;
 8000764:	4a6a      	ldr	r2, [pc, #424]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	18d3      	adds	r3, r2, r3
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	0019      	movs	r1, r3
 800076e:	4a68      	ldr	r2, [pc, #416]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	18d3      	adds	r3, r2, r3
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	001a      	movs	r2, r3
 8000778:	4b68      	ldr	r3, [pc, #416]	@ (800091c <receiveDataFromSensor+0x200>)
 800077a:	0018      	movs	r0, r3
 800077c:	f003 f804 	bl	8003788 <iprintf>
 8000780:	e0b3      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 2 : printf("2) Length : %X(%d)\n", receivedData[i], receivedData[i]); break;
 8000782:	4a63      	ldr	r2, [pc, #396]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	18d3      	adds	r3, r2, r3
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	0019      	movs	r1, r3
 800078c:	4a60      	ldr	r2, [pc, #384]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	18d3      	adds	r3, r2, r3
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	001a      	movs	r2, r3
 8000796:	4b62      	ldr	r3, [pc, #392]	@ (8000920 <receiveDataFromSensor+0x204>)
 8000798:	0018      	movs	r0, r3
 800079a:	f002 fff5 	bl	8003788 <iprintf>
 800079e:	e0a4      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 3 : printf("3) Ctrlcode : %X(%d)\n", receivedData[i], receivedData[i]); break;
 80007a0:	4a5b      	ldr	r2, [pc, #364]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	18d3      	adds	r3, r2, r3
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	0019      	movs	r1, r3
 80007aa:	4a59      	ldr	r2, [pc, #356]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	18d3      	adds	r3, r2, r3
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	001a      	movs	r2, r3
 80007b4:	4b5b      	ldr	r3, [pc, #364]	@ (8000924 <receiveDataFromSensor+0x208>)
 80007b6:	0018      	movs	r0, r3
 80007b8:	f002 ffe6 	bl	8003788 <iprintf>
 80007bc:	e095      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 4 : printf("4) Major Version : %X(%d)\n", receivedData[i], receivedData[i]); break;
 80007be:	4a54      	ldr	r2, [pc, #336]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	18d3      	adds	r3, r2, r3
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	0019      	movs	r1, r3
 80007c8:	4a51      	ldr	r2, [pc, #324]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	18d3      	adds	r3, r2, r3
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	001a      	movs	r2, r3
 80007d2:	4b55      	ldr	r3, [pc, #340]	@ (8000928 <receiveDataFromSensor+0x20c>)
 80007d4:	0018      	movs	r0, r3
 80007d6:	f002 ffd7 	bl	8003788 <iprintf>
 80007da:	e086      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 5 : printf("5) Subversion : %X(%d)\n", receivedData[i], receivedData[i]); break;
 80007dc:	4a4c      	ldr	r2, [pc, #304]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	18d3      	adds	r3, r2, r3
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	0019      	movs	r1, r3
 80007e6:	4a4a      	ldr	r2, [pc, #296]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	18d3      	adds	r3, r2, r3
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	001a      	movs	r2, r3
 80007f0:	4b4e      	ldr	r3, [pc, #312]	@ (800092c <receiveDataFromSensor+0x210>)
 80007f2:	0018      	movs	r0, r3
 80007f4:	f002 ffc8 	bl	8003788 <iprintf>
 80007f8:	e077      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 6 : printf("6) Signal intensity : %X(%d)\n", receivedData[i], receivedData[i]); break;
 80007fa:	4a45      	ldr	r2, [pc, #276]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	18d3      	adds	r3, r2, r3
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	0019      	movs	r1, r3
 8000804:	4a42      	ldr	r2, [pc, #264]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	18d3      	adds	r3, r2, r3
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	001a      	movs	r2, r3
 800080e:	4b48      	ldr	r3, [pc, #288]	@ (8000930 <receiveDataFromSensor+0x214>)
 8000810:	0018      	movs	r0, r3
 8000812:	f002 ffb9 	bl	8003788 <iprintf>
 8000816:	e068      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 7 : printf("7) Signal indication : %X(%d)\n", receivedData[i], receivedData[i]); break;
 8000818:	4a3d      	ldr	r2, [pc, #244]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	18d3      	adds	r3, r2, r3
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	0019      	movs	r1, r3
 8000822:	4a3b      	ldr	r2, [pc, #236]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	18d3      	adds	r3, r2, r3
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	001a      	movs	r2, r3
 800082c:	4b41      	ldr	r3, [pc, #260]	@ (8000934 <receiveDataFromSensor+0x218>)
 800082e:	0018      	movs	r0, r3
 8000830:	f002 ffaa 	bl	8003788 <iprintf>
 8000834:	e059      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 8 :
    		case 9 :
    		case 10 :
    		case 11 :printf("%d) Forward pulse : %X(%d)\n", i , receivedData[i], receivedData[i]); break;
 8000836:	4a36      	ldr	r2, [pc, #216]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	18d3      	adds	r3, r2, r3
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	001c      	movs	r4, r3
 8000840:	4a33      	ldr	r2, [pc, #204]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	18d3      	adds	r3, r2, r3
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	6879      	ldr	r1, [r7, #4]
 800084a:	483b      	ldr	r0, [pc, #236]	@ (8000938 <receiveDataFromSensor+0x21c>)
 800084c:	0022      	movs	r2, r4
 800084e:	f002 ff9b 	bl	8003788 <iprintf>
 8000852:	e04a      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 12 :
    		case 13 :
    		case 14:
    		case 15 : printf("%d) Reverse pluse : %X(%d)\n", i ,receivedData[i], receivedData[i]); break;
 8000854:	4a2e      	ldr	r2, [pc, #184]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	18d3      	adds	r3, r2, r3
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	001c      	movs	r4, r3
 800085e:	4a2c      	ldr	r2, [pc, #176]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	18d3      	adds	r3, r2, r3
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	6879      	ldr	r1, [r7, #4]
 8000868:	4834      	ldr	r0, [pc, #208]	@ (800093c <receiveDataFromSensor+0x220>)
 800086a:	0022      	movs	r2, r4
 800086c:	f002 ff8c 	bl	8003788 <iprintf>
 8000870:	e03b      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 16 : printf("16) Status byte : %X(%d)\n", receivedData[i], receivedData[i]); break;
 8000872:	4a27      	ldr	r2, [pc, #156]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	18d3      	adds	r3, r2, r3
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	0019      	movs	r1, r3
 800087c:	4a24      	ldr	r2, [pc, #144]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	18d3      	adds	r3, r2, r3
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	001a      	movs	r2, r3
 8000886:	4b2e      	ldr	r3, [pc, #184]	@ (8000940 <receiveDataFromSensor+0x224>)
 8000888:	0018      	movs	r0, r3
 800088a:	f002 ff7d 	bl	8003788 <iprintf>
 800088e:	e02c      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 17 : printf("17) Debug byte : %X(%d)\n", receivedData[i], receivedData[i]); break;
 8000890:	4a1f      	ldr	r2, [pc, #124]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	18d3      	adds	r3, r2, r3
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	0019      	movs	r1, r3
 800089a:	4a1d      	ldr	r2, [pc, #116]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	18d3      	adds	r3, r2, r3
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	001a      	movs	r2, r3
 80008a4:	4b27      	ldr	r3, [pc, #156]	@ (8000944 <receiveDataFromSensor+0x228>)
 80008a6:	0018      	movs	r0, r3
 80008a8:	f002 ff6e 	bl	8003788 <iprintf>
 80008ac:	e01d      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 18 : printf("18) Cs : %X(%d)\n", receivedData[i], receivedData[i]); break;
 80008ae:	4a18      	ldr	r2, [pc, #96]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	18d3      	adds	r3, r2, r3
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	0019      	movs	r1, r3
 80008b8:	4a15      	ldr	r2, [pc, #84]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	18d3      	adds	r3, r2, r3
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	001a      	movs	r2, r3
 80008c2:	4b21      	ldr	r3, [pc, #132]	@ (8000948 <receiveDataFromSensor+0x22c>)
 80008c4:	0018      	movs	r0, r3
 80008c6:	f002 ff5f 	bl	8003788 <iprintf>
 80008ca:	e00e      	b.n	80008ea <receiveDataFromSensor+0x1ce>
    		case 19 : printf("19) Enging mark : %X(%d)\n", receivedData[i], receivedData[i]); break;
 80008cc:	4a10      	ldr	r2, [pc, #64]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	18d3      	adds	r3, r2, r3
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	0019      	movs	r1, r3
 80008d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000910 <receiveDataFromSensor+0x1f4>)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	18d3      	adds	r3, r2, r3
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	001a      	movs	r2, r3
 80008e0:	4b1a      	ldr	r3, [pc, #104]	@ (800094c <receiveDataFromSensor+0x230>)
 80008e2:	0018      	movs	r0, r3
 80008e4:	f002 ff50 	bl	8003788 <iprintf>
 80008e8:	46c0      	nop			@ (mov r8, r8)
    for(int i = 0 ; i < index1 ; i++){
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	3301      	adds	r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	4b06      	ldr	r3, [pc, #24]	@ (800090c <receiveDataFromSensor+0x1f0>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	da00      	bge.n	80008fc <receiveDataFromSensor+0x1e0>
 80008fa:	e729      	b.n	8000750 <receiveDataFromSensor+0x34>
    	}
    }

    printf("Received all data!\n");
 80008fc:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <receiveDataFromSensor+0x234>)
 80008fe:	0018      	movs	r0, r3
 8000900:	f002 ffa8 	bl	8003854 <puts>
}
 8000904:	46c0      	nop			@ (mov r8, r8)
 8000906:	46bd      	mov	sp, r7
 8000908:	b003      	add	sp, #12
 800090a:	bd90      	pop	{r4, r7, pc}
 800090c:	200001d4 	.word	0x200001d4
 8000910:	200001ac 	.word	0x200001ac
 8000914:	20000084 	.word	0x20000084
 8000918:	08004720 	.word	0x08004720
 800091c:	0800459c 	.word	0x0800459c
 8000920:	080045b8 	.word	0x080045b8
 8000924:	080045cc 	.word	0x080045cc
 8000928:	080045e4 	.word	0x080045e4
 800092c:	08004600 	.word	0x08004600
 8000930:	08004618 	.word	0x08004618
 8000934:	08004638 	.word	0x08004638
 8000938:	08004658 	.word	0x08004658
 800093c:	08004674 	.word	0x08004674
 8000940:	08004690 	.word	0x08004690
 8000944:	080046ac 	.word	0x080046ac
 8000948:	080046c8 	.word	0x080046c8
 800094c:	080046dc 	.word	0x080046dc
 8000950:	080046f8 	.word	0x080046f8

08000954 <handleSensorCommunication>:

void handleSensorCommunication(){
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0

	      switchToGPIO_Mode();
 8000958:	f7ff fe80 	bl	800065c <switchToGPIO_Mode>

	  	  HAL_Delay(2);
 800095c:	2002      	movs	r0, #2
 800095e:	f000 fbdb 	bl	8001118 <HAL_Delay>
	  	  sendPulseToSensor();  // Send pulse to sensor
 8000962:	f7ff feb9 	bl	80006d8 <sendPulseToSensor>
	  	  switchToUART_Mode();  // Switch PC4 back to UART mode
 8000966:	f7ff fea9 	bl	80006bc <switchToUART_Mode>
	  	  HAL_Delay(2);         //
 800096a:	2002      	movs	r0, #2
 800096c:	f000 fbd4 	bl	8001118 <HAL_Delay>
	  	  currentTime = currentTime2 - currentTime1;  // Calculate pulse duration
 8000970:	4b09      	ldr	r3, [pc, #36]	@ (8000998 <handleSensorCommunication+0x44>)
 8000972:	681a      	ldr	r2, [r3, #0]
 8000974:	4b09      	ldr	r3, [pc, #36]	@ (800099c <handleSensorCommunication+0x48>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	1ad2      	subs	r2, r2, r3
 800097a:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <handleSensorCommunication+0x4c>)
 800097c:	601a      	str	r2, [r3, #0]


	  	  printf("senddata : %ld\n\r", currentTime);  // Print transmitted data
 800097e:	4b08      	ldr	r3, [pc, #32]	@ (80009a0 <handleSensorCommunication+0x4c>)
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	4b08      	ldr	r3, [pc, #32]	@ (80009a4 <handleSensorCommunication+0x50>)
 8000984:	0011      	movs	r1, r2
 8000986:	0018      	movs	r0, r3
 8000988:	f002 fefe 	bl	8003788 <iprintf>


	      receiveDataFromSensor();  // Call function to receive data
 800098c:	f7ff fec6 	bl	800071c <receiveDataFromSensor>


	 }
 8000990:	46c0      	nop			@ (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	46c0      	nop			@ (mov r8, r8)
 8000998:	200001c4 	.word	0x200001c4
 800099c:	200001c0 	.word	0x200001c0
 80009a0:	200001c8 	.word	0x200001c8
 80009a4:	0800470c 	.word	0x0800470c

080009a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ac:	f000 fb2e 	bl	800100c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b0:	f000 f820 	bl	80009f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b4:	f000 f918 	bl	8000be8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009b8:	f000 f8c8 	bl	8000b4c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80009bc:	f000 f878 	bl	8000ab0 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  currentMillis = HAL_GetTick();
 80009c0:	f000 fba0 	bl	8001104 <HAL_GetTick>
 80009c4:	0002      	movs	r2, r0
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <main+0x40>)
 80009c8:	601a      	str	r2, [r3, #0]

	  if(currentMillis - previousMillis >= 10000){
 80009ca:	4b07      	ldr	r3, [pc, #28]	@ (80009e8 <main+0x40>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	4b07      	ldr	r3, [pc, #28]	@ (80009ec <main+0x44>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	1ad3      	subs	r3, r2, r3
 80009d4:	4a06      	ldr	r2, [pc, #24]	@ (80009f0 <main+0x48>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d9f2      	bls.n	80009c0 <main+0x18>

		  previousMillis = currentMillis;
 80009da:	4b03      	ldr	r3, [pc, #12]	@ (80009e8 <main+0x40>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	4b03      	ldr	r3, [pc, #12]	@ (80009ec <main+0x44>)
 80009e0:	601a      	str	r2, [r3, #0]

		  handleSensorCommunication();
 80009e2:	f7ff ffb7 	bl	8000954 <handleSensorCommunication>
	  currentMillis = HAL_GetTick();
 80009e6:	e7eb      	b.n	80009c0 <main+0x18>
 80009e8:	200001cc 	.word	0x200001cc
 80009ec:	200001d0 	.word	0x200001d0
 80009f0:	0000270f 	.word	0x0000270f

080009f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f4:	b590      	push	{r4, r7, lr}
 80009f6:	b093      	sub	sp, #76	@ 0x4c
 80009f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009fa:	2410      	movs	r4, #16
 80009fc:	193b      	adds	r3, r7, r4
 80009fe:	0018      	movs	r0, r3
 8000a00:	2338      	movs	r3, #56	@ 0x38
 8000a02:	001a      	movs	r2, r3
 8000a04:	2100      	movs	r1, #0
 8000a06:	f003 f81b 	bl	8003a40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a0a:	003b      	movs	r3, r7
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	2310      	movs	r3, #16
 8000a10:	001a      	movs	r2, r3
 8000a12:	2100      	movs	r1, #0
 8000a14:	f003 f814 	bl	8003a40 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a18:	2380      	movs	r3, #128	@ 0x80
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f000 fe9d 	bl	800175c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	2202      	movs	r2, #2
 8000a26:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a28:	193b      	adds	r3, r7, r4
 8000a2a:	2280      	movs	r2, #128	@ 0x80
 8000a2c:	0052      	lsls	r2, r2, #1
 8000a2e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000a30:	0021      	movs	r1, r4
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	2200      	movs	r2, #0
 8000a36:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	2240      	movs	r2, #64	@ 0x40
 8000a3c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a3e:	187b      	adds	r3, r7, r1
 8000a40:	2202      	movs	r2, #2
 8000a42:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	2202      	movs	r2, #2
 8000a48:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000a50:	187b      	adds	r3, r7, r1
 8000a52:	2208      	movs	r2, #8
 8000a54:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a56:	187b      	adds	r3, r7, r1
 8000a58:	2280      	movs	r2, #128	@ 0x80
 8000a5a:	0292      	lsls	r2, r2, #10
 8000a5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2280      	movs	r2, #128	@ 0x80
 8000a62:	0492      	lsls	r2, r2, #18
 8000a64:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	2280      	movs	r2, #128	@ 0x80
 8000a6a:	0592      	lsls	r2, r2, #22
 8000a6c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	0018      	movs	r0, r3
 8000a72:	f000 febf 	bl	80017f4 <HAL_RCC_OscConfig>
 8000a76:	1e03      	subs	r3, r0, #0
 8000a78:	d001      	beq.n	8000a7e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000a7a:	f000 f8f1 	bl	8000c60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a7e:	003b      	movs	r3, r7
 8000a80:	2207      	movs	r2, #7
 8000a82:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a84:	003b      	movs	r3, r7
 8000a86:	2202      	movs	r2, #2
 8000a88:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a8a:	003b      	movs	r3, r7
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a90:	003b      	movs	r3, r7
 8000a92:	2200      	movs	r2, #0
 8000a94:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a96:	003b      	movs	r3, r7
 8000a98:	2102      	movs	r1, #2
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f001 f9c4 	bl	8001e28 <HAL_RCC_ClockConfig>
 8000aa0:	1e03      	subs	r3, r0, #0
 8000aa2:	d001      	beq.n	8000aa8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000aa4:	f000 f8dc 	bl	8000c60 <Error_Handler>
  }
}
 8000aa8:	46c0      	nop			@ (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	b013      	add	sp, #76	@ 0x4c
 8000aae:	bd90      	pop	{r4, r7, pc}

08000ab0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ab4:	4b23      	ldr	r3, [pc, #140]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000ab6:	4a24      	ldr	r2, [pc, #144]	@ (8000b48 <MX_USART1_UART_Init+0x98>)
 8000ab8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 8000aba:	4b22      	ldr	r3, [pc, #136]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000abc:	2296      	movs	r2, #150	@ 0x96
 8000abe:	0112      	lsls	r2, r2, #4
 8000ac0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ac2:	4b20      	ldr	r3, [pc, #128]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ac8:	4b1e      	ldr	r3, [pc, #120]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ace:	4b1d      	ldr	r3, [pc, #116]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000ad6:	220c      	movs	r2, #12
 8000ad8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ada:	4b1a      	ldr	r3, [pc, #104]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ae0:	4b18      	ldr	r3, [pc, #96]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ae6:	4b17      	ldr	r3, [pc, #92]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000aec:	4b15      	ldr	r3, [pc, #84]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000af2:	4b14      	ldr	r3, [pc, #80]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8000af8:	4b12      	ldr	r3, [pc, #72]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000afa:	0018      	movs	r0, r3
 8000afc:	f001 fd4c 	bl	8002598 <HAL_HalfDuplex_Init>
 8000b00:	1e03      	subs	r3, r0, #0
 8000b02:	d001      	beq.n	8000b08 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b04:	f000 f8ac 	bl	8000c60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b08:	4b0e      	ldr	r3, [pc, #56]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	f002 fc97 	bl	8003440 <HAL_UARTEx_SetTxFifoThreshold>
 8000b12:	1e03      	subs	r3, r0, #0
 8000b14:	d001      	beq.n	8000b1a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b16:	f000 f8a3 	bl	8000c60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f002 fcce 	bl	80034c0 <HAL_UARTEx_SetRxFifoThreshold>
 8000b24:	1e03      	subs	r3, r0, #0
 8000b26:	d001      	beq.n	8000b2c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b28:	f000 f89a 	bl	8000c60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b2c:	4b05      	ldr	r3, [pc, #20]	@ (8000b44 <MX_USART1_UART_Init+0x94>)
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f002 fc4c 	bl	80033cc <HAL_UARTEx_DisableFifoMode>
 8000b34:	1e03      	subs	r3, r0, #0
 8000b36:	d001      	beq.n	8000b3c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b38:	f000 f892 	bl	8000c60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b3c:	46c0      	nop			@ (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	20000084 	.word	0x20000084
 8000b48:	40013800 	.word	0x40013800

08000b4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b50:	4b23      	ldr	r3, [pc, #140]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b52:	4a24      	ldr	r2, [pc, #144]	@ (8000be4 <MX_USART2_UART_Init+0x98>)
 8000b54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b56:	4b22      	ldr	r3, [pc, #136]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b58:	22e1      	movs	r2, #225	@ 0xe1
 8000b5a:	0252      	lsls	r2, r2, #9
 8000b5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b5e:	4b20      	ldr	r3, [pc, #128]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b64:	4b1e      	ldr	r3, [pc, #120]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b70:	4b1b      	ldr	r3, [pc, #108]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b72:	220c      	movs	r2, #12
 8000b74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b76:	4b1a      	ldr	r3, [pc, #104]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b7c:	4b18      	ldr	r3, [pc, #96]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b82:	4b17      	ldr	r3, [pc, #92]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b88:	4b15      	ldr	r3, [pc, #84]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b8e:	4b14      	ldr	r3, [pc, #80]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b94:	4b12      	ldr	r3, [pc, #72]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000b96:	0018      	movs	r0, r3
 8000b98:	f001 fca8 	bl	80024ec <HAL_UART_Init>
 8000b9c:	1e03      	subs	r3, r0, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000ba0:	f000 f85e 	bl	8000c60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f002 fc49 	bl	8003440 <HAL_UARTEx_SetTxFifoThreshold>
 8000bae:	1e03      	subs	r3, r0, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000bb2:	f000 f855 	bl	8000c60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000bb8:	2100      	movs	r1, #0
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f002 fc80 	bl	80034c0 <HAL_UARTEx_SetRxFifoThreshold>
 8000bc0:	1e03      	subs	r3, r0, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000bc4:	f000 f84c 	bl	8000c60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000bc8:	4b05      	ldr	r3, [pc, #20]	@ (8000be0 <MX_USART2_UART_Init+0x94>)
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f002 fbfe 	bl	80033cc <HAL_UARTEx_DisableFifoMode>
 8000bd0:	1e03      	subs	r3, r0, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000bd4:	f000 f844 	bl	8000c60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bd8:	46c0      	nop			@ (mov r8, r8)
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	46c0      	nop			@ (mov r8, r8)
 8000be0:	20000118 	.word	0x20000118
 8000be4:	40004400 	.word	0x40004400

08000be8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b089      	sub	sp, #36	@ 0x24
 8000bec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bee:	240c      	movs	r4, #12
 8000bf0:	193b      	adds	r3, r7, r4
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	2314      	movs	r3, #20
 8000bf6:	001a      	movs	r2, r3
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	f002 ff21 	bl	8003a40 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bfe:	4b16      	ldr	r3, [pc, #88]	@ (8000c58 <MX_GPIO_Init+0x70>)
 8000c00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c02:	4b15      	ldr	r3, [pc, #84]	@ (8000c58 <MX_GPIO_Init+0x70>)
 8000c04:	2104      	movs	r1, #4
 8000c06:	430a      	orrs	r2, r1
 8000c08:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c0a:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <MX_GPIO_Init+0x70>)
 8000c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c0e:	2204      	movs	r2, #4
 8000c10:	4013      	ands	r3, r2
 8000c12:	60bb      	str	r3, [r7, #8]
 8000c14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <MX_GPIO_Init+0x70>)
 8000c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c58 <MX_GPIO_Init+0x70>)
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c22:	4b0d      	ldr	r3, [pc, #52]	@ (8000c58 <MX_GPIO_Init+0x70>)
 8000c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c26:	2201      	movs	r2, #1
 8000c28:	4013      	ands	r3, r2
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c2e:	193b      	adds	r3, r7, r4
 8000c30:	2280      	movs	r2, #128	@ 0x80
 8000c32:	0192      	lsls	r2, r2, #6
 8000c34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c36:	193b      	adds	r3, r7, r4
 8000c38:	2200      	movs	r2, #0
 8000c3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c3c:	193b      	adds	r3, r7, r4
 8000c3e:	2201      	movs	r2, #1
 8000c40:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c42:	193b      	adds	r3, r7, r4
 8000c44:	4a05      	ldr	r2, [pc, #20]	@ (8000c5c <MX_GPIO_Init+0x74>)
 8000c46:	0019      	movs	r1, r3
 8000c48:	0010      	movs	r0, r2
 8000c4a:	f000 fb53 	bl	80012f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c4e:	46c0      	nop			@ (mov r8, r8)
 8000c50:	46bd      	mov	sp, r7
 8000c52:	b009      	add	sp, #36	@ 0x24
 8000c54:	bd90      	pop	{r4, r7, pc}
 8000c56:	46c0      	nop			@ (mov r8, r8)
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	50000800 	.word	0x50000800

08000c60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c64:	b672      	cpsid	i
}
 8000c66:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c68:	46c0      	nop			@ (mov r8, r8)
 8000c6a:	e7fd      	b.n	8000c68 <Error_Handler+0x8>

08000c6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c72:	4b11      	ldr	r3, [pc, #68]	@ (8000cb8 <HAL_MspInit+0x4c>)
 8000c74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c76:	4b10      	ldr	r3, [pc, #64]	@ (8000cb8 <HAL_MspInit+0x4c>)
 8000c78:	2101      	movs	r1, #1
 8000c7a:	430a      	orrs	r2, r1
 8000c7c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb8 <HAL_MspInit+0x4c>)
 8000c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c82:	2201      	movs	r2, #1
 8000c84:	4013      	ands	r3, r2
 8000c86:	607b      	str	r3, [r7, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb8 <HAL_MspInit+0x4c>)
 8000c8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb8 <HAL_MspInit+0x4c>)
 8000c90:	2180      	movs	r1, #128	@ 0x80
 8000c92:	0549      	lsls	r1, r1, #21
 8000c94:	430a      	orrs	r2, r1
 8000c96:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c98:	4b07      	ldr	r3, [pc, #28]	@ (8000cb8 <HAL_MspInit+0x4c>)
 8000c9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c9c:	2380      	movs	r3, #128	@ 0x80
 8000c9e:	055b      	lsls	r3, r3, #21
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	603b      	str	r3, [r7, #0]
 8000ca4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000ca6:	23c0      	movs	r3, #192	@ 0xc0
 8000ca8:	00db      	lsls	r3, r3, #3
 8000caa:	0018      	movs	r0, r3
 8000cac:	f000 fa58 	bl	8001160 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb0:	46c0      	nop			@ (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	b002      	add	sp, #8
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40021000 	.word	0x40021000

08000cbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b099      	sub	sp, #100	@ 0x64
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc4:	234c      	movs	r3, #76	@ 0x4c
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	0018      	movs	r0, r3
 8000cca:	2314      	movs	r3, #20
 8000ccc:	001a      	movs	r2, r3
 8000cce:	2100      	movs	r1, #0
 8000cd0:	f002 feb6 	bl	8003a40 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cd4:	2418      	movs	r4, #24
 8000cd6:	193b      	adds	r3, r7, r4
 8000cd8:	0018      	movs	r0, r3
 8000cda:	2334      	movs	r3, #52	@ 0x34
 8000cdc:	001a      	movs	r2, r3
 8000cde:	2100      	movs	r1, #0
 8000ce0:	f002 feae 	bl	8003a40 <memset>
  if(huart->Instance==USART1)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a45      	ldr	r2, [pc, #276]	@ (8000e00 <HAL_UART_MspInit+0x144>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d13e      	bne.n	8000d6c <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000cee:	193b      	adds	r3, r7, r4
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000cf4:	193b      	adds	r3, r7, r4
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cfa:	193b      	adds	r3, r7, r4
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	f001 fa3d 	bl	800217c <HAL_RCCEx_PeriphCLKConfig>
 8000d02:	1e03      	subs	r3, r0, #0
 8000d04:	d001      	beq.n	8000d0a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d06:	f7ff ffab 	bl	8000c60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d0a:	4b3e      	ldr	r3, [pc, #248]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000d0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d0e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000d10:	2180      	movs	r1, #128	@ 0x80
 8000d12:	01c9      	lsls	r1, r1, #7
 8000d14:	430a      	orrs	r2, r1
 8000d16:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d18:	4b3a      	ldr	r3, [pc, #232]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000d1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d1c:	2380      	movs	r3, #128	@ 0x80
 8000d1e:	01db      	lsls	r3, r3, #7
 8000d20:	4013      	ands	r3, r2
 8000d22:	617b      	str	r3, [r7, #20]
 8000d24:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d26:	4b37      	ldr	r3, [pc, #220]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000d28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d2a:	4b36      	ldr	r3, [pc, #216]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000d2c:	2104      	movs	r1, #4
 8000d2e:	430a      	orrs	r2, r1
 8000d30:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d32:	4b34      	ldr	r3, [pc, #208]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d36:	2204      	movs	r2, #4
 8000d38:	4013      	ands	r3, r2
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d3e:	214c      	movs	r1, #76	@ 0x4c
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	2210      	movs	r2, #16
 8000d44:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2212      	movs	r2, #18
 8000d4a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	2201      	movs	r2, #1
 8000d50:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	187b      	adds	r3, r7, r1
 8000d54:	2200      	movs	r2, #0
 8000d56:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000d58:	187b      	adds	r3, r7, r1
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d5e:	187b      	adds	r3, r7, r1
 8000d60:	4a29      	ldr	r2, [pc, #164]	@ (8000e08 <HAL_UART_MspInit+0x14c>)
 8000d62:	0019      	movs	r1, r3
 8000d64:	0010      	movs	r0, r2
 8000d66:	f000 fac5 	bl	80012f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d6a:	e044      	b.n	8000df6 <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a26      	ldr	r2, [pc, #152]	@ (8000e0c <HAL_UART_MspInit+0x150>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d13f      	bne.n	8000df6 <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d76:	2118      	movs	r1, #24
 8000d78:	187b      	adds	r3, r7, r1
 8000d7a:	2202      	movs	r2, #2
 8000d7c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d7e:	187b      	adds	r3, r7, r1
 8000d80:	2200      	movs	r2, #0
 8000d82:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d84:	187b      	adds	r3, r7, r1
 8000d86:	0018      	movs	r0, r3
 8000d88:	f001 f9f8 	bl	800217c <HAL_RCCEx_PeriphCLKConfig>
 8000d8c:	1e03      	subs	r3, r0, #0
 8000d8e:	d001      	beq.n	8000d94 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8000d90:	f7ff ff66 	bl	8000c60 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d94:	4b1b      	ldr	r3, [pc, #108]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000d96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d98:	4b1a      	ldr	r3, [pc, #104]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000d9a:	2180      	movs	r1, #128	@ 0x80
 8000d9c:	0289      	lsls	r1, r1, #10
 8000d9e:	430a      	orrs	r2, r1
 8000da0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000da2:	4b18      	ldr	r3, [pc, #96]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000da4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000da6:	2380      	movs	r3, #128	@ 0x80
 8000da8:	029b      	lsls	r3, r3, #10
 8000daa:	4013      	ands	r3, r2
 8000dac:	60fb      	str	r3, [r7, #12]
 8000dae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db0:	4b14      	ldr	r3, [pc, #80]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000db2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000db4:	4b13      	ldr	r3, [pc, #76]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000db6:	2101      	movs	r1, #1
 8000db8:	430a      	orrs	r2, r1
 8000dba:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dbc:	4b11      	ldr	r3, [pc, #68]	@ (8000e04 <HAL_UART_MspInit+0x148>)
 8000dbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	60bb      	str	r3, [r7, #8]
 8000dc6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000dc8:	214c      	movs	r1, #76	@ 0x4c
 8000dca:	187b      	adds	r3, r7, r1
 8000dcc:	220c      	movs	r2, #12
 8000dce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd0:	187b      	adds	r3, r7, r1
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	187b      	adds	r3, r7, r1
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ddc:	187b      	adds	r3, r7, r1
 8000dde:	2200      	movs	r2, #0
 8000de0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000de2:	187b      	adds	r3, r7, r1
 8000de4:	2201      	movs	r2, #1
 8000de6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de8:	187a      	adds	r2, r7, r1
 8000dea:	23a0      	movs	r3, #160	@ 0xa0
 8000dec:	05db      	lsls	r3, r3, #23
 8000dee:	0011      	movs	r1, r2
 8000df0:	0018      	movs	r0, r3
 8000df2:	f000 fa7f 	bl	80012f4 <HAL_GPIO_Init>
}
 8000df6:	46c0      	nop			@ (mov r8, r8)
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b019      	add	sp, #100	@ 0x64
 8000dfc:	bd90      	pop	{r4, r7, pc}
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	40013800 	.word	0x40013800
 8000e04:	40021000 	.word	0x40021000
 8000e08:	50000800 	.word	0x50000800
 8000e0c:	40004400 	.word	0x40004400

08000e10 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a11      	ldr	r2, [pc, #68]	@ (8000e64 <HAL_UART_MspDeInit+0x54>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d10b      	bne.n	8000e3a <HAL_UART_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000e22:	4b11      	ldr	r3, [pc, #68]	@ (8000e68 <HAL_UART_MspDeInit+0x58>)
 8000e24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e26:	4b10      	ldr	r3, [pc, #64]	@ (8000e68 <HAL_UART_MspDeInit+0x58>)
 8000e28:	4910      	ldr	r1, [pc, #64]	@ (8000e6c <HAL_UART_MspDeInit+0x5c>)
 8000e2a:	400a      	ands	r2, r1
 8000e2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4);
 8000e2e:	4b10      	ldr	r3, [pc, #64]	@ (8000e70 <HAL_UART_MspDeInit+0x60>)
 8000e30:	2110      	movs	r1, #16
 8000e32:	0018      	movs	r0, r3
 8000e34:	f000 fbc2 	bl	80015bc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8000e38:	e010      	b.n	8000e5c <HAL_UART_MspDeInit+0x4c>
  else if(huart->Instance==USART2)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a0d      	ldr	r2, [pc, #52]	@ (8000e74 <HAL_UART_MspDeInit+0x64>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d10b      	bne.n	8000e5c <HAL_UART_MspDeInit+0x4c>
    __HAL_RCC_USART2_CLK_DISABLE();
 8000e44:	4b08      	ldr	r3, [pc, #32]	@ (8000e68 <HAL_UART_MspDeInit+0x58>)
 8000e46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e48:	4b07      	ldr	r3, [pc, #28]	@ (8000e68 <HAL_UART_MspDeInit+0x58>)
 8000e4a:	490b      	ldr	r1, [pc, #44]	@ (8000e78 <HAL_UART_MspDeInit+0x68>)
 8000e4c:	400a      	ands	r2, r1
 8000e4e:	63da      	str	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8000e50:	23a0      	movs	r3, #160	@ 0xa0
 8000e52:	05db      	lsls	r3, r3, #23
 8000e54:	210c      	movs	r1, #12
 8000e56:	0018      	movs	r0, r3
 8000e58:	f000 fbb0 	bl	80015bc <HAL_GPIO_DeInit>
}
 8000e5c:	46c0      	nop			@ (mov r8, r8)
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	b002      	add	sp, #8
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40013800 	.word	0x40013800
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	ffffbfff 	.word	0xffffbfff
 8000e70:	50000800 	.word	0x50000800
 8000e74:	40004400 	.word	0x40004400
 8000e78:	fffdffff 	.word	0xfffdffff

08000e7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e80:	46c0      	nop			@ (mov r8, r8)
 8000e82:	e7fd      	b.n	8000e80 <NMI_Handler+0x4>

08000e84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e88:	46c0      	nop			@ (mov r8, r8)
 8000e8a:	e7fd      	b.n	8000e88 <HardFault_Handler+0x4>

08000e8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e90:	46c0      	nop			@ (mov r8, r8)
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea4:	f000 f91c 	bl	80010e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea8:	46c0      	nop			@ (mov r8, r8)
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b086      	sub	sp, #24
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	60f8      	str	r0, [r7, #12]
 8000eb6:	60b9      	str	r1, [r7, #8]
 8000eb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
 8000ebe:	e00a      	b.n	8000ed6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ec0:	e000      	b.n	8000ec4 <_read+0x16>
 8000ec2:	bf00      	nop
 8000ec4:	0001      	movs	r1, r0
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	1c5a      	adds	r2, r3, #1
 8000eca:	60ba      	str	r2, [r7, #8]
 8000ecc:	b2ca      	uxtb	r2, r1
 8000ece:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	617b      	str	r3, [r7, #20]
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	dbf0      	blt.n	8000ec0 <_read+0x12>
  }

  return len;
 8000ede:	687b      	ldr	r3, [r7, #4]
}
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	b006      	add	sp, #24
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	425b      	negs	r3, r3
}
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	b002      	add	sp, #8
 8000efa:	bd80      	pop	{r7, pc}

08000efc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	2280      	movs	r2, #128	@ 0x80
 8000f0a:	0192      	lsls	r2, r2, #6
 8000f0c:	605a      	str	r2, [r3, #4]
  return 0;
 8000f0e:	2300      	movs	r3, #0
}
 8000f10:	0018      	movs	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b002      	add	sp, #8
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <_isatty>:

int _isatty(int file)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f20:	2301      	movs	r3, #1
}
 8000f22:	0018      	movs	r0, r3
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b002      	add	sp, #8
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b084      	sub	sp, #16
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	60f8      	str	r0, [r7, #12]
 8000f32:	60b9      	str	r1, [r7, #8]
 8000f34:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f36:	2300      	movs	r3, #0
}
 8000f38:	0018      	movs	r0, r3
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	b004      	add	sp, #16
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f48:	4a14      	ldr	r2, [pc, #80]	@ (8000f9c <_sbrk+0x5c>)
 8000f4a:	4b15      	ldr	r3, [pc, #84]	@ (8000fa0 <_sbrk+0x60>)
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f54:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <_sbrk+0x64>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d102      	bne.n	8000f62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f5c:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <_sbrk+0x64>)
 8000f5e:	4a12      	ldr	r2, [pc, #72]	@ (8000fa8 <_sbrk+0x68>)
 8000f60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f62:	4b10      	ldr	r3, [pc, #64]	@ (8000fa4 <_sbrk+0x64>)
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	18d3      	adds	r3, r2, r3
 8000f6a:	693a      	ldr	r2, [r7, #16]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d207      	bcs.n	8000f80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f70:	f002 fdbc 	bl	8003aec <__errno>
 8000f74:	0003      	movs	r3, r0
 8000f76:	220c      	movs	r2, #12
 8000f78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	425b      	negs	r3, r3
 8000f7e:	e009      	b.n	8000f94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f80:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <_sbrk+0x64>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f86:	4b07      	ldr	r3, [pc, #28]	@ (8000fa4 <_sbrk+0x64>)
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	18d2      	adds	r2, r2, r3
 8000f8e:	4b05      	ldr	r3, [pc, #20]	@ (8000fa4 <_sbrk+0x64>)
 8000f90:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000f92:	68fb      	ldr	r3, [r7, #12]
}
 8000f94:	0018      	movs	r0, r3
 8000f96:	46bd      	mov	sp, r7
 8000f98:	b006      	add	sp, #24
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20009000 	.word	0x20009000
 8000fa0:	00000400 	.word	0x00000400
 8000fa4:	200001d8 	.word	0x200001d8
 8000fa8:	20000330 	.word	0x20000330

08000fac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fb0:	46c0      	nop			@ (mov r8, r8)
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000fb8:	480d      	ldr	r0, [pc, #52]	@ (8000ff0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000fba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fbc:	f7ff fff6 	bl	8000fac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fc0:	480c      	ldr	r0, [pc, #48]	@ (8000ff4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fc2:	490d      	ldr	r1, [pc, #52]	@ (8000ff8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ffc <LoopForever+0xe>)
  movs r3, #0
 8000fc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fc8:	e002      	b.n	8000fd0 <LoopCopyDataInit>

08000fca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fce:	3304      	adds	r3, #4

08000fd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fd4:	d3f9      	bcc.n	8000fca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001000 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fd8:	4c0a      	ldr	r4, [pc, #40]	@ (8001004 <LoopForever+0x16>)
  movs r3, #0
 8000fda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fdc:	e001      	b.n	8000fe2 <LoopFillZerobss>

08000fde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fe0:	3204      	adds	r2, #4

08000fe2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fe2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fe4:	d3fb      	bcc.n	8000fde <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000fe6:	f002 fd87 	bl	8003af8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000fea:	f7ff fcdd 	bl	80009a8 <main>

08000fee <LoopForever>:

LoopForever:
  b LoopForever
 8000fee:	e7fe      	b.n	8000fee <LoopForever>
  ldr   r0, =_estack
 8000ff0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000ff4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ff8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ffc:	0800483c 	.word	0x0800483c
  ldr r2, =_sbss
 8001000:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001004:	2000032c 	.word	0x2000032c

08001008 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001008:	e7fe      	b.n	8001008 <ADC1_COMP_IRQHandler>
	...

0800100c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	2200      	movs	r2, #0
 8001016:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001018:	4b0b      	ldr	r3, [pc, #44]	@ (8001048 <HAL_Init+0x3c>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <HAL_Init+0x3c>)
 800101e:	2180      	movs	r1, #128	@ 0x80
 8001020:	0049      	lsls	r1, r1, #1
 8001022:	430a      	orrs	r2, r1
 8001024:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001026:	2000      	movs	r0, #0
 8001028:	f000 f810 	bl	800104c <HAL_InitTick>
 800102c:	1e03      	subs	r3, r0, #0
 800102e:	d003      	beq.n	8001038 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	2201      	movs	r2, #1
 8001034:	701a      	strb	r2, [r3, #0]
 8001036:	e001      	b.n	800103c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001038:	f7ff fe18 	bl	8000c6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800103c:	1dfb      	adds	r3, r7, #7
 800103e:	781b      	ldrb	r3, [r3, #0]
}
 8001040:	0018      	movs	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	b002      	add	sp, #8
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40022000 	.word	0x40022000

0800104c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800104c:	b590      	push	{r4, r7, lr}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001054:	230f      	movs	r3, #15
 8001056:	18fb      	adds	r3, r7, r3
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800105c:	4b1d      	ldr	r3, [pc, #116]	@ (80010d4 <HAL_InitTick+0x88>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d02b      	beq.n	80010bc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001064:	4b1c      	ldr	r3, [pc, #112]	@ (80010d8 <HAL_InitTick+0x8c>)
 8001066:	681c      	ldr	r4, [r3, #0]
 8001068:	4b1a      	ldr	r3, [pc, #104]	@ (80010d4 <HAL_InitTick+0x88>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	0019      	movs	r1, r3
 800106e:	23fa      	movs	r3, #250	@ 0xfa
 8001070:	0098      	lsls	r0, r3, #2
 8001072:	f7ff f851 	bl	8000118 <__udivsi3>
 8001076:	0003      	movs	r3, r0
 8001078:	0019      	movs	r1, r3
 800107a:	0020      	movs	r0, r4
 800107c:	f7ff f84c 	bl	8000118 <__udivsi3>
 8001080:	0003      	movs	r3, r0
 8001082:	0018      	movs	r0, r3
 8001084:	f000 f929 	bl	80012da <HAL_SYSTICK_Config>
 8001088:	1e03      	subs	r3, r0, #0
 800108a:	d112      	bne.n	80010b2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b03      	cmp	r3, #3
 8001090:	d80a      	bhi.n	80010a8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001092:	6879      	ldr	r1, [r7, #4]
 8001094:	2301      	movs	r3, #1
 8001096:	425b      	negs	r3, r3
 8001098:	2200      	movs	r2, #0
 800109a:	0018      	movs	r0, r3
 800109c:	f000 f908 	bl	80012b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010a0:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <HAL_InitTick+0x90>)
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	e00d      	b.n	80010c4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80010a8:	230f      	movs	r3, #15
 80010aa:	18fb      	adds	r3, r7, r3
 80010ac:	2201      	movs	r2, #1
 80010ae:	701a      	strb	r2, [r3, #0]
 80010b0:	e008      	b.n	80010c4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010b2:	230f      	movs	r3, #15
 80010b4:	18fb      	adds	r3, r7, r3
 80010b6:	2201      	movs	r2, #1
 80010b8:	701a      	strb	r2, [r3, #0]
 80010ba:	e003      	b.n	80010c4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010bc:	230f      	movs	r3, #15
 80010be:	18fb      	adds	r3, r7, r3
 80010c0:	2201      	movs	r2, #1
 80010c2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80010c4:	230f      	movs	r3, #15
 80010c6:	18fb      	adds	r3, r7, r3
 80010c8:	781b      	ldrb	r3, [r3, #0]
}
 80010ca:	0018      	movs	r0, r3
 80010cc:	46bd      	mov	sp, r7
 80010ce:	b005      	add	sp, #20
 80010d0:	bd90      	pop	{r4, r7, pc}
 80010d2:	46c0      	nop			@ (mov r8, r8)
 80010d4:	20000008 	.word	0x20000008
 80010d8:	20000000 	.word	0x20000000
 80010dc:	20000004 	.word	0x20000004

080010e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010e4:	4b05      	ldr	r3, [pc, #20]	@ (80010fc <HAL_IncTick+0x1c>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	001a      	movs	r2, r3
 80010ea:	4b05      	ldr	r3, [pc, #20]	@ (8001100 <HAL_IncTick+0x20>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	18d2      	adds	r2, r2, r3
 80010f0:	4b03      	ldr	r3, [pc, #12]	@ (8001100 <HAL_IncTick+0x20>)
 80010f2:	601a      	str	r2, [r3, #0]
}
 80010f4:	46c0      	nop			@ (mov r8, r8)
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	46c0      	nop			@ (mov r8, r8)
 80010fc:	20000008 	.word	0x20000008
 8001100:	200001dc 	.word	0x200001dc

08001104 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  return uwTick;
 8001108:	4b02      	ldr	r3, [pc, #8]	@ (8001114 <HAL_GetTick+0x10>)
 800110a:	681b      	ldr	r3, [r3, #0]
}
 800110c:	0018      	movs	r0, r3
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	46c0      	nop			@ (mov r8, r8)
 8001114:	200001dc 	.word	0x200001dc

08001118 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001120:	f7ff fff0 	bl	8001104 <HAL_GetTick>
 8001124:	0003      	movs	r3, r0
 8001126:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	3301      	adds	r3, #1
 8001130:	d005      	beq.n	800113e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001132:	4b0a      	ldr	r3, [pc, #40]	@ (800115c <HAL_Delay+0x44>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	001a      	movs	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	189b      	adds	r3, r3, r2
 800113c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800113e:	46c0      	nop			@ (mov r8, r8)
 8001140:	f7ff ffe0 	bl	8001104 <HAL_GetTick>
 8001144:	0002      	movs	r2, r0
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	68fa      	ldr	r2, [r7, #12]
 800114c:	429a      	cmp	r2, r3
 800114e:	d8f7      	bhi.n	8001140 <HAL_Delay+0x28>
  {
  }
}
 8001150:	46c0      	nop			@ (mov r8, r8)
 8001152:	46c0      	nop			@ (mov r8, r8)
 8001154:	46bd      	mov	sp, r7
 8001156:	b004      	add	sp, #16
 8001158:	bd80      	pop	{r7, pc}
 800115a:	46c0      	nop			@ (mov r8, r8)
 800115c:	20000008 	.word	0x20000008

08001160 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001168:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a06      	ldr	r2, [pc, #24]	@ (8001188 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800116e:	4013      	ands	r3, r2
 8001170:	0019      	movs	r1, r3
 8001172:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	430a      	orrs	r2, r1
 8001178:	601a      	str	r2, [r3, #0]
}
 800117a:	46c0      	nop			@ (mov r8, r8)
 800117c:	46bd      	mov	sp, r7
 800117e:	b002      	add	sp, #8
 8001180:	bd80      	pop	{r7, pc}
 8001182:	46c0      	nop			@ (mov r8, r8)
 8001184:	40010000 	.word	0x40010000
 8001188:	fffff9ff 	.word	0xfffff9ff

0800118c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	0002      	movs	r2, r0
 8001194:	6039      	str	r1, [r7, #0]
 8001196:	1dfb      	adds	r3, r7, #7
 8001198:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800119a:	1dfb      	adds	r3, r7, #7
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b7f      	cmp	r3, #127	@ 0x7f
 80011a0:	d828      	bhi.n	80011f4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011a2:	4a2f      	ldr	r2, [pc, #188]	@ (8001260 <__NVIC_SetPriority+0xd4>)
 80011a4:	1dfb      	adds	r3, r7, #7
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b25b      	sxtb	r3, r3
 80011aa:	089b      	lsrs	r3, r3, #2
 80011ac:	33c0      	adds	r3, #192	@ 0xc0
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	589b      	ldr	r3, [r3, r2]
 80011b2:	1dfa      	adds	r2, r7, #7
 80011b4:	7812      	ldrb	r2, [r2, #0]
 80011b6:	0011      	movs	r1, r2
 80011b8:	2203      	movs	r2, #3
 80011ba:	400a      	ands	r2, r1
 80011bc:	00d2      	lsls	r2, r2, #3
 80011be:	21ff      	movs	r1, #255	@ 0xff
 80011c0:	4091      	lsls	r1, r2
 80011c2:	000a      	movs	r2, r1
 80011c4:	43d2      	mvns	r2, r2
 80011c6:	401a      	ands	r2, r3
 80011c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	019b      	lsls	r3, r3, #6
 80011ce:	22ff      	movs	r2, #255	@ 0xff
 80011d0:	401a      	ands	r2, r3
 80011d2:	1dfb      	adds	r3, r7, #7
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	0018      	movs	r0, r3
 80011d8:	2303      	movs	r3, #3
 80011da:	4003      	ands	r3, r0
 80011dc:	00db      	lsls	r3, r3, #3
 80011de:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011e0:	481f      	ldr	r0, [pc, #124]	@ (8001260 <__NVIC_SetPriority+0xd4>)
 80011e2:	1dfb      	adds	r3, r7, #7
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	b25b      	sxtb	r3, r3
 80011e8:	089b      	lsrs	r3, r3, #2
 80011ea:	430a      	orrs	r2, r1
 80011ec:	33c0      	adds	r3, #192	@ 0xc0
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011f2:	e031      	b.n	8001258 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001264 <__NVIC_SetPriority+0xd8>)
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	0019      	movs	r1, r3
 80011fc:	230f      	movs	r3, #15
 80011fe:	400b      	ands	r3, r1
 8001200:	3b08      	subs	r3, #8
 8001202:	089b      	lsrs	r3, r3, #2
 8001204:	3306      	adds	r3, #6
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	18d3      	adds	r3, r2, r3
 800120a:	3304      	adds	r3, #4
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	1dfa      	adds	r2, r7, #7
 8001210:	7812      	ldrb	r2, [r2, #0]
 8001212:	0011      	movs	r1, r2
 8001214:	2203      	movs	r2, #3
 8001216:	400a      	ands	r2, r1
 8001218:	00d2      	lsls	r2, r2, #3
 800121a:	21ff      	movs	r1, #255	@ 0xff
 800121c:	4091      	lsls	r1, r2
 800121e:	000a      	movs	r2, r1
 8001220:	43d2      	mvns	r2, r2
 8001222:	401a      	ands	r2, r3
 8001224:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	019b      	lsls	r3, r3, #6
 800122a:	22ff      	movs	r2, #255	@ 0xff
 800122c:	401a      	ands	r2, r3
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	0018      	movs	r0, r3
 8001234:	2303      	movs	r3, #3
 8001236:	4003      	ands	r3, r0
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800123c:	4809      	ldr	r0, [pc, #36]	@ (8001264 <__NVIC_SetPriority+0xd8>)
 800123e:	1dfb      	adds	r3, r7, #7
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	001c      	movs	r4, r3
 8001244:	230f      	movs	r3, #15
 8001246:	4023      	ands	r3, r4
 8001248:	3b08      	subs	r3, #8
 800124a:	089b      	lsrs	r3, r3, #2
 800124c:	430a      	orrs	r2, r1
 800124e:	3306      	adds	r3, #6
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	18c3      	adds	r3, r0, r3
 8001254:	3304      	adds	r3, #4
 8001256:	601a      	str	r2, [r3, #0]
}
 8001258:	46c0      	nop			@ (mov r8, r8)
 800125a:	46bd      	mov	sp, r7
 800125c:	b003      	add	sp, #12
 800125e:	bd90      	pop	{r4, r7, pc}
 8001260:	e000e100 	.word	0xe000e100
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	1e5a      	subs	r2, r3, #1
 8001274:	2380      	movs	r3, #128	@ 0x80
 8001276:	045b      	lsls	r3, r3, #17
 8001278:	429a      	cmp	r2, r3
 800127a:	d301      	bcc.n	8001280 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800127c:	2301      	movs	r3, #1
 800127e:	e010      	b.n	80012a2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001280:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <SysTick_Config+0x44>)
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	3a01      	subs	r2, #1
 8001286:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001288:	2301      	movs	r3, #1
 800128a:	425b      	negs	r3, r3
 800128c:	2103      	movs	r1, #3
 800128e:	0018      	movs	r0, r3
 8001290:	f7ff ff7c 	bl	800118c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001294:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <SysTick_Config+0x44>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800129a:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <SysTick_Config+0x44>)
 800129c:	2207      	movs	r2, #7
 800129e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	0018      	movs	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	e000e010 	.word	0xe000e010

080012b0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60b9      	str	r1, [r7, #8]
 80012b8:	607a      	str	r2, [r7, #4]
 80012ba:	210f      	movs	r1, #15
 80012bc:	187b      	adds	r3, r7, r1
 80012be:	1c02      	adds	r2, r0, #0
 80012c0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	187b      	adds	r3, r7, r1
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	b25b      	sxtb	r3, r3
 80012ca:	0011      	movs	r1, r2
 80012cc:	0018      	movs	r0, r3
 80012ce:	f7ff ff5d 	bl	800118c <__NVIC_SetPriority>
}
 80012d2:	46c0      	nop			@ (mov r8, r8)
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b004      	add	sp, #16
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	0018      	movs	r0, r3
 80012e6:	f7ff ffbf 	bl	8001268 <SysTick_Config>
 80012ea:	0003      	movs	r3, r0
}
 80012ec:	0018      	movs	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b002      	add	sp, #8
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001302:	e147      	b.n	8001594 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2101      	movs	r1, #1
 800130a:	697a      	ldr	r2, [r7, #20]
 800130c:	4091      	lsls	r1, r2
 800130e:	000a      	movs	r2, r1
 8001310:	4013      	ands	r3, r2
 8001312:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d100      	bne.n	800131c <HAL_GPIO_Init+0x28>
 800131a:	e138      	b.n	800158e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	2203      	movs	r2, #3
 8001322:	4013      	ands	r3, r2
 8001324:	2b01      	cmp	r3, #1
 8001326:	d005      	beq.n	8001334 <HAL_GPIO_Init+0x40>
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	2203      	movs	r2, #3
 800132e:	4013      	ands	r3, r2
 8001330:	2b02      	cmp	r3, #2
 8001332:	d130      	bne.n	8001396 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	2203      	movs	r2, #3
 8001340:	409a      	lsls	r2, r3
 8001342:	0013      	movs	r3, r2
 8001344:	43da      	mvns	r2, r3
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	4013      	ands	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	68da      	ldr	r2, [r3, #12]
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	409a      	lsls	r2, r3
 8001356:	0013      	movs	r3, r2
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	4313      	orrs	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800136a:	2201      	movs	r2, #1
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	409a      	lsls	r2, r3
 8001370:	0013      	movs	r3, r2
 8001372:	43da      	mvns	r2, r3
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	4013      	ands	r3, r2
 8001378:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	091b      	lsrs	r3, r3, #4
 8001380:	2201      	movs	r2, #1
 8001382:	401a      	ands	r2, r3
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	409a      	lsls	r2, r3
 8001388:	0013      	movs	r3, r2
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	4313      	orrs	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	2203      	movs	r2, #3
 800139c:	4013      	ands	r3, r2
 800139e:	2b03      	cmp	r3, #3
 80013a0:	d017      	beq.n	80013d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	68db      	ldr	r3, [r3, #12]
 80013a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	2203      	movs	r2, #3
 80013ae:	409a      	lsls	r2, r3
 80013b0:	0013      	movs	r3, r2
 80013b2:	43da      	mvns	r2, r3
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	4013      	ands	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	689a      	ldr	r2, [r3, #8]
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	409a      	lsls	r2, r3
 80013c4:	0013      	movs	r3, r2
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	2203      	movs	r2, #3
 80013d8:	4013      	ands	r3, r2
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d123      	bne.n	8001426 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	08da      	lsrs	r2, r3, #3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3208      	adds	r2, #8
 80013e6:	0092      	lsls	r2, r2, #2
 80013e8:	58d3      	ldr	r3, [r2, r3]
 80013ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	2207      	movs	r2, #7
 80013f0:	4013      	ands	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	220f      	movs	r2, #15
 80013f6:	409a      	lsls	r2, r3
 80013f8:	0013      	movs	r3, r2
 80013fa:	43da      	mvns	r2, r3
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	4013      	ands	r3, r2
 8001400:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	691a      	ldr	r2, [r3, #16]
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	2107      	movs	r1, #7
 800140a:	400b      	ands	r3, r1
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	409a      	lsls	r2, r3
 8001410:	0013      	movs	r3, r2
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	4313      	orrs	r3, r2
 8001416:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	08da      	lsrs	r2, r3, #3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	3208      	adds	r2, #8
 8001420:	0092      	lsls	r2, r2, #2
 8001422:	6939      	ldr	r1, [r7, #16]
 8001424:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	2203      	movs	r2, #3
 8001432:	409a      	lsls	r2, r3
 8001434:	0013      	movs	r3, r2
 8001436:	43da      	mvns	r2, r3
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	4013      	ands	r3, r2
 800143c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	2203      	movs	r2, #3
 8001444:	401a      	ands	r2, r3
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	409a      	lsls	r2, r3
 800144c:	0013      	movs	r3, r2
 800144e:	693a      	ldr	r2, [r7, #16]
 8001450:	4313      	orrs	r3, r2
 8001452:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685a      	ldr	r2, [r3, #4]
 800145e:	23c0      	movs	r3, #192	@ 0xc0
 8001460:	029b      	lsls	r3, r3, #10
 8001462:	4013      	ands	r3, r2
 8001464:	d100      	bne.n	8001468 <HAL_GPIO_Init+0x174>
 8001466:	e092      	b.n	800158e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001468:	4a50      	ldr	r2, [pc, #320]	@ (80015ac <HAL_GPIO_Init+0x2b8>)
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	089b      	lsrs	r3, r3, #2
 800146e:	3318      	adds	r3, #24
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	589b      	ldr	r3, [r3, r2]
 8001474:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	2203      	movs	r2, #3
 800147a:	4013      	ands	r3, r2
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	220f      	movs	r2, #15
 8001480:	409a      	lsls	r2, r3
 8001482:	0013      	movs	r3, r2
 8001484:	43da      	mvns	r2, r3
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	4013      	ands	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	23a0      	movs	r3, #160	@ 0xa0
 8001490:	05db      	lsls	r3, r3, #23
 8001492:	429a      	cmp	r2, r3
 8001494:	d013      	beq.n	80014be <HAL_GPIO_Init+0x1ca>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a45      	ldr	r2, [pc, #276]	@ (80015b0 <HAL_GPIO_Init+0x2bc>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d00d      	beq.n	80014ba <HAL_GPIO_Init+0x1c6>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a44      	ldr	r2, [pc, #272]	@ (80015b4 <HAL_GPIO_Init+0x2c0>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d007      	beq.n	80014b6 <HAL_GPIO_Init+0x1c2>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a43      	ldr	r2, [pc, #268]	@ (80015b8 <HAL_GPIO_Init+0x2c4>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d101      	bne.n	80014b2 <HAL_GPIO_Init+0x1be>
 80014ae:	2303      	movs	r3, #3
 80014b0:	e006      	b.n	80014c0 <HAL_GPIO_Init+0x1cc>
 80014b2:	2305      	movs	r3, #5
 80014b4:	e004      	b.n	80014c0 <HAL_GPIO_Init+0x1cc>
 80014b6:	2302      	movs	r3, #2
 80014b8:	e002      	b.n	80014c0 <HAL_GPIO_Init+0x1cc>
 80014ba:	2301      	movs	r3, #1
 80014bc:	e000      	b.n	80014c0 <HAL_GPIO_Init+0x1cc>
 80014be:	2300      	movs	r3, #0
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	2103      	movs	r1, #3
 80014c4:	400a      	ands	r2, r1
 80014c6:	00d2      	lsls	r2, r2, #3
 80014c8:	4093      	lsls	r3, r2
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80014d0:	4936      	ldr	r1, [pc, #216]	@ (80015ac <HAL_GPIO_Init+0x2b8>)
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	089b      	lsrs	r3, r3, #2
 80014d6:	3318      	adds	r3, #24
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80014de:	4b33      	ldr	r3, [pc, #204]	@ (80015ac <HAL_GPIO_Init+0x2b8>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	43da      	mvns	r2, r3
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	4013      	ands	r3, r2
 80014ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685a      	ldr	r2, [r3, #4]
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	035b      	lsls	r3, r3, #13
 80014f6:	4013      	ands	r3, r2
 80014f8:	d003      	beq.n	8001502 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	4313      	orrs	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001502:	4b2a      	ldr	r3, [pc, #168]	@ (80015ac <HAL_GPIO_Init+0x2b8>)
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001508:	4b28      	ldr	r3, [pc, #160]	@ (80015ac <HAL_GPIO_Init+0x2b8>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	43da      	mvns	r2, r3
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	4013      	ands	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	2380      	movs	r3, #128	@ 0x80
 800151e:	039b      	lsls	r3, r3, #14
 8001520:	4013      	ands	r3, r2
 8001522:	d003      	beq.n	800152c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	4313      	orrs	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800152c:	4b1f      	ldr	r3, [pc, #124]	@ (80015ac <HAL_GPIO_Init+0x2b8>)
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001532:	4a1e      	ldr	r2, [pc, #120]	@ (80015ac <HAL_GPIO_Init+0x2b8>)
 8001534:	2384      	movs	r3, #132	@ 0x84
 8001536:	58d3      	ldr	r3, [r2, r3]
 8001538:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	43da      	mvns	r2, r3
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	4013      	ands	r3, r2
 8001542:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685a      	ldr	r2, [r3, #4]
 8001548:	2380      	movs	r3, #128	@ 0x80
 800154a:	029b      	lsls	r3, r3, #10
 800154c:	4013      	ands	r3, r2
 800154e:	d003      	beq.n	8001558 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	4313      	orrs	r3, r2
 8001556:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001558:	4914      	ldr	r1, [pc, #80]	@ (80015ac <HAL_GPIO_Init+0x2b8>)
 800155a:	2284      	movs	r2, #132	@ 0x84
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001560:	4a12      	ldr	r2, [pc, #72]	@ (80015ac <HAL_GPIO_Init+0x2b8>)
 8001562:	2380      	movs	r3, #128	@ 0x80
 8001564:	58d3      	ldr	r3, [r2, r3]
 8001566:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	43da      	mvns	r2, r3
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	4013      	ands	r3, r2
 8001570:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	685a      	ldr	r2, [r3, #4]
 8001576:	2380      	movs	r3, #128	@ 0x80
 8001578:	025b      	lsls	r3, r3, #9
 800157a:	4013      	ands	r3, r2
 800157c:	d003      	beq.n	8001586 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4313      	orrs	r3, r2
 8001584:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001586:	4909      	ldr	r1, [pc, #36]	@ (80015ac <HAL_GPIO_Init+0x2b8>)
 8001588:	2280      	movs	r2, #128	@ 0x80
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	3301      	adds	r3, #1
 8001592:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	40da      	lsrs	r2, r3
 800159c:	1e13      	subs	r3, r2, #0
 800159e:	d000      	beq.n	80015a2 <HAL_GPIO_Init+0x2ae>
 80015a0:	e6b0      	b.n	8001304 <HAL_GPIO_Init+0x10>
  }
}
 80015a2:	46c0      	nop			@ (mov r8, r8)
 80015a4:	46c0      	nop			@ (mov r8, r8)
 80015a6:	46bd      	mov	sp, r7
 80015a8:	b006      	add	sp, #24
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40021800 	.word	0x40021800
 80015b0:	50000400 	.word	0x50000400
 80015b4:	50000800 	.word	0x50000800
 80015b8:	50000c00 	.word	0x50000c00

080015bc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80015ca:	e0b4      	b.n	8001736 <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80015cc:	2201      	movs	r2, #1
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	409a      	lsls	r2, r3
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	4013      	ands	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d100      	bne.n	80015e0 <HAL_GPIO_DeInit+0x24>
 80015de:	e0a7      	b.n	8001730 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 80015e0:	4a5a      	ldr	r2, [pc, #360]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	089b      	lsrs	r3, r3, #2
 80015e6:	3318      	adds	r3, #24
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	589b      	ldr	r3, [r3, r2]
 80015ec:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	2203      	movs	r2, #3
 80015f2:	4013      	ands	r3, r2
 80015f4:	00db      	lsls	r3, r3, #3
 80015f6:	220f      	movs	r2, #15
 80015f8:	409a      	lsls	r2, r3
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	4013      	ands	r3, r2
 80015fe:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	23a0      	movs	r3, #160	@ 0xa0
 8001604:	05db      	lsls	r3, r3, #23
 8001606:	429a      	cmp	r2, r3
 8001608:	d013      	beq.n	8001632 <HAL_GPIO_DeInit+0x76>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a50      	ldr	r2, [pc, #320]	@ (8001750 <HAL_GPIO_DeInit+0x194>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d00d      	beq.n	800162e <HAL_GPIO_DeInit+0x72>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a4f      	ldr	r2, [pc, #316]	@ (8001754 <HAL_GPIO_DeInit+0x198>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d007      	beq.n	800162a <HAL_GPIO_DeInit+0x6e>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a4e      	ldr	r2, [pc, #312]	@ (8001758 <HAL_GPIO_DeInit+0x19c>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d101      	bne.n	8001626 <HAL_GPIO_DeInit+0x6a>
 8001622:	2303      	movs	r3, #3
 8001624:	e006      	b.n	8001634 <HAL_GPIO_DeInit+0x78>
 8001626:	2305      	movs	r3, #5
 8001628:	e004      	b.n	8001634 <HAL_GPIO_DeInit+0x78>
 800162a:	2302      	movs	r3, #2
 800162c:	e002      	b.n	8001634 <HAL_GPIO_DeInit+0x78>
 800162e:	2301      	movs	r3, #1
 8001630:	e000      	b.n	8001634 <HAL_GPIO_DeInit+0x78>
 8001632:	2300      	movs	r3, #0
 8001634:	697a      	ldr	r2, [r7, #20]
 8001636:	2103      	movs	r1, #3
 8001638:	400a      	ands	r2, r1
 800163a:	00d2      	lsls	r2, r2, #3
 800163c:	4093      	lsls	r3, r2
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	429a      	cmp	r2, r3
 8001642:	d136      	bne.n	80016b2 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001644:	4a41      	ldr	r2, [pc, #260]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 8001646:	2380      	movs	r3, #128	@ 0x80
 8001648:	58d3      	ldr	r3, [r2, r3]
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	43d2      	mvns	r2, r2
 800164e:	493f      	ldr	r1, [pc, #252]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 8001650:	4013      	ands	r3, r2
 8001652:	2280      	movs	r2, #128	@ 0x80
 8001654:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8001656:	4a3d      	ldr	r2, [pc, #244]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 8001658:	2384      	movs	r3, #132	@ 0x84
 800165a:	58d3      	ldr	r3, [r2, r3]
 800165c:	693a      	ldr	r2, [r7, #16]
 800165e:	43d2      	mvns	r2, r2
 8001660:	493a      	ldr	r1, [pc, #232]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 8001662:	4013      	ands	r3, r2
 8001664:	2284      	movs	r2, #132	@ 0x84
 8001666:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8001668:	4b38      	ldr	r3, [pc, #224]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 800166a:	685a      	ldr	r2, [r3, #4]
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	43d9      	mvns	r1, r3
 8001670:	4b36      	ldr	r3, [pc, #216]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 8001672:	400a      	ands	r2, r1
 8001674:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001676:	4b35      	ldr	r3, [pc, #212]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	43d9      	mvns	r1, r3
 800167e:	4b33      	ldr	r3, [pc, #204]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 8001680:	400a      	ands	r2, r1
 8001682:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	2203      	movs	r2, #3
 8001688:	4013      	ands	r3, r2
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	220f      	movs	r2, #15
 800168e:	409a      	lsls	r2, r3
 8001690:	0013      	movs	r3, r2
 8001692:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8001694:	4a2d      	ldr	r2, [pc, #180]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	089b      	lsrs	r3, r3, #2
 800169a:	3318      	adds	r3, #24
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	589a      	ldr	r2, [r3, r2]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	43d9      	mvns	r1, r3
 80016a4:	4829      	ldr	r0, [pc, #164]	@ (800174c <HAL_GPIO_DeInit+0x190>)
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	089b      	lsrs	r3, r3, #2
 80016aa:	400a      	ands	r2, r1
 80016ac:	3318      	adds	r3, #24
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	2103      	movs	r1, #3
 80016bc:	4099      	lsls	r1, r3
 80016be:	000b      	movs	r3, r1
 80016c0:	431a      	orrs	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	08da      	lsrs	r2, r3, #3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	3208      	adds	r2, #8
 80016ce:	0092      	lsls	r2, r2, #2
 80016d0:	58d3      	ldr	r3, [r2, r3]
 80016d2:	697a      	ldr	r2, [r7, #20]
 80016d4:	2107      	movs	r1, #7
 80016d6:	400a      	ands	r2, r1
 80016d8:	0092      	lsls	r2, r2, #2
 80016da:	210f      	movs	r1, #15
 80016dc:	4091      	lsls	r1, r2
 80016de:	000a      	movs	r2, r1
 80016e0:	43d1      	mvns	r1, r2
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	08d2      	lsrs	r2, r2, #3
 80016e6:	4019      	ands	r1, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3208      	adds	r2, #8
 80016ec:	0092      	lsls	r2, r2, #2
 80016ee:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	0052      	lsls	r2, r2, #1
 80016f8:	2103      	movs	r1, #3
 80016fa:	4091      	lsls	r1, r2
 80016fc:	000a      	movs	r2, r1
 80016fe:	43d2      	mvns	r2, r2
 8001700:	401a      	ands	r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2101      	movs	r1, #1
 800170c:	697a      	ldr	r2, [r7, #20]
 800170e:	4091      	lsls	r1, r2
 8001710:	000a      	movs	r2, r1
 8001712:	43d2      	mvns	r2, r2
 8001714:	401a      	ands	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	697a      	ldr	r2, [r7, #20]
 8001720:	0052      	lsls	r2, r2, #1
 8001722:	2103      	movs	r1, #3
 8001724:	4091      	lsls	r1, r2
 8001726:	000a      	movs	r2, r1
 8001728:	43d2      	mvns	r2, r2
 800172a:	401a      	ands	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	3301      	adds	r3, #1
 8001734:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	40da      	lsrs	r2, r3
 800173c:	1e13      	subs	r3, r2, #0
 800173e:	d000      	beq.n	8001742 <HAL_GPIO_DeInit+0x186>
 8001740:	e744      	b.n	80015cc <HAL_GPIO_DeInit+0x10>
  }
}
 8001742:	46c0      	nop			@ (mov r8, r8)
 8001744:	46c0      	nop			@ (mov r8, r8)
 8001746:	46bd      	mov	sp, r7
 8001748:	b006      	add	sp, #24
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40021800 	.word	0x40021800
 8001750:	50000400 	.word	0x50000400
 8001754:	50000800 	.word	0x50000800
 8001758:	50000c00 	.word	0x50000c00

0800175c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001764:	4b19      	ldr	r3, [pc, #100]	@ (80017cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a19      	ldr	r2, [pc, #100]	@ (80017d0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800176a:	4013      	ands	r3, r2
 800176c:	0019      	movs	r1, r3
 800176e:	4b17      	ldr	r3, [pc, #92]	@ (80017cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	430a      	orrs	r2, r1
 8001774:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	2380      	movs	r3, #128	@ 0x80
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	429a      	cmp	r2, r3
 800177e:	d11f      	bne.n	80017c0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001780:	4b14      	ldr	r3, [pc, #80]	@ (80017d4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	0013      	movs	r3, r2
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	189b      	adds	r3, r3, r2
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	4912      	ldr	r1, [pc, #72]	@ (80017d8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800178e:	0018      	movs	r0, r3
 8001790:	f7fe fcc2 	bl	8000118 <__udivsi3>
 8001794:	0003      	movs	r3, r0
 8001796:	3301      	adds	r3, #1
 8001798:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800179a:	e008      	b.n	80017ae <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d003      	beq.n	80017aa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	3b01      	subs	r3, #1
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	e001      	b.n	80017ae <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e009      	b.n	80017c2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017ae:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80017b0:	695a      	ldr	r2, [r3, #20]
 80017b2:	2380      	movs	r3, #128	@ 0x80
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	401a      	ands	r2, r3
 80017b8:	2380      	movs	r3, #128	@ 0x80
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	429a      	cmp	r2, r3
 80017be:	d0ed      	beq.n	800179c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	0018      	movs	r0, r3
 80017c4:	46bd      	mov	sp, r7
 80017c6:	b004      	add	sp, #16
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	46c0      	nop			@ (mov r8, r8)
 80017cc:	40007000 	.word	0x40007000
 80017d0:	fffff9ff 	.word	0xfffff9ff
 80017d4:	20000000 	.word	0x20000000
 80017d8:	000f4240 	.word	0x000f4240

080017dc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80017e0:	4b03      	ldr	r3, [pc, #12]	@ (80017f0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	23e0      	movs	r3, #224	@ 0xe0
 80017e6:	01db      	lsls	r3, r3, #7
 80017e8:	4013      	ands	r3, r2
}
 80017ea:	0018      	movs	r0, r3
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40021000 	.word	0x40021000

080017f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b088      	sub	sp, #32
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d101      	bne.n	8001806 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e2fe      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2201      	movs	r2, #1
 800180c:	4013      	ands	r3, r2
 800180e:	d100      	bne.n	8001812 <HAL_RCC_OscConfig+0x1e>
 8001810:	e07c      	b.n	800190c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001812:	4bc3      	ldr	r3, [pc, #780]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	2238      	movs	r2, #56	@ 0x38
 8001818:	4013      	ands	r3, r2
 800181a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800181c:	4bc0      	ldr	r3, [pc, #768]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	2203      	movs	r2, #3
 8001822:	4013      	ands	r3, r2
 8001824:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	2b10      	cmp	r3, #16
 800182a:	d102      	bne.n	8001832 <HAL_RCC_OscConfig+0x3e>
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	2b03      	cmp	r3, #3
 8001830:	d002      	beq.n	8001838 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	2b08      	cmp	r3, #8
 8001836:	d10b      	bne.n	8001850 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001838:	4bb9      	ldr	r3, [pc, #740]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	2380      	movs	r3, #128	@ 0x80
 800183e:	029b      	lsls	r3, r3, #10
 8001840:	4013      	ands	r3, r2
 8001842:	d062      	beq.n	800190a <HAL_RCC_OscConfig+0x116>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d15e      	bne.n	800190a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e2d9      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685a      	ldr	r2, [r3, #4]
 8001854:	2380      	movs	r3, #128	@ 0x80
 8001856:	025b      	lsls	r3, r3, #9
 8001858:	429a      	cmp	r2, r3
 800185a:	d107      	bne.n	800186c <HAL_RCC_OscConfig+0x78>
 800185c:	4bb0      	ldr	r3, [pc, #704]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	4baf      	ldr	r3, [pc, #700]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001862:	2180      	movs	r1, #128	@ 0x80
 8001864:	0249      	lsls	r1, r1, #9
 8001866:	430a      	orrs	r2, r1
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	e020      	b.n	80018ae <HAL_RCC_OscConfig+0xba>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685a      	ldr	r2, [r3, #4]
 8001870:	23a0      	movs	r3, #160	@ 0xa0
 8001872:	02db      	lsls	r3, r3, #11
 8001874:	429a      	cmp	r2, r3
 8001876:	d10e      	bne.n	8001896 <HAL_RCC_OscConfig+0xa2>
 8001878:	4ba9      	ldr	r3, [pc, #676]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4ba8      	ldr	r3, [pc, #672]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 800187e:	2180      	movs	r1, #128	@ 0x80
 8001880:	02c9      	lsls	r1, r1, #11
 8001882:	430a      	orrs	r2, r1
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	4ba6      	ldr	r3, [pc, #664]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	4ba5      	ldr	r3, [pc, #660]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 800188c:	2180      	movs	r1, #128	@ 0x80
 800188e:	0249      	lsls	r1, r1, #9
 8001890:	430a      	orrs	r2, r1
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	e00b      	b.n	80018ae <HAL_RCC_OscConfig+0xba>
 8001896:	4ba2      	ldr	r3, [pc, #648]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	4ba1      	ldr	r3, [pc, #644]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 800189c:	49a1      	ldr	r1, [pc, #644]	@ (8001b24 <HAL_RCC_OscConfig+0x330>)
 800189e:	400a      	ands	r2, r1
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	4b9f      	ldr	r3, [pc, #636]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	4b9e      	ldr	r3, [pc, #632]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 80018a8:	499f      	ldr	r1, [pc, #636]	@ (8001b28 <HAL_RCC_OscConfig+0x334>)
 80018aa:	400a      	ands	r2, r1
 80018ac:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d014      	beq.n	80018e0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b6:	f7ff fc25 	bl	8001104 <HAL_GetTick>
 80018ba:	0003      	movs	r3, r0
 80018bc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018be:	e008      	b.n	80018d2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c0:	f7ff fc20 	bl	8001104 <HAL_GetTick>
 80018c4:	0002      	movs	r2, r0
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b64      	cmp	r3, #100	@ 0x64
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e298      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018d2:	4b93      	ldr	r3, [pc, #588]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	2380      	movs	r3, #128	@ 0x80
 80018d8:	029b      	lsls	r3, r3, #10
 80018da:	4013      	ands	r3, r2
 80018dc:	d0f0      	beq.n	80018c0 <HAL_RCC_OscConfig+0xcc>
 80018de:	e015      	b.n	800190c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e0:	f7ff fc10 	bl	8001104 <HAL_GetTick>
 80018e4:	0003      	movs	r3, r0
 80018e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018e8:	e008      	b.n	80018fc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ea:	f7ff fc0b 	bl	8001104 <HAL_GetTick>
 80018ee:	0002      	movs	r2, r0
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	2b64      	cmp	r3, #100	@ 0x64
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e283      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018fc:	4b88      	ldr	r3, [pc, #544]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	2380      	movs	r3, #128	@ 0x80
 8001902:	029b      	lsls	r3, r3, #10
 8001904:	4013      	ands	r3, r2
 8001906:	d1f0      	bne.n	80018ea <HAL_RCC_OscConfig+0xf6>
 8001908:	e000      	b.n	800190c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2202      	movs	r2, #2
 8001912:	4013      	ands	r3, r2
 8001914:	d100      	bne.n	8001918 <HAL_RCC_OscConfig+0x124>
 8001916:	e099      	b.n	8001a4c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001918:	4b81      	ldr	r3, [pc, #516]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	2238      	movs	r2, #56	@ 0x38
 800191e:	4013      	ands	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001922:	4b7f      	ldr	r3, [pc, #508]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	2203      	movs	r2, #3
 8001928:	4013      	ands	r3, r2
 800192a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	2b10      	cmp	r3, #16
 8001930:	d102      	bne.n	8001938 <HAL_RCC_OscConfig+0x144>
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	2b02      	cmp	r3, #2
 8001936:	d002      	beq.n	800193e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d135      	bne.n	80019aa <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800193e:	4b78      	ldr	r3, [pc, #480]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	2380      	movs	r3, #128	@ 0x80
 8001944:	00db      	lsls	r3, r3, #3
 8001946:	4013      	ands	r3, r2
 8001948:	d005      	beq.n	8001956 <HAL_RCC_OscConfig+0x162>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d101      	bne.n	8001956 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e256      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001956:	4b72      	ldr	r3, [pc, #456]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	4a74      	ldr	r2, [pc, #464]	@ (8001b2c <HAL_RCC_OscConfig+0x338>)
 800195c:	4013      	ands	r3, r2
 800195e:	0019      	movs	r1, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	695b      	ldr	r3, [r3, #20]
 8001964:	021a      	lsls	r2, r3, #8
 8001966:	4b6e      	ldr	r3, [pc, #440]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001968:	430a      	orrs	r2, r1
 800196a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d112      	bne.n	8001998 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001972:	4b6b      	ldr	r3, [pc, #428]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a6e      	ldr	r2, [pc, #440]	@ (8001b30 <HAL_RCC_OscConfig+0x33c>)
 8001978:	4013      	ands	r3, r2
 800197a:	0019      	movs	r1, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	691a      	ldr	r2, [r3, #16]
 8001980:	4b67      	ldr	r3, [pc, #412]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001982:	430a      	orrs	r2, r1
 8001984:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001986:	4b66      	ldr	r3, [pc, #408]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	0adb      	lsrs	r3, r3, #11
 800198c:	2207      	movs	r2, #7
 800198e:	4013      	ands	r3, r2
 8001990:	4a68      	ldr	r2, [pc, #416]	@ (8001b34 <HAL_RCC_OscConfig+0x340>)
 8001992:	40da      	lsrs	r2, r3
 8001994:	4b68      	ldr	r3, [pc, #416]	@ (8001b38 <HAL_RCC_OscConfig+0x344>)
 8001996:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001998:	4b68      	ldr	r3, [pc, #416]	@ (8001b3c <HAL_RCC_OscConfig+0x348>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	0018      	movs	r0, r3
 800199e:	f7ff fb55 	bl	800104c <HAL_InitTick>
 80019a2:	1e03      	subs	r3, r0, #0
 80019a4:	d051      	beq.n	8001a4a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e22c      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d030      	beq.n	8001a14 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80019b2:	4b5b      	ldr	r3, [pc, #364]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a5e      	ldr	r2, [pc, #376]	@ (8001b30 <HAL_RCC_OscConfig+0x33c>)
 80019b8:	4013      	ands	r3, r2
 80019ba:	0019      	movs	r1, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	691a      	ldr	r2, [r3, #16]
 80019c0:	4b57      	ldr	r3, [pc, #348]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 80019c2:	430a      	orrs	r2, r1
 80019c4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80019c6:	4b56      	ldr	r3, [pc, #344]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	4b55      	ldr	r3, [pc, #340]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 80019cc:	2180      	movs	r1, #128	@ 0x80
 80019ce:	0049      	lsls	r1, r1, #1
 80019d0:	430a      	orrs	r2, r1
 80019d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d4:	f7ff fb96 	bl	8001104 <HAL_GetTick>
 80019d8:	0003      	movs	r3, r0
 80019da:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019dc:	e008      	b.n	80019f0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019de:	f7ff fb91 	bl	8001104 <HAL_GetTick>
 80019e2:	0002      	movs	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d901      	bls.n	80019f0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80019ec:	2303      	movs	r3, #3
 80019ee:	e209      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019f0:	4b4b      	ldr	r3, [pc, #300]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	2380      	movs	r3, #128	@ 0x80
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	4013      	ands	r3, r2
 80019fa:	d0f0      	beq.n	80019de <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fc:	4b48      	ldr	r3, [pc, #288]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	4a4a      	ldr	r2, [pc, #296]	@ (8001b2c <HAL_RCC_OscConfig+0x338>)
 8001a02:	4013      	ands	r3, r2
 8001a04:	0019      	movs	r1, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	021a      	lsls	r2, r3, #8
 8001a0c:	4b44      	ldr	r3, [pc, #272]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	e01b      	b.n	8001a4c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001a14:	4b42      	ldr	r3, [pc, #264]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4b41      	ldr	r3, [pc, #260]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001a1a:	4949      	ldr	r1, [pc, #292]	@ (8001b40 <HAL_RCC_OscConfig+0x34c>)
 8001a1c:	400a      	ands	r2, r1
 8001a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a20:	f7ff fb70 	bl	8001104 <HAL_GetTick>
 8001a24:	0003      	movs	r3, r0
 8001a26:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a28:	e008      	b.n	8001a3c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a2a:	f7ff fb6b 	bl	8001104 <HAL_GetTick>
 8001a2e:	0002      	movs	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d901      	bls.n	8001a3c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e1e3      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a3c:	4b38      	ldr	r3, [pc, #224]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	2380      	movs	r3, #128	@ 0x80
 8001a42:	00db      	lsls	r3, r3, #3
 8001a44:	4013      	ands	r3, r2
 8001a46:	d1f0      	bne.n	8001a2a <HAL_RCC_OscConfig+0x236>
 8001a48:	e000      	b.n	8001a4c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a4a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2208      	movs	r2, #8
 8001a52:	4013      	ands	r3, r2
 8001a54:	d047      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a56:	4b32      	ldr	r3, [pc, #200]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	2238      	movs	r2, #56	@ 0x38
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	2b18      	cmp	r3, #24
 8001a60:	d10a      	bne.n	8001a78 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001a62:	4b2f      	ldr	r3, [pc, #188]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a66:	2202      	movs	r2, #2
 8001a68:	4013      	ands	r3, r2
 8001a6a:	d03c      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x2f2>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d138      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e1c5      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d019      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001a80:	4b27      	ldr	r3, [pc, #156]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001a82:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001a84:	4b26      	ldr	r3, [pc, #152]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001a86:	2101      	movs	r1, #1
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a8c:	f7ff fb3a 	bl	8001104 <HAL_GetTick>
 8001a90:	0003      	movs	r3, r0
 8001a92:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a94:	e008      	b.n	8001aa8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a96:	f7ff fb35 	bl	8001104 <HAL_GetTick>
 8001a9a:	0002      	movs	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e1ad      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001aaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aac:	2202      	movs	r2, #2
 8001aae:	4013      	ands	r3, r2
 8001ab0:	d0f1      	beq.n	8001a96 <HAL_RCC_OscConfig+0x2a2>
 8001ab2:	e018      	b.n	8001ae6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001ab6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001ab8:	4b19      	ldr	r3, [pc, #100]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001aba:	2101      	movs	r1, #1
 8001abc:	438a      	bics	r2, r1
 8001abe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac0:	f7ff fb20 	bl	8001104 <HAL_GetTick>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ac8:	e008      	b.n	8001adc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aca:	f7ff fb1b 	bl	8001104 <HAL_GetTick>
 8001ace:	0002      	movs	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e193      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001adc:	4b10      	ldr	r3, [pc, #64]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ae0:	2202      	movs	r2, #2
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	d1f1      	bne.n	8001aca <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2204      	movs	r2, #4
 8001aec:	4013      	ands	r3, r2
 8001aee:	d100      	bne.n	8001af2 <HAL_RCC_OscConfig+0x2fe>
 8001af0:	e0c6      	b.n	8001c80 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001af2:	231f      	movs	r3, #31
 8001af4:	18fb      	adds	r3, r7, r3
 8001af6:	2200      	movs	r2, #0
 8001af8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001afa:	4b09      	ldr	r3, [pc, #36]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	2238      	movs	r2, #56	@ 0x38
 8001b00:	4013      	ands	r3, r2
 8001b02:	2b20      	cmp	r3, #32
 8001b04:	d11e      	bne.n	8001b44 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001b06:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <HAL_RCC_OscConfig+0x32c>)
 8001b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	d100      	bne.n	8001b12 <HAL_RCC_OscConfig+0x31e>
 8001b10:	e0b6      	b.n	8001c80 <HAL_RCC_OscConfig+0x48c>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d000      	beq.n	8001b1c <HAL_RCC_OscConfig+0x328>
 8001b1a:	e0b1      	b.n	8001c80 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e171      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
 8001b20:	40021000 	.word	0x40021000
 8001b24:	fffeffff 	.word	0xfffeffff
 8001b28:	fffbffff 	.word	0xfffbffff
 8001b2c:	ffff80ff 	.word	0xffff80ff
 8001b30:	ffffc7ff 	.word	0xffffc7ff
 8001b34:	00f42400 	.word	0x00f42400
 8001b38:	20000000 	.word	0x20000000
 8001b3c:	20000004 	.word	0x20000004
 8001b40:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b44:	4bb1      	ldr	r3, [pc, #708]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001b46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b48:	2380      	movs	r3, #128	@ 0x80
 8001b4a:	055b      	lsls	r3, r3, #21
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d101      	bne.n	8001b54 <HAL_RCC_OscConfig+0x360>
 8001b50:	2301      	movs	r3, #1
 8001b52:	e000      	b.n	8001b56 <HAL_RCC_OscConfig+0x362>
 8001b54:	2300      	movs	r3, #0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d011      	beq.n	8001b7e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001b5a:	4bac      	ldr	r3, [pc, #688]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001b5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b5e:	4bab      	ldr	r3, [pc, #684]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001b60:	2180      	movs	r1, #128	@ 0x80
 8001b62:	0549      	lsls	r1, r1, #21
 8001b64:	430a      	orrs	r2, r1
 8001b66:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b68:	4ba8      	ldr	r3, [pc, #672]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001b6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b6c:	2380      	movs	r3, #128	@ 0x80
 8001b6e:	055b      	lsls	r3, r3, #21
 8001b70:	4013      	ands	r3, r2
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001b76:	231f      	movs	r3, #31
 8001b78:	18fb      	adds	r3, r7, r3
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b7e:	4ba4      	ldr	r3, [pc, #656]	@ (8001e10 <HAL_RCC_OscConfig+0x61c>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	2380      	movs	r3, #128	@ 0x80
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	4013      	ands	r3, r2
 8001b88:	d11a      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b8a:	4ba1      	ldr	r3, [pc, #644]	@ (8001e10 <HAL_RCC_OscConfig+0x61c>)
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	4ba0      	ldr	r3, [pc, #640]	@ (8001e10 <HAL_RCC_OscConfig+0x61c>)
 8001b90:	2180      	movs	r1, #128	@ 0x80
 8001b92:	0049      	lsls	r1, r1, #1
 8001b94:	430a      	orrs	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001b98:	f7ff fab4 	bl	8001104 <HAL_GetTick>
 8001b9c:	0003      	movs	r3, r0
 8001b9e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba2:	f7ff faaf 	bl	8001104 <HAL_GetTick>
 8001ba6:	0002      	movs	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e127      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bb4:	4b96      	ldr	r3, [pc, #600]	@ (8001e10 <HAL_RCC_OscConfig+0x61c>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	2380      	movs	r3, #128	@ 0x80
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	d0f0      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d106      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x3e2>
 8001bc8:	4b90      	ldr	r3, [pc, #576]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001bca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001bcc:	4b8f      	ldr	r3, [pc, #572]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001bce:	2101      	movs	r1, #1
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001bd4:	e01c      	b.n	8001c10 <HAL_RCC_OscConfig+0x41c>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	2b05      	cmp	r3, #5
 8001bdc:	d10c      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x404>
 8001bde:	4b8b      	ldr	r3, [pc, #556]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001be0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001be2:	4b8a      	ldr	r3, [pc, #552]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001be4:	2104      	movs	r1, #4
 8001be6:	430a      	orrs	r2, r1
 8001be8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001bea:	4b88      	ldr	r3, [pc, #544]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001bec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001bee:	4b87      	ldr	r3, [pc, #540]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001bf6:	e00b      	b.n	8001c10 <HAL_RCC_OscConfig+0x41c>
 8001bf8:	4b84      	ldr	r3, [pc, #528]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001bfa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001bfc:	4b83      	ldr	r3, [pc, #524]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001bfe:	2101      	movs	r1, #1
 8001c00:	438a      	bics	r2, r1
 8001c02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c04:	4b81      	ldr	r3, [pc, #516]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001c06:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c08:	4b80      	ldr	r3, [pc, #512]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001c0a:	2104      	movs	r1, #4
 8001c0c:	438a      	bics	r2, r1
 8001c0e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d014      	beq.n	8001c42 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c18:	f7ff fa74 	bl	8001104 <HAL_GetTick>
 8001c1c:	0003      	movs	r3, r0
 8001c1e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c20:	e009      	b.n	8001c36 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c22:	f7ff fa6f 	bl	8001104 <HAL_GetTick>
 8001c26:	0002      	movs	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	4a79      	ldr	r2, [pc, #484]	@ (8001e14 <HAL_RCC_OscConfig+0x620>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e0e6      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c36:	4b75      	ldr	r3, [pc, #468]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001c38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d0f0      	beq.n	8001c22 <HAL_RCC_OscConfig+0x42e>
 8001c40:	e013      	b.n	8001c6a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c42:	f7ff fa5f 	bl	8001104 <HAL_GetTick>
 8001c46:	0003      	movs	r3, r0
 8001c48:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c4a:	e009      	b.n	8001c60 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c4c:	f7ff fa5a 	bl	8001104 <HAL_GetTick>
 8001c50:	0002      	movs	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	4a6f      	ldr	r2, [pc, #444]	@ (8001e14 <HAL_RCC_OscConfig+0x620>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d901      	bls.n	8001c60 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	e0d1      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c60:	4b6a      	ldr	r3, [pc, #424]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c64:	2202      	movs	r2, #2
 8001c66:	4013      	ands	r3, r2
 8001c68:	d1f0      	bne.n	8001c4c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001c6a:	231f      	movs	r3, #31
 8001c6c:	18fb      	adds	r3, r7, r3
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d105      	bne.n	8001c80 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001c74:	4b65      	ldr	r3, [pc, #404]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001c76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c78:	4b64      	ldr	r3, [pc, #400]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001c7a:	4967      	ldr	r1, [pc, #412]	@ (8001e18 <HAL_RCC_OscConfig+0x624>)
 8001c7c:	400a      	ands	r2, r1
 8001c7e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	69db      	ldr	r3, [r3, #28]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d100      	bne.n	8001c8a <HAL_RCC_OscConfig+0x496>
 8001c88:	e0bb      	b.n	8001e02 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c8a:	4b60      	ldr	r3, [pc, #384]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	2238      	movs	r2, #56	@ 0x38
 8001c90:	4013      	ands	r3, r2
 8001c92:	2b10      	cmp	r3, #16
 8001c94:	d100      	bne.n	8001c98 <HAL_RCC_OscConfig+0x4a4>
 8001c96:	e07b      	b.n	8001d90 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	69db      	ldr	r3, [r3, #28]
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d156      	bne.n	8001d4e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ca0:	4b5a      	ldr	r3, [pc, #360]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4b59      	ldr	r3, [pc, #356]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001ca6:	495d      	ldr	r1, [pc, #372]	@ (8001e1c <HAL_RCC_OscConfig+0x628>)
 8001ca8:	400a      	ands	r2, r1
 8001caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cac:	f7ff fa2a 	bl	8001104 <HAL_GetTick>
 8001cb0:	0003      	movs	r3, r0
 8001cb2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb6:	f7ff fa25 	bl	8001104 <HAL_GetTick>
 8001cba:	0002      	movs	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e09d      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cc8:	4b50      	ldr	r3, [pc, #320]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	2380      	movs	r3, #128	@ 0x80
 8001cce:	049b      	lsls	r3, r3, #18
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d1f0      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cd4:	4b4d      	ldr	r3, [pc, #308]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	4a51      	ldr	r2, [pc, #324]	@ (8001e20 <HAL_RCC_OscConfig+0x62c>)
 8001cda:	4013      	ands	r3, r2
 8001cdc:	0019      	movs	r1, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a1a      	ldr	r2, [r3, #32]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cec:	021b      	lsls	r3, r3, #8
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d00:	431a      	orrs	r2, r3
 8001d02:	4b42      	ldr	r3, [pc, #264]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d04:	430a      	orrs	r2, r1
 8001d06:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d08:	4b40      	ldr	r3, [pc, #256]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4b3f      	ldr	r3, [pc, #252]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d0e:	2180      	movs	r1, #128	@ 0x80
 8001d10:	0449      	lsls	r1, r1, #17
 8001d12:	430a      	orrs	r2, r1
 8001d14:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001d16:	4b3d      	ldr	r3, [pc, #244]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d18:	68da      	ldr	r2, [r3, #12]
 8001d1a:	4b3c      	ldr	r3, [pc, #240]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d1c:	2180      	movs	r1, #128	@ 0x80
 8001d1e:	0549      	lsls	r1, r1, #21
 8001d20:	430a      	orrs	r2, r1
 8001d22:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d24:	f7ff f9ee 	bl	8001104 <HAL_GetTick>
 8001d28:	0003      	movs	r3, r0
 8001d2a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d2c:	e008      	b.n	8001d40 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d2e:	f7ff f9e9 	bl	8001104 <HAL_GetTick>
 8001d32:	0002      	movs	r2, r0
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e061      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d40:	4b32      	ldr	r3, [pc, #200]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	2380      	movs	r3, #128	@ 0x80
 8001d46:	049b      	lsls	r3, r3, #18
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d0f0      	beq.n	8001d2e <HAL_RCC_OscConfig+0x53a>
 8001d4c:	e059      	b.n	8001e02 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	4b2e      	ldr	r3, [pc, #184]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d54:	4931      	ldr	r1, [pc, #196]	@ (8001e1c <HAL_RCC_OscConfig+0x628>)
 8001d56:	400a      	ands	r2, r1
 8001d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5a:	f7ff f9d3 	bl	8001104 <HAL_GetTick>
 8001d5e:	0003      	movs	r3, r0
 8001d60:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d64:	f7ff f9ce 	bl	8001104 <HAL_GetTick>
 8001d68:	0002      	movs	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e046      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d76:	4b25      	ldr	r3, [pc, #148]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	2380      	movs	r3, #128	@ 0x80
 8001d7c:	049b      	lsls	r3, r3, #18
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d1f0      	bne.n	8001d64 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001d82:	4b22      	ldr	r3, [pc, #136]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d84:	68da      	ldr	r2, [r3, #12]
 8001d86:	4b21      	ldr	r3, [pc, #132]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d88:	4926      	ldr	r1, [pc, #152]	@ (8001e24 <HAL_RCC_OscConfig+0x630>)
 8001d8a:	400a      	ands	r2, r1
 8001d8c:	60da      	str	r2, [r3, #12]
 8001d8e:	e038      	b.n	8001e02 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	69db      	ldr	r3, [r3, #28]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d101      	bne.n	8001d9c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e033      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e0c <HAL_RCC_OscConfig+0x618>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	2203      	movs	r2, #3
 8001da6:	401a      	ands	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a1b      	ldr	r3, [r3, #32]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d126      	bne.n	8001dfe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	2270      	movs	r2, #112	@ 0x70
 8001db4:	401a      	ands	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d11f      	bne.n	8001dfe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dbe:	697a      	ldr	r2, [r7, #20]
 8001dc0:	23fe      	movs	r3, #254	@ 0xfe
 8001dc2:	01db      	lsls	r3, r3, #7
 8001dc4:	401a      	ands	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dca:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d116      	bne.n	8001dfe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001dd0:	697a      	ldr	r2, [r7, #20]
 8001dd2:	23f8      	movs	r3, #248	@ 0xf8
 8001dd4:	039b      	lsls	r3, r3, #14
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d10e      	bne.n	8001dfe <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	23e0      	movs	r3, #224	@ 0xe0
 8001de4:	051b      	lsls	r3, r3, #20
 8001de6:	401a      	ands	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d106      	bne.n	8001dfe <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	0f5b      	lsrs	r3, r3, #29
 8001df4:	075a      	lsls	r2, r3, #29
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d001      	beq.n	8001e02 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e000      	b.n	8001e04 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	0018      	movs	r0, r3
 8001e06:	46bd      	mov	sp, r7
 8001e08:	b008      	add	sp, #32
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	40007000 	.word	0x40007000
 8001e14:	00001388 	.word	0x00001388
 8001e18:	efffffff 	.word	0xefffffff
 8001e1c:	feffffff 	.word	0xfeffffff
 8001e20:	11c1808c 	.word	0x11c1808c
 8001e24:	eefefffc 	.word	0xeefefffc

08001e28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d101      	bne.n	8001e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e0e9      	b.n	8002010 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e3c:	4b76      	ldr	r3, [pc, #472]	@ (8002018 <HAL_RCC_ClockConfig+0x1f0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2207      	movs	r2, #7
 8001e42:	4013      	ands	r3, r2
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d91e      	bls.n	8001e88 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e4a:	4b73      	ldr	r3, [pc, #460]	@ (8002018 <HAL_RCC_ClockConfig+0x1f0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2207      	movs	r2, #7
 8001e50:	4393      	bics	r3, r2
 8001e52:	0019      	movs	r1, r3
 8001e54:	4b70      	ldr	r3, [pc, #448]	@ (8002018 <HAL_RCC_ClockConfig+0x1f0>)
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e5c:	f7ff f952 	bl	8001104 <HAL_GetTick>
 8001e60:	0003      	movs	r3, r0
 8001e62:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e64:	e009      	b.n	8001e7a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e66:	f7ff f94d 	bl	8001104 <HAL_GetTick>
 8001e6a:	0002      	movs	r2, r0
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	4a6a      	ldr	r2, [pc, #424]	@ (800201c <HAL_RCC_ClockConfig+0x1f4>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e0ca      	b.n	8002010 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e7a:	4b67      	ldr	r3, [pc, #412]	@ (8002018 <HAL_RCC_ClockConfig+0x1f0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2207      	movs	r2, #7
 8001e80:	4013      	ands	r3, r2
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d1ee      	bne.n	8001e66 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2202      	movs	r2, #2
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d015      	beq.n	8001ebe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2204      	movs	r2, #4
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d006      	beq.n	8001eaa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e9c:	4b60      	ldr	r3, [pc, #384]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	4b5f      	ldr	r3, [pc, #380]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001ea2:	21e0      	movs	r1, #224	@ 0xe0
 8001ea4:	01c9      	lsls	r1, r1, #7
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001eaa:	4b5d      	ldr	r3, [pc, #372]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	4a5d      	ldr	r2, [pc, #372]	@ (8002024 <HAL_RCC_ClockConfig+0x1fc>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	0019      	movs	r1, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689a      	ldr	r2, [r3, #8]
 8001eb8:	4b59      	ldr	r3, [pc, #356]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001eba:	430a      	orrs	r2, r1
 8001ebc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	d057      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d107      	bne.n	8001ee0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ed0:	4b53      	ldr	r3, [pc, #332]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	2380      	movs	r3, #128	@ 0x80
 8001ed6:	029b      	lsls	r3, r3, #10
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d12b      	bne.n	8001f34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e097      	b.n	8002010 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d107      	bne.n	8001ef8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ee8:	4b4d      	ldr	r3, [pc, #308]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	2380      	movs	r3, #128	@ 0x80
 8001eee:	049b      	lsls	r3, r3, #18
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d11f      	bne.n	8001f34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e08b      	b.n	8002010 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d107      	bne.n	8001f10 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f00:	4b47      	ldr	r3, [pc, #284]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	2380      	movs	r3, #128	@ 0x80
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d113      	bne.n	8001f34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e07f      	b.n	8002010 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	2b03      	cmp	r3, #3
 8001f16:	d106      	bne.n	8001f26 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f18:	4b41      	ldr	r3, [pc, #260]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001f1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f1c:	2202      	movs	r2, #2
 8001f1e:	4013      	ands	r3, r2
 8001f20:	d108      	bne.n	8001f34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e074      	b.n	8002010 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f26:	4b3e      	ldr	r3, [pc, #248]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	d101      	bne.n	8001f34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e06d      	b.n	8002010 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f34:	4b3a      	ldr	r3, [pc, #232]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	2207      	movs	r2, #7
 8001f3a:	4393      	bics	r3, r2
 8001f3c:	0019      	movs	r1, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	4b37      	ldr	r3, [pc, #220]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001f44:	430a      	orrs	r2, r1
 8001f46:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f48:	f7ff f8dc 	bl	8001104 <HAL_GetTick>
 8001f4c:	0003      	movs	r3, r0
 8001f4e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f50:	e009      	b.n	8001f66 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f52:	f7ff f8d7 	bl	8001104 <HAL_GetTick>
 8001f56:	0002      	movs	r2, r0
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	4a2f      	ldr	r2, [pc, #188]	@ (800201c <HAL_RCC_ClockConfig+0x1f4>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e054      	b.n	8002010 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f66:	4b2e      	ldr	r3, [pc, #184]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	2238      	movs	r2, #56	@ 0x38
 8001f6c:	401a      	ands	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d1ec      	bne.n	8001f52 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f78:	4b27      	ldr	r3, [pc, #156]	@ (8002018 <HAL_RCC_ClockConfig+0x1f0>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2207      	movs	r2, #7
 8001f7e:	4013      	ands	r3, r2
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d21e      	bcs.n	8001fc4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f86:	4b24      	ldr	r3, [pc, #144]	@ (8002018 <HAL_RCC_ClockConfig+0x1f0>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2207      	movs	r2, #7
 8001f8c:	4393      	bics	r3, r2
 8001f8e:	0019      	movs	r1, r3
 8001f90:	4b21      	ldr	r3, [pc, #132]	@ (8002018 <HAL_RCC_ClockConfig+0x1f0>)
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	430a      	orrs	r2, r1
 8001f96:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f98:	f7ff f8b4 	bl	8001104 <HAL_GetTick>
 8001f9c:	0003      	movs	r3, r0
 8001f9e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fa0:	e009      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa2:	f7ff f8af 	bl	8001104 <HAL_GetTick>
 8001fa6:	0002      	movs	r2, r0
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	4a1b      	ldr	r2, [pc, #108]	@ (800201c <HAL_RCC_ClockConfig+0x1f4>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e02c      	b.n	8002010 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fb6:	4b18      	ldr	r3, [pc, #96]	@ (8002018 <HAL_RCC_ClockConfig+0x1f0>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2207      	movs	r2, #7
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d1ee      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2204      	movs	r2, #4
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d009      	beq.n	8001fe2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001fce:	4b14      	ldr	r3, [pc, #80]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	4a15      	ldr	r2, [pc, #84]	@ (8002028 <HAL_RCC_ClockConfig+0x200>)
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	0019      	movs	r1, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	68da      	ldr	r2, [r3, #12]
 8001fdc:	4b10      	ldr	r3, [pc, #64]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001fe2:	f000 f829 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 8001fe6:	0001      	movs	r1, r0
 8001fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8002020 <HAL_RCC_ClockConfig+0x1f8>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	0a1b      	lsrs	r3, r3, #8
 8001fee:	220f      	movs	r2, #15
 8001ff0:	401a      	ands	r2, r3
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800202c <HAL_RCC_ClockConfig+0x204>)
 8001ff4:	0092      	lsls	r2, r2, #2
 8001ff6:	58d3      	ldr	r3, [r2, r3]
 8001ff8:	221f      	movs	r2, #31
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	000a      	movs	r2, r1
 8001ffe:	40da      	lsrs	r2, r3
 8002000:	4b0b      	ldr	r3, [pc, #44]	@ (8002030 <HAL_RCC_ClockConfig+0x208>)
 8002002:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002004:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <HAL_RCC_ClockConfig+0x20c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	0018      	movs	r0, r3
 800200a:	f7ff f81f 	bl	800104c <HAL_InitTick>
 800200e:	0003      	movs	r3, r0
}
 8002010:	0018      	movs	r0, r3
 8002012:	46bd      	mov	sp, r7
 8002014:	b004      	add	sp, #16
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40022000 	.word	0x40022000
 800201c:	00001388 	.word	0x00001388
 8002020:	40021000 	.word	0x40021000
 8002024:	fffff0ff 	.word	0xfffff0ff
 8002028:	ffff8fff 	.word	0xffff8fff
 800202c:	08004770 	.word	0x08004770
 8002030:	20000000 	.word	0x20000000
 8002034:	20000004 	.word	0x20000004

08002038 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800203e:	4b3c      	ldr	r3, [pc, #240]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	2238      	movs	r2, #56	@ 0x38
 8002044:	4013      	ands	r3, r2
 8002046:	d10f      	bne.n	8002068 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002048:	4b39      	ldr	r3, [pc, #228]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	0adb      	lsrs	r3, r3, #11
 800204e:	2207      	movs	r2, #7
 8002050:	4013      	ands	r3, r2
 8002052:	2201      	movs	r2, #1
 8002054:	409a      	lsls	r2, r3
 8002056:	0013      	movs	r3, r2
 8002058:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800205a:	6839      	ldr	r1, [r7, #0]
 800205c:	4835      	ldr	r0, [pc, #212]	@ (8002134 <HAL_RCC_GetSysClockFreq+0xfc>)
 800205e:	f7fe f85b 	bl	8000118 <__udivsi3>
 8002062:	0003      	movs	r3, r0
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	e05d      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002068:	4b31      	ldr	r3, [pc, #196]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	2238      	movs	r2, #56	@ 0x38
 800206e:	4013      	ands	r3, r2
 8002070:	2b08      	cmp	r3, #8
 8002072:	d102      	bne.n	800207a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002074:	4b30      	ldr	r3, [pc, #192]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x100>)
 8002076:	613b      	str	r3, [r7, #16]
 8002078:	e054      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800207a:	4b2d      	ldr	r3, [pc, #180]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	2238      	movs	r2, #56	@ 0x38
 8002080:	4013      	ands	r3, r2
 8002082:	2b10      	cmp	r3, #16
 8002084:	d138      	bne.n	80020f8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002086:	4b2a      	ldr	r3, [pc, #168]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	2203      	movs	r2, #3
 800208c:	4013      	ands	r3, r2
 800208e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002090:	4b27      	ldr	r3, [pc, #156]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	091b      	lsrs	r3, r3, #4
 8002096:	2207      	movs	r2, #7
 8002098:	4013      	ands	r3, r2
 800209a:	3301      	adds	r3, #1
 800209c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2b03      	cmp	r3, #3
 80020a2:	d10d      	bne.n	80020c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020a4:	68b9      	ldr	r1, [r7, #8]
 80020a6:	4824      	ldr	r0, [pc, #144]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x100>)
 80020a8:	f7fe f836 	bl	8000118 <__udivsi3>
 80020ac:	0003      	movs	r3, r0
 80020ae:	0019      	movs	r1, r3
 80020b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	0a1b      	lsrs	r3, r3, #8
 80020b6:	227f      	movs	r2, #127	@ 0x7f
 80020b8:	4013      	ands	r3, r2
 80020ba:	434b      	muls	r3, r1
 80020bc:	617b      	str	r3, [r7, #20]
        break;
 80020be:	e00d      	b.n	80020dc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80020c0:	68b9      	ldr	r1, [r7, #8]
 80020c2:	481c      	ldr	r0, [pc, #112]	@ (8002134 <HAL_RCC_GetSysClockFreq+0xfc>)
 80020c4:	f7fe f828 	bl	8000118 <__udivsi3>
 80020c8:	0003      	movs	r3, r0
 80020ca:	0019      	movs	r1, r3
 80020cc:	4b18      	ldr	r3, [pc, #96]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	0a1b      	lsrs	r3, r3, #8
 80020d2:	227f      	movs	r2, #127	@ 0x7f
 80020d4:	4013      	ands	r3, r2
 80020d6:	434b      	muls	r3, r1
 80020d8:	617b      	str	r3, [r7, #20]
        break;
 80020da:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80020dc:	4b14      	ldr	r3, [pc, #80]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	0f5b      	lsrs	r3, r3, #29
 80020e2:	2207      	movs	r2, #7
 80020e4:	4013      	ands	r3, r2
 80020e6:	3301      	adds	r3, #1
 80020e8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80020ea:	6879      	ldr	r1, [r7, #4]
 80020ec:	6978      	ldr	r0, [r7, #20]
 80020ee:	f7fe f813 	bl	8000118 <__udivsi3>
 80020f2:	0003      	movs	r3, r0
 80020f4:	613b      	str	r3, [r7, #16]
 80020f6:	e015      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80020f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	2238      	movs	r2, #56	@ 0x38
 80020fe:	4013      	ands	r3, r2
 8002100:	2b20      	cmp	r3, #32
 8002102:	d103      	bne.n	800210c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	021b      	lsls	r3, r3, #8
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	e00b      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800210c:	4b08      	ldr	r3, [pc, #32]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xf8>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	2238      	movs	r2, #56	@ 0x38
 8002112:	4013      	ands	r3, r2
 8002114:	2b18      	cmp	r3, #24
 8002116:	d103      	bne.n	8002120 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002118:	23fa      	movs	r3, #250	@ 0xfa
 800211a:	01db      	lsls	r3, r3, #7
 800211c:	613b      	str	r3, [r7, #16]
 800211e:	e001      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002124:	693b      	ldr	r3, [r7, #16]
}
 8002126:	0018      	movs	r0, r3
 8002128:	46bd      	mov	sp, r7
 800212a:	b006      	add	sp, #24
 800212c:	bd80      	pop	{r7, pc}
 800212e:	46c0      	nop			@ (mov r8, r8)
 8002130:	40021000 	.word	0x40021000
 8002134:	00f42400 	.word	0x00f42400
 8002138:	007a1200 	.word	0x007a1200

0800213c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002140:	4b02      	ldr	r3, [pc, #8]	@ (800214c <HAL_RCC_GetHCLKFreq+0x10>)
 8002142:	681b      	ldr	r3, [r3, #0]
}
 8002144:	0018      	movs	r0, r3
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	46c0      	nop			@ (mov r8, r8)
 800214c:	20000000 	.word	0x20000000

08002150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002150:	b5b0      	push	{r4, r5, r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002154:	f7ff fff2 	bl	800213c <HAL_RCC_GetHCLKFreq>
 8002158:	0004      	movs	r4, r0
 800215a:	f7ff fb3f 	bl	80017dc <LL_RCC_GetAPB1Prescaler>
 800215e:	0003      	movs	r3, r0
 8002160:	0b1a      	lsrs	r2, r3, #12
 8002162:	4b05      	ldr	r3, [pc, #20]	@ (8002178 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002164:	0092      	lsls	r2, r2, #2
 8002166:	58d3      	ldr	r3, [r2, r3]
 8002168:	221f      	movs	r2, #31
 800216a:	4013      	ands	r3, r2
 800216c:	40dc      	lsrs	r4, r3
 800216e:	0023      	movs	r3, r4
}
 8002170:	0018      	movs	r0, r3
 8002172:	46bd      	mov	sp, r7
 8002174:	bdb0      	pop	{r4, r5, r7, pc}
 8002176:	46c0      	nop			@ (mov r8, r8)
 8002178:	080047b0 	.word	0x080047b0

0800217c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002184:	2313      	movs	r3, #19
 8002186:	18fb      	adds	r3, r7, r3
 8002188:	2200      	movs	r2, #0
 800218a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800218c:	2312      	movs	r3, #18
 800218e:	18fb      	adds	r3, r7, r3
 8002190:	2200      	movs	r2, #0
 8002192:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	2380      	movs	r3, #128	@ 0x80
 800219a:	029b      	lsls	r3, r3, #10
 800219c:	4013      	ands	r3, r2
 800219e:	d100      	bne.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80021a0:	e0a3      	b.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021a2:	2011      	movs	r0, #17
 80021a4:	183b      	adds	r3, r7, r0
 80021a6:	2200      	movs	r2, #0
 80021a8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021aa:	4bc3      	ldr	r3, [pc, #780]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021ae:	2380      	movs	r3, #128	@ 0x80
 80021b0:	055b      	lsls	r3, r3, #21
 80021b2:	4013      	ands	r3, r2
 80021b4:	d110      	bne.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021b6:	4bc0      	ldr	r3, [pc, #768]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021ba:	4bbf      	ldr	r3, [pc, #764]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021bc:	2180      	movs	r1, #128	@ 0x80
 80021be:	0549      	lsls	r1, r1, #21
 80021c0:	430a      	orrs	r2, r1
 80021c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021c4:	4bbc      	ldr	r3, [pc, #752]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021c8:	2380      	movs	r3, #128	@ 0x80
 80021ca:	055b      	lsls	r3, r3, #21
 80021cc:	4013      	ands	r3, r2
 80021ce:	60bb      	str	r3, [r7, #8]
 80021d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021d2:	183b      	adds	r3, r7, r0
 80021d4:	2201      	movs	r2, #1
 80021d6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021d8:	4bb8      	ldr	r3, [pc, #736]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	4bb7      	ldr	r3, [pc, #732]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80021de:	2180      	movs	r1, #128	@ 0x80
 80021e0:	0049      	lsls	r1, r1, #1
 80021e2:	430a      	orrs	r2, r1
 80021e4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021e6:	f7fe ff8d 	bl	8001104 <HAL_GetTick>
 80021ea:	0003      	movs	r3, r0
 80021ec:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021ee:	e00b      	b.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021f0:	f7fe ff88 	bl	8001104 <HAL_GetTick>
 80021f4:	0002      	movs	r2, r0
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d904      	bls.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80021fe:	2313      	movs	r3, #19
 8002200:	18fb      	adds	r3, r7, r3
 8002202:	2203      	movs	r2, #3
 8002204:	701a      	strb	r2, [r3, #0]
        break;
 8002206:	e005      	b.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002208:	4bac      	ldr	r3, [pc, #688]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	2380      	movs	r3, #128	@ 0x80
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	4013      	ands	r3, r2
 8002212:	d0ed      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002214:	2313      	movs	r3, #19
 8002216:	18fb      	adds	r3, r7, r3
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d154      	bne.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800221e:	4ba6      	ldr	r3, [pc, #664]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002220:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002222:	23c0      	movs	r3, #192	@ 0xc0
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	4013      	ands	r3, r2
 8002228:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d019      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002234:	697a      	ldr	r2, [r7, #20]
 8002236:	429a      	cmp	r2, r3
 8002238:	d014      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800223a:	4b9f      	ldr	r3, [pc, #636]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800223c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800223e:	4aa0      	ldr	r2, [pc, #640]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002240:	4013      	ands	r3, r2
 8002242:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002244:	4b9c      	ldr	r3, [pc, #624]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002246:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002248:	4b9b      	ldr	r3, [pc, #620]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800224a:	2180      	movs	r1, #128	@ 0x80
 800224c:	0249      	lsls	r1, r1, #9
 800224e:	430a      	orrs	r2, r1
 8002250:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002252:	4b99      	ldr	r3, [pc, #612]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002254:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002256:	4b98      	ldr	r3, [pc, #608]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002258:	499a      	ldr	r1, [pc, #616]	@ (80024c4 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800225a:	400a      	ands	r2, r1
 800225c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800225e:	4b96      	ldr	r3, [pc, #600]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002260:	697a      	ldr	r2, [r7, #20]
 8002262:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	2201      	movs	r2, #1
 8002268:	4013      	ands	r3, r2
 800226a:	d016      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800226c:	f7fe ff4a 	bl	8001104 <HAL_GetTick>
 8002270:	0003      	movs	r3, r0
 8002272:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002274:	e00c      	b.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002276:	f7fe ff45 	bl	8001104 <HAL_GetTick>
 800227a:	0002      	movs	r2, r0
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	4a91      	ldr	r2, [pc, #580]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d904      	bls.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002286:	2313      	movs	r3, #19
 8002288:	18fb      	adds	r3, r7, r3
 800228a:	2203      	movs	r2, #3
 800228c:	701a      	strb	r2, [r3, #0]
            break;
 800228e:	e004      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002290:	4b89      	ldr	r3, [pc, #548]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002292:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002294:	2202      	movs	r2, #2
 8002296:	4013      	ands	r3, r2
 8002298:	d0ed      	beq.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800229a:	2313      	movs	r3, #19
 800229c:	18fb      	adds	r3, r7, r3
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d10a      	bne.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022a4:	4b84      	ldr	r3, [pc, #528]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a8:	4a85      	ldr	r2, [pc, #532]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	0019      	movs	r1, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022b2:	4b81      	ldr	r3, [pc, #516]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022b4:	430a      	orrs	r2, r1
 80022b6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022b8:	e00c      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022ba:	2312      	movs	r3, #18
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	2213      	movs	r2, #19
 80022c0:	18ba      	adds	r2, r7, r2
 80022c2:	7812      	ldrb	r2, [r2, #0]
 80022c4:	701a      	strb	r2, [r3, #0]
 80022c6:	e005      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022c8:	2312      	movs	r3, #18
 80022ca:	18fb      	adds	r3, r7, r3
 80022cc:	2213      	movs	r2, #19
 80022ce:	18ba      	adds	r2, r7, r2
 80022d0:	7812      	ldrb	r2, [r2, #0]
 80022d2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022d4:	2311      	movs	r3, #17
 80022d6:	18fb      	adds	r3, r7, r3
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d105      	bne.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022de:	4b76      	ldr	r3, [pc, #472]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80022e2:	4b75      	ldr	r3, [pc, #468]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022e4:	4979      	ldr	r1, [pc, #484]	@ (80024cc <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80022e6:	400a      	ands	r2, r1
 80022e8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2201      	movs	r2, #1
 80022f0:	4013      	ands	r3, r2
 80022f2:	d009      	beq.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022f4:	4b70      	ldr	r3, [pc, #448]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f8:	2203      	movs	r2, #3
 80022fa:	4393      	bics	r3, r2
 80022fc:	0019      	movs	r1, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685a      	ldr	r2, [r3, #4]
 8002302:	4b6d      	ldr	r3, [pc, #436]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002304:	430a      	orrs	r2, r1
 8002306:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2202      	movs	r2, #2
 800230e:	4013      	ands	r3, r2
 8002310:	d009      	beq.n	8002326 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002312:	4b69      	ldr	r3, [pc, #420]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002316:	220c      	movs	r2, #12
 8002318:	4393      	bics	r3, r2
 800231a:	0019      	movs	r1, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	4b65      	ldr	r3, [pc, #404]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002322:	430a      	orrs	r2, r1
 8002324:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2210      	movs	r2, #16
 800232c:	4013      	ands	r3, r2
 800232e:	d009      	beq.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002330:	4b61      	ldr	r3, [pc, #388]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002334:	4a66      	ldr	r2, [pc, #408]	@ (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002336:	4013      	ands	r3, r2
 8002338:	0019      	movs	r1, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	68da      	ldr	r2, [r3, #12]
 800233e:	4b5e      	ldr	r3, [pc, #376]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002340:	430a      	orrs	r2, r1
 8002342:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	2380      	movs	r3, #128	@ 0x80
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4013      	ands	r3, r2
 800234e:	d009      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002350:	4b59      	ldr	r3, [pc, #356]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002354:	4a5f      	ldr	r2, [pc, #380]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002356:	4013      	ands	r3, r2
 8002358:	0019      	movs	r1, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	699a      	ldr	r2, [r3, #24]
 800235e:	4b56      	ldr	r3, [pc, #344]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002360:	430a      	orrs	r2, r1
 8002362:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	2380      	movs	r3, #128	@ 0x80
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	4013      	ands	r3, r2
 800236e:	d009      	beq.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002370:	4b51      	ldr	r3, [pc, #324]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002374:	4a58      	ldr	r2, [pc, #352]	@ (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002376:	4013      	ands	r3, r2
 8002378:	0019      	movs	r1, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	69da      	ldr	r2, [r3, #28]
 800237e:	4b4e      	ldr	r3, [pc, #312]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002380:	430a      	orrs	r2, r1
 8002382:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2220      	movs	r2, #32
 800238a:	4013      	ands	r3, r2
 800238c:	d009      	beq.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800238e:	4b4a      	ldr	r3, [pc, #296]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002392:	4a52      	ldr	r2, [pc, #328]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002394:	4013      	ands	r3, r2
 8002396:	0019      	movs	r1, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	691a      	ldr	r2, [r3, #16]
 800239c:	4b46      	ldr	r3, [pc, #280]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800239e:	430a      	orrs	r2, r1
 80023a0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	2380      	movs	r3, #128	@ 0x80
 80023a8:	01db      	lsls	r3, r3, #7
 80023aa:	4013      	ands	r3, r2
 80023ac:	d015      	beq.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80023ae:	4b42      	ldr	r3, [pc, #264]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	0899      	lsrs	r1, r3, #2
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a1a      	ldr	r2, [r3, #32]
 80023ba:	4b3f      	ldr	r3, [pc, #252]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023bc:	430a      	orrs	r2, r1
 80023be:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6a1a      	ldr	r2, [r3, #32]
 80023c4:	2380      	movs	r3, #128	@ 0x80
 80023c6:	05db      	lsls	r3, r3, #23
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d106      	bne.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80023cc:	4b3a      	ldr	r3, [pc, #232]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023ce:	68da      	ldr	r2, [r3, #12]
 80023d0:	4b39      	ldr	r3, [pc, #228]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023d2:	2180      	movs	r1, #128	@ 0x80
 80023d4:	0249      	lsls	r1, r1, #9
 80023d6:	430a      	orrs	r2, r1
 80023d8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	2380      	movs	r3, #128	@ 0x80
 80023e0:	031b      	lsls	r3, r3, #12
 80023e2:	4013      	ands	r3, r2
 80023e4:	d009      	beq.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80023e6:	4b34      	ldr	r3, [pc, #208]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023ea:	2240      	movs	r2, #64	@ 0x40
 80023ec:	4393      	bics	r3, r2
 80023ee:	0019      	movs	r1, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023f4:	4b30      	ldr	r3, [pc, #192]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023f6:	430a      	orrs	r2, r1
 80023f8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	2380      	movs	r3, #128	@ 0x80
 8002400:	039b      	lsls	r3, r3, #14
 8002402:	4013      	ands	r3, r2
 8002404:	d016      	beq.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002406:	4b2c      	ldr	r3, [pc, #176]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800240a:	4a35      	ldr	r2, [pc, #212]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800240c:	4013      	ands	r3, r2
 800240e:	0019      	movs	r1, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002414:	4b28      	ldr	r3, [pc, #160]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002416:	430a      	orrs	r2, r1
 8002418:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800241e:	2380      	movs	r3, #128	@ 0x80
 8002420:	03db      	lsls	r3, r3, #15
 8002422:	429a      	cmp	r2, r3
 8002424:	d106      	bne.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002426:	4b24      	ldr	r3, [pc, #144]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002428:	68da      	ldr	r2, [r3, #12]
 800242a:	4b23      	ldr	r3, [pc, #140]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800242c:	2180      	movs	r1, #128	@ 0x80
 800242e:	0449      	lsls	r1, r1, #17
 8002430:	430a      	orrs	r2, r1
 8002432:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	2380      	movs	r3, #128	@ 0x80
 800243a:	03db      	lsls	r3, r3, #15
 800243c:	4013      	ands	r3, r2
 800243e:	d016      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002440:	4b1d      	ldr	r3, [pc, #116]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002444:	4a27      	ldr	r2, [pc, #156]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002446:	4013      	ands	r3, r2
 8002448:	0019      	movs	r1, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800244e:	4b1a      	ldr	r3, [pc, #104]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002450:	430a      	orrs	r2, r1
 8002452:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002458:	2380      	movs	r3, #128	@ 0x80
 800245a:	045b      	lsls	r3, r3, #17
 800245c:	429a      	cmp	r2, r3
 800245e:	d106      	bne.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002460:	4b15      	ldr	r3, [pc, #84]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	4b14      	ldr	r3, [pc, #80]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002466:	2180      	movs	r1, #128	@ 0x80
 8002468:	0449      	lsls	r1, r1, #17
 800246a:	430a      	orrs	r2, r1
 800246c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	2380      	movs	r3, #128	@ 0x80
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	4013      	ands	r3, r2
 8002478:	d016      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800247a:	4b0f      	ldr	r3, [pc, #60]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800247c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800247e:	4a1a      	ldr	r2, [pc, #104]	@ (80024e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002480:	4013      	ands	r3, r2
 8002482:	0019      	movs	r1, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	695a      	ldr	r2, [r3, #20]
 8002488:	4b0b      	ldr	r3, [pc, #44]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800248a:	430a      	orrs	r2, r1
 800248c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	695a      	ldr	r2, [r3, #20]
 8002492:	2380      	movs	r3, #128	@ 0x80
 8002494:	01db      	lsls	r3, r3, #7
 8002496:	429a      	cmp	r2, r3
 8002498:	d106      	bne.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800249a:	4b07      	ldr	r3, [pc, #28]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	4b06      	ldr	r3, [pc, #24]	@ (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024a0:	2180      	movs	r1, #128	@ 0x80
 80024a2:	0249      	lsls	r1, r1, #9
 80024a4:	430a      	orrs	r2, r1
 80024a6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80024a8:	2312      	movs	r3, #18
 80024aa:	18fb      	adds	r3, r7, r3
 80024ac:	781b      	ldrb	r3, [r3, #0]
}
 80024ae:	0018      	movs	r0, r3
 80024b0:	46bd      	mov	sp, r7
 80024b2:	b006      	add	sp, #24
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	46c0      	nop			@ (mov r8, r8)
 80024b8:	40021000 	.word	0x40021000
 80024bc:	40007000 	.word	0x40007000
 80024c0:	fffffcff 	.word	0xfffffcff
 80024c4:	fffeffff 	.word	0xfffeffff
 80024c8:	00001388 	.word	0x00001388
 80024cc:	efffffff 	.word	0xefffffff
 80024d0:	fffff3ff 	.word	0xfffff3ff
 80024d4:	fff3ffff 	.word	0xfff3ffff
 80024d8:	ffcfffff 	.word	0xffcfffff
 80024dc:	ffffcfff 	.word	0xffffcfff
 80024e0:	ffbfffff 	.word	0xffbfffff
 80024e4:	feffffff 	.word	0xfeffffff
 80024e8:	ffff3fff 	.word	0xffff3fff

080024ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e046      	b.n	800258c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2288      	movs	r2, #136	@ 0x88
 8002502:	589b      	ldr	r3, [r3, r2]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d107      	bne.n	8002518 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2284      	movs	r2, #132	@ 0x84
 800250c:	2100      	movs	r1, #0
 800250e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	0018      	movs	r0, r3
 8002514:	f7fe fbd2 	bl	8000cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2288      	movs	r2, #136	@ 0x88
 800251c:	2124      	movs	r1, #36	@ 0x24
 800251e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2101      	movs	r1, #1
 800252c:	438a      	bics	r2, r1
 800252e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	0018      	movs	r0, r3
 800253c:	f000 fd12 	bl	8002f64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	0018      	movs	r0, r3
 8002544:	f000 fa50 	bl	80029e8 <UART_SetConfig>
 8002548:	0003      	movs	r3, r0
 800254a:	2b01      	cmp	r3, #1
 800254c:	d101      	bne.n	8002552 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e01c      	b.n	800258c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	685a      	ldr	r2, [r3, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	490d      	ldr	r1, [pc, #52]	@ (8002594 <HAL_UART_Init+0xa8>)
 800255e:	400a      	ands	r2, r1
 8002560:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	212a      	movs	r1, #42	@ 0x2a
 800256e:	438a      	bics	r2, r1
 8002570:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2101      	movs	r1, #1
 800257e:	430a      	orrs	r2, r1
 8002580:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	0018      	movs	r0, r3
 8002586:	f000 fda1 	bl	80030cc <UART_CheckIdleState>
 800258a:	0003      	movs	r3, r0
}
 800258c:	0018      	movs	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	b002      	add	sp, #8
 8002592:	bd80      	pop	{r7, pc}
 8002594:	ffffb7ff 	.word	0xffffb7ff

08002598 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e04e      	b.n	8002648 <HAL_HalfDuplex_Init+0xb0>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2288      	movs	r2, #136	@ 0x88
 80025ae:	589b      	ldr	r3, [r3, r2]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d107      	bne.n	80025c4 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2284      	movs	r2, #132	@ 0x84
 80025b8:	2100      	movs	r1, #0
 80025ba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	0018      	movs	r0, r3
 80025c0:	f7fe fb7c 	bl	8000cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2288      	movs	r2, #136	@ 0x88
 80025c8:	2124      	movs	r1, #36	@ 0x24
 80025ca:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2101      	movs	r1, #1
 80025d8:	438a      	bics	r2, r1
 80025da:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d003      	beq.n	80025ec <HAL_HalfDuplex_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	0018      	movs	r0, r3
 80025e8:	f000 fcbc 	bl	8002f64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	0018      	movs	r0, r3
 80025f0:	f000 f9fa 	bl	80029e8 <UART_SetConfig>
 80025f4:	0003      	movs	r3, r0
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d101      	bne.n	80025fe <HAL_HalfDuplex_Init+0x66>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e024      	b.n	8002648 <HAL_HalfDuplex_Init+0xb0>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4911      	ldr	r1, [pc, #68]	@ (8002650 <HAL_HalfDuplex_Init+0xb8>)
 800260a:	400a      	ands	r2, r1
 800260c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	689a      	ldr	r2, [r3, #8]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2122      	movs	r1, #34	@ 0x22
 800261a:	438a      	bics	r2, r1
 800261c:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2108      	movs	r1, #8
 800262a:	430a      	orrs	r2, r1
 800262c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2101      	movs	r1, #1
 800263a:	430a      	orrs	r2, r1
 800263c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	0018      	movs	r0, r3
 8002642:	f000 fd43 	bl	80030cc <UART_CheckIdleState>
 8002646:	0003      	movs	r3, r0
}
 8002648:	0018      	movs	r0, r3
 800264a:	46bd      	mov	sp, r7
 800264c:	b002      	add	sp, #8
 800264e:	bd80      	pop	{r7, pc}
 8002650:	ffffb7ff 	.word	0xffffb7ff

08002654 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e032      	b.n	80026cc <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2288      	movs	r2, #136	@ 0x88
 800266a:	2124      	movs	r1, #36	@ 0x24
 800266c:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2101      	movs	r1, #1
 800267a:	438a      	bics	r2, r1
 800267c:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2200      	movs	r2, #0
 800268c:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2200      	movs	r2, #0
 8002694:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	0018      	movs	r0, r3
 800269a:	f7fe fbb9 	bl	8000e10 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2290      	movs	r2, #144	@ 0x90
 80026a2:	2100      	movs	r1, #0
 80026a4:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2288      	movs	r2, #136	@ 0x88
 80026aa:	2100      	movs	r1, #0
 80026ac:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	228c      	movs	r2, #140	@ 0x8c
 80026b2:	2100      	movs	r1, #0
 80026b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2284      	movs	r2, #132	@ 0x84
 80026c6:	2100      	movs	r1, #0
 80026c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	0018      	movs	r0, r3
 80026ce:	46bd      	mov	sp, r7
 80026d0:	b002      	add	sp, #8
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b08a      	sub	sp, #40	@ 0x28
 80026d8:	af02      	add	r7, sp, #8
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	603b      	str	r3, [r7, #0]
 80026e0:	1dbb      	adds	r3, r7, #6
 80026e2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2288      	movs	r2, #136	@ 0x88
 80026e8:	589b      	ldr	r3, [r3, r2]
 80026ea:	2b20      	cmp	r3, #32
 80026ec:	d000      	beq.n	80026f0 <HAL_UART_Transmit+0x1c>
 80026ee:	e090      	b.n	8002812 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_UART_Transmit+0x2a>
 80026f6:	1dbb      	adds	r3, r7, #6
 80026f8:	881b      	ldrh	r3, [r3, #0]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e088      	b.n	8002814 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	2380      	movs	r3, #128	@ 0x80
 8002708:	015b      	lsls	r3, r3, #5
 800270a:	429a      	cmp	r2, r3
 800270c:	d109      	bne.n	8002722 <HAL_UART_Transmit+0x4e>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d105      	bne.n	8002722 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	2201      	movs	r2, #1
 800271a:	4013      	ands	r3, r2
 800271c:	d001      	beq.n	8002722 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e078      	b.n	8002814 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2290      	movs	r2, #144	@ 0x90
 8002726:	2100      	movs	r1, #0
 8002728:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2288      	movs	r2, #136	@ 0x88
 800272e:	2121      	movs	r1, #33	@ 0x21
 8002730:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002732:	f7fe fce7 	bl	8001104 <HAL_GetTick>
 8002736:	0003      	movs	r3, r0
 8002738:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	1dba      	adds	r2, r7, #6
 800273e:	2154      	movs	r1, #84	@ 0x54
 8002740:	8812      	ldrh	r2, [r2, #0]
 8002742:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	1dba      	adds	r2, r7, #6
 8002748:	2156      	movs	r1, #86	@ 0x56
 800274a:	8812      	ldrh	r2, [r2, #0]
 800274c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	2380      	movs	r3, #128	@ 0x80
 8002754:	015b      	lsls	r3, r3, #5
 8002756:	429a      	cmp	r2, r3
 8002758:	d108      	bne.n	800276c <HAL_UART_Transmit+0x98>
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d104      	bne.n	800276c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002762:	2300      	movs	r3, #0
 8002764:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	61bb      	str	r3, [r7, #24]
 800276a:	e003      	b.n	8002774 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002770:	2300      	movs	r3, #0
 8002772:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002774:	e030      	b.n	80027d8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	0013      	movs	r3, r2
 8002780:	2200      	movs	r2, #0
 8002782:	2180      	movs	r1, #128	@ 0x80
 8002784:	f000 fd4c 	bl	8003220 <UART_WaitOnFlagUntilTimeout>
 8002788:	1e03      	subs	r3, r0, #0
 800278a:	d005      	beq.n	8002798 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2288      	movs	r2, #136	@ 0x88
 8002790:	2120      	movs	r1, #32
 8002792:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e03d      	b.n	8002814 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10b      	bne.n	80027b6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	001a      	movs	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	05d2      	lsls	r2, r2, #23
 80027aa:	0dd2      	lsrs	r2, r2, #23
 80027ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	3302      	adds	r3, #2
 80027b2:	61bb      	str	r3, [r7, #24]
 80027b4:	e007      	b.n	80027c6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	781a      	ldrb	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	3301      	adds	r3, #1
 80027c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2256      	movs	r2, #86	@ 0x56
 80027ca:	5a9b      	ldrh	r3, [r3, r2]
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	3b01      	subs	r3, #1
 80027d0:	b299      	uxth	r1, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2256      	movs	r2, #86	@ 0x56
 80027d6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2256      	movs	r2, #86	@ 0x56
 80027dc:	5a9b      	ldrh	r3, [r3, r2]
 80027de:	b29b      	uxth	r3, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1c8      	bne.n	8002776 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	0013      	movs	r3, r2
 80027ee:	2200      	movs	r2, #0
 80027f0:	2140      	movs	r1, #64	@ 0x40
 80027f2:	f000 fd15 	bl	8003220 <UART_WaitOnFlagUntilTimeout>
 80027f6:	1e03      	subs	r3, r0, #0
 80027f8:	d005      	beq.n	8002806 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2288      	movs	r2, #136	@ 0x88
 80027fe:	2120      	movs	r1, #32
 8002800:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e006      	b.n	8002814 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2288      	movs	r2, #136	@ 0x88
 800280a:	2120      	movs	r1, #32
 800280c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800280e:	2300      	movs	r3, #0
 8002810:	e000      	b.n	8002814 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002812:	2302      	movs	r3, #2
  }
}
 8002814:	0018      	movs	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	b008      	add	sp, #32
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08a      	sub	sp, #40	@ 0x28
 8002820:	af02      	add	r7, sp, #8
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	1dbb      	adds	r3, r7, #6
 800282a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	228c      	movs	r2, #140	@ 0x8c
 8002830:	589b      	ldr	r3, [r3, r2]
 8002832:	2b20      	cmp	r3, #32
 8002834:	d000      	beq.n	8002838 <HAL_UART_Receive+0x1c>
 8002836:	e0d0      	b.n	80029da <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_UART_Receive+0x2a>
 800283e:	1dbb      	adds	r3, r7, #6
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e0c8      	b.n	80029dc <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	689a      	ldr	r2, [r3, #8]
 800284e:	2380      	movs	r3, #128	@ 0x80
 8002850:	015b      	lsls	r3, r3, #5
 8002852:	429a      	cmp	r2, r3
 8002854:	d109      	bne.n	800286a <HAL_UART_Receive+0x4e>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d105      	bne.n	800286a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	2201      	movs	r2, #1
 8002862:	4013      	ands	r3, r2
 8002864:	d001      	beq.n	800286a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e0b8      	b.n	80029dc <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2290      	movs	r2, #144	@ 0x90
 800286e:	2100      	movs	r1, #0
 8002870:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	228c      	movs	r2, #140	@ 0x8c
 8002876:	2122      	movs	r1, #34	@ 0x22
 8002878:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002880:	f7fe fc40 	bl	8001104 <HAL_GetTick>
 8002884:	0003      	movs	r3, r0
 8002886:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	1dba      	adds	r2, r7, #6
 800288c:	215c      	movs	r1, #92	@ 0x5c
 800288e:	8812      	ldrh	r2, [r2, #0]
 8002890:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	1dba      	adds	r2, r7, #6
 8002896:	215e      	movs	r1, #94	@ 0x5e
 8002898:	8812      	ldrh	r2, [r2, #0]
 800289a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	2380      	movs	r3, #128	@ 0x80
 80028a2:	015b      	lsls	r3, r3, #5
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d10d      	bne.n	80028c4 <HAL_UART_Receive+0xa8>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d104      	bne.n	80028ba <HAL_UART_Receive+0x9e>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2260      	movs	r2, #96	@ 0x60
 80028b4:	494b      	ldr	r1, [pc, #300]	@ (80029e4 <HAL_UART_Receive+0x1c8>)
 80028b6:	5299      	strh	r1, [r3, r2]
 80028b8:	e02e      	b.n	8002918 <HAL_UART_Receive+0xfc>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2260      	movs	r2, #96	@ 0x60
 80028be:	21ff      	movs	r1, #255	@ 0xff
 80028c0:	5299      	strh	r1, [r3, r2]
 80028c2:	e029      	b.n	8002918 <HAL_UART_Receive+0xfc>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10d      	bne.n	80028e8 <HAL_UART_Receive+0xcc>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d104      	bne.n	80028de <HAL_UART_Receive+0xc2>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2260      	movs	r2, #96	@ 0x60
 80028d8:	21ff      	movs	r1, #255	@ 0xff
 80028da:	5299      	strh	r1, [r3, r2]
 80028dc:	e01c      	b.n	8002918 <HAL_UART_Receive+0xfc>
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2260      	movs	r2, #96	@ 0x60
 80028e2:	217f      	movs	r1, #127	@ 0x7f
 80028e4:	5299      	strh	r1, [r3, r2]
 80028e6:	e017      	b.n	8002918 <HAL_UART_Receive+0xfc>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	2380      	movs	r3, #128	@ 0x80
 80028ee:	055b      	lsls	r3, r3, #21
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d10d      	bne.n	8002910 <HAL_UART_Receive+0xf4>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d104      	bne.n	8002906 <HAL_UART_Receive+0xea>
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2260      	movs	r2, #96	@ 0x60
 8002900:	217f      	movs	r1, #127	@ 0x7f
 8002902:	5299      	strh	r1, [r3, r2]
 8002904:	e008      	b.n	8002918 <HAL_UART_Receive+0xfc>
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2260      	movs	r2, #96	@ 0x60
 800290a:	213f      	movs	r1, #63	@ 0x3f
 800290c:	5299      	strh	r1, [r3, r2]
 800290e:	e003      	b.n	8002918 <HAL_UART_Receive+0xfc>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2260      	movs	r2, #96	@ 0x60
 8002914:	2100      	movs	r1, #0
 8002916:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002918:	2312      	movs	r3, #18
 800291a:	18fb      	adds	r3, r7, r3
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	2160      	movs	r1, #96	@ 0x60
 8002920:	5a52      	ldrh	r2, [r2, r1]
 8002922:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	2380      	movs	r3, #128	@ 0x80
 800292a:	015b      	lsls	r3, r3, #5
 800292c:	429a      	cmp	r2, r3
 800292e:	d108      	bne.n	8002942 <HAL_UART_Receive+0x126>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d104      	bne.n	8002942 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8002938:	2300      	movs	r3, #0
 800293a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	61bb      	str	r3, [r7, #24]
 8002940:	e003      	b.n	800294a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002946:	2300      	movs	r3, #0
 8002948:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800294a:	e03a      	b.n	80029c2 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	68f8      	ldr	r0, [r7, #12]
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	0013      	movs	r3, r2
 8002956:	2200      	movs	r2, #0
 8002958:	2120      	movs	r1, #32
 800295a:	f000 fc61 	bl	8003220 <UART_WaitOnFlagUntilTimeout>
 800295e:	1e03      	subs	r3, r0, #0
 8002960:	d005      	beq.n	800296e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	228c      	movs	r2, #140	@ 0x8c
 8002966:	2120      	movs	r1, #32
 8002968:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e036      	b.n	80029dc <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10e      	bne.n	8002992 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297a:	b29b      	uxth	r3, r3
 800297c:	2212      	movs	r2, #18
 800297e:	18ba      	adds	r2, r7, r2
 8002980:	8812      	ldrh	r2, [r2, #0]
 8002982:	4013      	ands	r3, r2
 8002984:	b29a      	uxth	r2, r3
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	3302      	adds	r3, #2
 800298e:	61bb      	str	r3, [r7, #24]
 8002990:	e00e      	b.n	80029b0 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2212      	movs	r2, #18
 800299c:	18ba      	adds	r2, r7, r2
 800299e:	8812      	ldrh	r2, [r2, #0]
 80029a0:	b2d2      	uxtb	r2, r2
 80029a2:	4013      	ands	r3, r2
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	3301      	adds	r3, #1
 80029ae:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	225e      	movs	r2, #94	@ 0x5e
 80029b4:	5a9b      	ldrh	r3, [r3, r2]
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	3b01      	subs	r3, #1
 80029ba:	b299      	uxth	r1, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	225e      	movs	r2, #94	@ 0x5e
 80029c0:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	225e      	movs	r2, #94	@ 0x5e
 80029c6:	5a9b      	ldrh	r3, [r3, r2]
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d1be      	bne.n	800294c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	228c      	movs	r2, #140	@ 0x8c
 80029d2:	2120      	movs	r1, #32
 80029d4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80029d6:	2300      	movs	r3, #0
 80029d8:	e000      	b.n	80029dc <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80029da:	2302      	movs	r3, #2
  }
}
 80029dc:	0018      	movs	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	b008      	add	sp, #32
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	000001ff 	.word	0x000001ff

080029e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029e8:	b5b0      	push	{r4, r5, r7, lr}
 80029ea:	b090      	sub	sp, #64	@ 0x40
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029f0:	231a      	movs	r3, #26
 80029f2:	2220      	movs	r2, #32
 80029f4:	189b      	adds	r3, r3, r2
 80029f6:	19db      	adds	r3, r3, r7
 80029f8:	2200      	movs	r2, #0
 80029fa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fe:	689a      	ldr	r2, [r3, #8]
 8002a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	431a      	orrs	r2, r3
 8002a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	431a      	orrs	r2, r3
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0e:	69db      	ldr	r3, [r3, #28]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4aaf      	ldr	r2, [pc, #700]	@ (8002cd8 <UART_SetConfig+0x2f0>)
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	0019      	movs	r1, r3
 8002a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a26:	430b      	orrs	r3, r1
 8002a28:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4aaa      	ldr	r2, [pc, #680]	@ (8002cdc <UART_SetConfig+0x2f4>)
 8002a32:	4013      	ands	r3, r2
 8002a34:	0018      	movs	r0, r3
 8002a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a38:	68d9      	ldr	r1, [r3, #12]
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	0003      	movs	r3, r0
 8002a40:	430b      	orrs	r3, r1
 8002a42:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a46:	699b      	ldr	r3, [r3, #24]
 8002a48:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4aa4      	ldr	r2, [pc, #656]	@ (8002ce0 <UART_SetConfig+0x2f8>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d004      	beq.n	8002a5e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	4a9f      	ldr	r2, [pc, #636]	@ (8002ce4 <UART_SetConfig+0x2fc>)
 8002a66:	4013      	ands	r3, r2
 8002a68:	0019      	movs	r1, r3
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a70:	430b      	orrs	r3, r1
 8002a72:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7a:	220f      	movs	r2, #15
 8002a7c:	4393      	bics	r3, r2
 8002a7e:	0018      	movs	r0, r3
 8002a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a82:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	0003      	movs	r3, r0
 8002a8a:	430b      	orrs	r3, r1
 8002a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a95      	ldr	r2, [pc, #596]	@ (8002ce8 <UART_SetConfig+0x300>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d131      	bne.n	8002afc <UART_SetConfig+0x114>
 8002a98:	4b94      	ldr	r3, [pc, #592]	@ (8002cec <UART_SetConfig+0x304>)
 8002a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a9c:	2203      	movs	r2, #3
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	2b03      	cmp	r3, #3
 8002aa2:	d01d      	beq.n	8002ae0 <UART_SetConfig+0xf8>
 8002aa4:	d823      	bhi.n	8002aee <UART_SetConfig+0x106>
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d00c      	beq.n	8002ac4 <UART_SetConfig+0xdc>
 8002aaa:	d820      	bhi.n	8002aee <UART_SetConfig+0x106>
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d002      	beq.n	8002ab6 <UART_SetConfig+0xce>
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d00e      	beq.n	8002ad2 <UART_SetConfig+0xea>
 8002ab4:	e01b      	b.n	8002aee <UART_SetConfig+0x106>
 8002ab6:	231b      	movs	r3, #27
 8002ab8:	2220      	movs	r2, #32
 8002aba:	189b      	adds	r3, r3, r2
 8002abc:	19db      	adds	r3, r3, r7
 8002abe:	2200      	movs	r2, #0
 8002ac0:	701a      	strb	r2, [r3, #0]
 8002ac2:	e0b4      	b.n	8002c2e <UART_SetConfig+0x246>
 8002ac4:	231b      	movs	r3, #27
 8002ac6:	2220      	movs	r2, #32
 8002ac8:	189b      	adds	r3, r3, r2
 8002aca:	19db      	adds	r3, r3, r7
 8002acc:	2202      	movs	r2, #2
 8002ace:	701a      	strb	r2, [r3, #0]
 8002ad0:	e0ad      	b.n	8002c2e <UART_SetConfig+0x246>
 8002ad2:	231b      	movs	r3, #27
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	189b      	adds	r3, r3, r2
 8002ad8:	19db      	adds	r3, r3, r7
 8002ada:	2204      	movs	r2, #4
 8002adc:	701a      	strb	r2, [r3, #0]
 8002ade:	e0a6      	b.n	8002c2e <UART_SetConfig+0x246>
 8002ae0:	231b      	movs	r3, #27
 8002ae2:	2220      	movs	r2, #32
 8002ae4:	189b      	adds	r3, r3, r2
 8002ae6:	19db      	adds	r3, r3, r7
 8002ae8:	2208      	movs	r2, #8
 8002aea:	701a      	strb	r2, [r3, #0]
 8002aec:	e09f      	b.n	8002c2e <UART_SetConfig+0x246>
 8002aee:	231b      	movs	r3, #27
 8002af0:	2220      	movs	r2, #32
 8002af2:	189b      	adds	r3, r3, r2
 8002af4:	19db      	adds	r3, r3, r7
 8002af6:	2210      	movs	r2, #16
 8002af8:	701a      	strb	r2, [r3, #0]
 8002afa:	e098      	b.n	8002c2e <UART_SetConfig+0x246>
 8002afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a7b      	ldr	r2, [pc, #492]	@ (8002cf0 <UART_SetConfig+0x308>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d131      	bne.n	8002b6a <UART_SetConfig+0x182>
 8002b06:	4b79      	ldr	r3, [pc, #484]	@ (8002cec <UART_SetConfig+0x304>)
 8002b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b0a:	220c      	movs	r2, #12
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	2b0c      	cmp	r3, #12
 8002b10:	d01d      	beq.n	8002b4e <UART_SetConfig+0x166>
 8002b12:	d823      	bhi.n	8002b5c <UART_SetConfig+0x174>
 8002b14:	2b08      	cmp	r3, #8
 8002b16:	d00c      	beq.n	8002b32 <UART_SetConfig+0x14a>
 8002b18:	d820      	bhi.n	8002b5c <UART_SetConfig+0x174>
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d002      	beq.n	8002b24 <UART_SetConfig+0x13c>
 8002b1e:	2b04      	cmp	r3, #4
 8002b20:	d00e      	beq.n	8002b40 <UART_SetConfig+0x158>
 8002b22:	e01b      	b.n	8002b5c <UART_SetConfig+0x174>
 8002b24:	231b      	movs	r3, #27
 8002b26:	2220      	movs	r2, #32
 8002b28:	189b      	adds	r3, r3, r2
 8002b2a:	19db      	adds	r3, r3, r7
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	701a      	strb	r2, [r3, #0]
 8002b30:	e07d      	b.n	8002c2e <UART_SetConfig+0x246>
 8002b32:	231b      	movs	r3, #27
 8002b34:	2220      	movs	r2, #32
 8002b36:	189b      	adds	r3, r3, r2
 8002b38:	19db      	adds	r3, r3, r7
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	701a      	strb	r2, [r3, #0]
 8002b3e:	e076      	b.n	8002c2e <UART_SetConfig+0x246>
 8002b40:	231b      	movs	r3, #27
 8002b42:	2220      	movs	r2, #32
 8002b44:	189b      	adds	r3, r3, r2
 8002b46:	19db      	adds	r3, r3, r7
 8002b48:	2204      	movs	r2, #4
 8002b4a:	701a      	strb	r2, [r3, #0]
 8002b4c:	e06f      	b.n	8002c2e <UART_SetConfig+0x246>
 8002b4e:	231b      	movs	r3, #27
 8002b50:	2220      	movs	r2, #32
 8002b52:	189b      	adds	r3, r3, r2
 8002b54:	19db      	adds	r3, r3, r7
 8002b56:	2208      	movs	r2, #8
 8002b58:	701a      	strb	r2, [r3, #0]
 8002b5a:	e068      	b.n	8002c2e <UART_SetConfig+0x246>
 8002b5c:	231b      	movs	r3, #27
 8002b5e:	2220      	movs	r2, #32
 8002b60:	189b      	adds	r3, r3, r2
 8002b62:	19db      	adds	r3, r3, r7
 8002b64:	2210      	movs	r2, #16
 8002b66:	701a      	strb	r2, [r3, #0]
 8002b68:	e061      	b.n	8002c2e <UART_SetConfig+0x246>
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a61      	ldr	r2, [pc, #388]	@ (8002cf4 <UART_SetConfig+0x30c>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d106      	bne.n	8002b82 <UART_SetConfig+0x19a>
 8002b74:	231b      	movs	r3, #27
 8002b76:	2220      	movs	r2, #32
 8002b78:	189b      	adds	r3, r3, r2
 8002b7a:	19db      	adds	r3, r3, r7
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
 8002b80:	e055      	b.n	8002c2e <UART_SetConfig+0x246>
 8002b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a5c      	ldr	r2, [pc, #368]	@ (8002cf8 <UART_SetConfig+0x310>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d106      	bne.n	8002b9a <UART_SetConfig+0x1b2>
 8002b8c:	231b      	movs	r3, #27
 8002b8e:	2220      	movs	r2, #32
 8002b90:	189b      	adds	r3, r3, r2
 8002b92:	19db      	adds	r3, r3, r7
 8002b94:	2200      	movs	r2, #0
 8002b96:	701a      	strb	r2, [r3, #0]
 8002b98:	e049      	b.n	8002c2e <UART_SetConfig+0x246>
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a50      	ldr	r2, [pc, #320]	@ (8002ce0 <UART_SetConfig+0x2f8>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d13e      	bne.n	8002c22 <UART_SetConfig+0x23a>
 8002ba4:	4b51      	ldr	r3, [pc, #324]	@ (8002cec <UART_SetConfig+0x304>)
 8002ba6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002ba8:	23c0      	movs	r3, #192	@ 0xc0
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	4013      	ands	r3, r2
 8002bae:	22c0      	movs	r2, #192	@ 0xc0
 8002bb0:	0112      	lsls	r2, r2, #4
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d027      	beq.n	8002c06 <UART_SetConfig+0x21e>
 8002bb6:	22c0      	movs	r2, #192	@ 0xc0
 8002bb8:	0112      	lsls	r2, r2, #4
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d82a      	bhi.n	8002c14 <UART_SetConfig+0x22c>
 8002bbe:	2280      	movs	r2, #128	@ 0x80
 8002bc0:	0112      	lsls	r2, r2, #4
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d011      	beq.n	8002bea <UART_SetConfig+0x202>
 8002bc6:	2280      	movs	r2, #128	@ 0x80
 8002bc8:	0112      	lsls	r2, r2, #4
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d822      	bhi.n	8002c14 <UART_SetConfig+0x22c>
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d004      	beq.n	8002bdc <UART_SetConfig+0x1f4>
 8002bd2:	2280      	movs	r2, #128	@ 0x80
 8002bd4:	00d2      	lsls	r2, r2, #3
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d00e      	beq.n	8002bf8 <UART_SetConfig+0x210>
 8002bda:	e01b      	b.n	8002c14 <UART_SetConfig+0x22c>
 8002bdc:	231b      	movs	r3, #27
 8002bde:	2220      	movs	r2, #32
 8002be0:	189b      	adds	r3, r3, r2
 8002be2:	19db      	adds	r3, r3, r7
 8002be4:	2200      	movs	r2, #0
 8002be6:	701a      	strb	r2, [r3, #0]
 8002be8:	e021      	b.n	8002c2e <UART_SetConfig+0x246>
 8002bea:	231b      	movs	r3, #27
 8002bec:	2220      	movs	r2, #32
 8002bee:	189b      	adds	r3, r3, r2
 8002bf0:	19db      	adds	r3, r3, r7
 8002bf2:	2202      	movs	r2, #2
 8002bf4:	701a      	strb	r2, [r3, #0]
 8002bf6:	e01a      	b.n	8002c2e <UART_SetConfig+0x246>
 8002bf8:	231b      	movs	r3, #27
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	189b      	adds	r3, r3, r2
 8002bfe:	19db      	adds	r3, r3, r7
 8002c00:	2204      	movs	r2, #4
 8002c02:	701a      	strb	r2, [r3, #0]
 8002c04:	e013      	b.n	8002c2e <UART_SetConfig+0x246>
 8002c06:	231b      	movs	r3, #27
 8002c08:	2220      	movs	r2, #32
 8002c0a:	189b      	adds	r3, r3, r2
 8002c0c:	19db      	adds	r3, r3, r7
 8002c0e:	2208      	movs	r2, #8
 8002c10:	701a      	strb	r2, [r3, #0]
 8002c12:	e00c      	b.n	8002c2e <UART_SetConfig+0x246>
 8002c14:	231b      	movs	r3, #27
 8002c16:	2220      	movs	r2, #32
 8002c18:	189b      	adds	r3, r3, r2
 8002c1a:	19db      	adds	r3, r3, r7
 8002c1c:	2210      	movs	r2, #16
 8002c1e:	701a      	strb	r2, [r3, #0]
 8002c20:	e005      	b.n	8002c2e <UART_SetConfig+0x246>
 8002c22:	231b      	movs	r3, #27
 8002c24:	2220      	movs	r2, #32
 8002c26:	189b      	adds	r3, r3, r2
 8002c28:	19db      	adds	r3, r3, r7
 8002c2a:	2210      	movs	r2, #16
 8002c2c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a2b      	ldr	r2, [pc, #172]	@ (8002ce0 <UART_SetConfig+0x2f8>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d000      	beq.n	8002c3a <UART_SetConfig+0x252>
 8002c38:	e0a9      	b.n	8002d8e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002c3a:	231b      	movs	r3, #27
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	189b      	adds	r3, r3, r2
 8002c40:	19db      	adds	r3, r3, r7
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	2b08      	cmp	r3, #8
 8002c46:	d015      	beq.n	8002c74 <UART_SetConfig+0x28c>
 8002c48:	dc18      	bgt.n	8002c7c <UART_SetConfig+0x294>
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	d00d      	beq.n	8002c6a <UART_SetConfig+0x282>
 8002c4e:	dc15      	bgt.n	8002c7c <UART_SetConfig+0x294>
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d002      	beq.n	8002c5a <UART_SetConfig+0x272>
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d005      	beq.n	8002c64 <UART_SetConfig+0x27c>
 8002c58:	e010      	b.n	8002c7c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c5a:	f7ff fa79 	bl	8002150 <HAL_RCC_GetPCLK1Freq>
 8002c5e:	0003      	movs	r3, r0
 8002c60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c62:	e014      	b.n	8002c8e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c64:	4b25      	ldr	r3, [pc, #148]	@ (8002cfc <UART_SetConfig+0x314>)
 8002c66:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c68:	e011      	b.n	8002c8e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c6a:	f7ff f9e5 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 8002c6e:	0003      	movs	r3, r0
 8002c70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c72:	e00c      	b.n	8002c8e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c74:	2380      	movs	r3, #128	@ 0x80
 8002c76:	021b      	lsls	r3, r3, #8
 8002c78:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c7a:	e008      	b.n	8002c8e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002c80:	231a      	movs	r3, #26
 8002c82:	2220      	movs	r2, #32
 8002c84:	189b      	adds	r3, r3, r2
 8002c86:	19db      	adds	r3, r3, r7
 8002c88:	2201      	movs	r2, #1
 8002c8a:	701a      	strb	r2, [r3, #0]
        break;
 8002c8c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d100      	bne.n	8002c96 <UART_SetConfig+0x2ae>
 8002c94:	e14b      	b.n	8002f2e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c9a:	4b19      	ldr	r3, [pc, #100]	@ (8002d00 <UART_SetConfig+0x318>)
 8002c9c:	0052      	lsls	r2, r2, #1
 8002c9e:	5ad3      	ldrh	r3, [r2, r3]
 8002ca0:	0019      	movs	r1, r3
 8002ca2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002ca4:	f7fd fa38 	bl	8000118 <__udivsi3>
 8002ca8:	0003      	movs	r3, r0
 8002caa:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	0013      	movs	r3, r2
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	189b      	adds	r3, r3, r2
 8002cb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d305      	bcc.n	8002cc8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002cc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d91d      	bls.n	8002d04 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8002cc8:	231a      	movs	r3, #26
 8002cca:	2220      	movs	r2, #32
 8002ccc:	189b      	adds	r3, r3, r2
 8002cce:	19db      	adds	r3, r3, r7
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	701a      	strb	r2, [r3, #0]
 8002cd4:	e12b      	b.n	8002f2e <UART_SetConfig+0x546>
 8002cd6:	46c0      	nop			@ (mov r8, r8)
 8002cd8:	cfff69f3 	.word	0xcfff69f3
 8002cdc:	ffffcfff 	.word	0xffffcfff
 8002ce0:	40008000 	.word	0x40008000
 8002ce4:	11fff4ff 	.word	0x11fff4ff
 8002ce8:	40013800 	.word	0x40013800
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40004400 	.word	0x40004400
 8002cf4:	40004800 	.word	0x40004800
 8002cf8:	40004c00 	.word	0x40004c00
 8002cfc:	00f42400 	.word	0x00f42400
 8002d00:	080047d0 	.word	0x080047d0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d06:	61bb      	str	r3, [r7, #24]
 8002d08:	2300      	movs	r3, #0
 8002d0a:	61fb      	str	r3, [r7, #28]
 8002d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d10:	4b92      	ldr	r3, [pc, #584]	@ (8002f5c <UART_SetConfig+0x574>)
 8002d12:	0052      	lsls	r2, r2, #1
 8002d14:	5ad3      	ldrh	r3, [r2, r3]
 8002d16:	613b      	str	r3, [r7, #16]
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	69b8      	ldr	r0, [r7, #24]
 8002d22:	69f9      	ldr	r1, [r7, #28]
 8002d24:	f7fd fb6e 	bl	8000404 <__aeabi_uldivmod>
 8002d28:	0002      	movs	r2, r0
 8002d2a:	000b      	movs	r3, r1
 8002d2c:	0e11      	lsrs	r1, r2, #24
 8002d2e:	021d      	lsls	r5, r3, #8
 8002d30:	430d      	orrs	r5, r1
 8002d32:	0214      	lsls	r4, r2, #8
 8002d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	085b      	lsrs	r3, r3, #1
 8002d3a:	60bb      	str	r3, [r7, #8]
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	68b8      	ldr	r0, [r7, #8]
 8002d42:	68f9      	ldr	r1, [r7, #12]
 8002d44:	1900      	adds	r0, r0, r4
 8002d46:	4169      	adcs	r1, r5
 8002d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	603b      	str	r3, [r7, #0]
 8002d4e:	2300      	movs	r3, #0
 8002d50:	607b      	str	r3, [r7, #4]
 8002d52:	683a      	ldr	r2, [r7, #0]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f7fd fb55 	bl	8000404 <__aeabi_uldivmod>
 8002d5a:	0002      	movs	r2, r0
 8002d5c:	000b      	movs	r3, r1
 8002d5e:	0013      	movs	r3, r2
 8002d60:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d64:	23c0      	movs	r3, #192	@ 0xc0
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d309      	bcc.n	8002d80 <UART_SetConfig+0x398>
 8002d6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d6e:	2380      	movs	r3, #128	@ 0x80
 8002d70:	035b      	lsls	r3, r3, #13
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d204      	bcs.n	8002d80 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8002d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d7c:	60da      	str	r2, [r3, #12]
 8002d7e:	e0d6      	b.n	8002f2e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002d80:	231a      	movs	r3, #26
 8002d82:	2220      	movs	r2, #32
 8002d84:	189b      	adds	r3, r3, r2
 8002d86:	19db      	adds	r3, r3, r7
 8002d88:	2201      	movs	r2, #1
 8002d8a:	701a      	strb	r2, [r3, #0]
 8002d8c:	e0cf      	b.n	8002f2e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d90:	69da      	ldr	r2, [r3, #28]
 8002d92:	2380      	movs	r3, #128	@ 0x80
 8002d94:	021b      	lsls	r3, r3, #8
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d000      	beq.n	8002d9c <UART_SetConfig+0x3b4>
 8002d9a:	e070      	b.n	8002e7e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8002d9c:	231b      	movs	r3, #27
 8002d9e:	2220      	movs	r2, #32
 8002da0:	189b      	adds	r3, r3, r2
 8002da2:	19db      	adds	r3, r3, r7
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	2b08      	cmp	r3, #8
 8002da8:	d015      	beq.n	8002dd6 <UART_SetConfig+0x3ee>
 8002daa:	dc18      	bgt.n	8002dde <UART_SetConfig+0x3f6>
 8002dac:	2b04      	cmp	r3, #4
 8002dae:	d00d      	beq.n	8002dcc <UART_SetConfig+0x3e4>
 8002db0:	dc15      	bgt.n	8002dde <UART_SetConfig+0x3f6>
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d002      	beq.n	8002dbc <UART_SetConfig+0x3d4>
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d005      	beq.n	8002dc6 <UART_SetConfig+0x3de>
 8002dba:	e010      	b.n	8002dde <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dbc:	f7ff f9c8 	bl	8002150 <HAL_RCC_GetPCLK1Freq>
 8002dc0:	0003      	movs	r3, r0
 8002dc2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002dc4:	e014      	b.n	8002df0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002dc6:	4b66      	ldr	r3, [pc, #408]	@ (8002f60 <UART_SetConfig+0x578>)
 8002dc8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002dca:	e011      	b.n	8002df0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dcc:	f7ff f934 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 8002dd0:	0003      	movs	r3, r0
 8002dd2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002dd4:	e00c      	b.n	8002df0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002dd6:	2380      	movs	r3, #128	@ 0x80
 8002dd8:	021b      	lsls	r3, r3, #8
 8002dda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002ddc:	e008      	b.n	8002df0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002de2:	231a      	movs	r3, #26
 8002de4:	2220      	movs	r2, #32
 8002de6:	189b      	adds	r3, r3, r2
 8002de8:	19db      	adds	r3, r3, r7
 8002dea:	2201      	movs	r2, #1
 8002dec:	701a      	strb	r2, [r3, #0]
        break;
 8002dee:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d100      	bne.n	8002df8 <UART_SetConfig+0x410>
 8002df6:	e09a      	b.n	8002f2e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002dfc:	4b57      	ldr	r3, [pc, #348]	@ (8002f5c <UART_SetConfig+0x574>)
 8002dfe:	0052      	lsls	r2, r2, #1
 8002e00:	5ad3      	ldrh	r3, [r2, r3]
 8002e02:	0019      	movs	r1, r3
 8002e04:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002e06:	f7fd f987 	bl	8000118 <__udivsi3>
 8002e0a:	0003      	movs	r3, r0
 8002e0c:	005a      	lsls	r2, r3, #1
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	085b      	lsrs	r3, r3, #1
 8002e14:	18d2      	adds	r2, r2, r3
 8002e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	0019      	movs	r1, r3
 8002e1c:	0010      	movs	r0, r2
 8002e1e:	f7fd f97b 	bl	8000118 <__udivsi3>
 8002e22:	0003      	movs	r3, r0
 8002e24:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e28:	2b0f      	cmp	r3, #15
 8002e2a:	d921      	bls.n	8002e70 <UART_SetConfig+0x488>
 8002e2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e2e:	2380      	movs	r3, #128	@ 0x80
 8002e30:	025b      	lsls	r3, r3, #9
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d21c      	bcs.n	8002e70 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	200e      	movs	r0, #14
 8002e3c:	2420      	movs	r4, #32
 8002e3e:	1903      	adds	r3, r0, r4
 8002e40:	19db      	adds	r3, r3, r7
 8002e42:	210f      	movs	r1, #15
 8002e44:	438a      	bics	r2, r1
 8002e46:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e4a:	085b      	lsrs	r3, r3, #1
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	2207      	movs	r2, #7
 8002e50:	4013      	ands	r3, r2
 8002e52:	b299      	uxth	r1, r3
 8002e54:	1903      	adds	r3, r0, r4
 8002e56:	19db      	adds	r3, r3, r7
 8002e58:	1902      	adds	r2, r0, r4
 8002e5a:	19d2      	adds	r2, r2, r7
 8002e5c:	8812      	ldrh	r2, [r2, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	1902      	adds	r2, r0, r4
 8002e68:	19d2      	adds	r2, r2, r7
 8002e6a:	8812      	ldrh	r2, [r2, #0]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	e05e      	b.n	8002f2e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002e70:	231a      	movs	r3, #26
 8002e72:	2220      	movs	r2, #32
 8002e74:	189b      	adds	r3, r3, r2
 8002e76:	19db      	adds	r3, r3, r7
 8002e78:	2201      	movs	r2, #1
 8002e7a:	701a      	strb	r2, [r3, #0]
 8002e7c:	e057      	b.n	8002f2e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002e7e:	231b      	movs	r3, #27
 8002e80:	2220      	movs	r2, #32
 8002e82:	189b      	adds	r3, r3, r2
 8002e84:	19db      	adds	r3, r3, r7
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	2b08      	cmp	r3, #8
 8002e8a:	d015      	beq.n	8002eb8 <UART_SetConfig+0x4d0>
 8002e8c:	dc18      	bgt.n	8002ec0 <UART_SetConfig+0x4d8>
 8002e8e:	2b04      	cmp	r3, #4
 8002e90:	d00d      	beq.n	8002eae <UART_SetConfig+0x4c6>
 8002e92:	dc15      	bgt.n	8002ec0 <UART_SetConfig+0x4d8>
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d002      	beq.n	8002e9e <UART_SetConfig+0x4b6>
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d005      	beq.n	8002ea8 <UART_SetConfig+0x4c0>
 8002e9c:	e010      	b.n	8002ec0 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e9e:	f7ff f957 	bl	8002150 <HAL_RCC_GetPCLK1Freq>
 8002ea2:	0003      	movs	r3, r0
 8002ea4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002ea6:	e014      	b.n	8002ed2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ea8:	4b2d      	ldr	r3, [pc, #180]	@ (8002f60 <UART_SetConfig+0x578>)
 8002eaa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002eac:	e011      	b.n	8002ed2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002eae:	f7ff f8c3 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 8002eb2:	0003      	movs	r3, r0
 8002eb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002eb6:	e00c      	b.n	8002ed2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002eb8:	2380      	movs	r3, #128	@ 0x80
 8002eba:	021b      	lsls	r3, r3, #8
 8002ebc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002ebe:	e008      	b.n	8002ed2 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002ec4:	231a      	movs	r3, #26
 8002ec6:	2220      	movs	r2, #32
 8002ec8:	189b      	adds	r3, r3, r2
 8002eca:	19db      	adds	r3, r3, r7
 8002ecc:	2201      	movs	r2, #1
 8002ece:	701a      	strb	r2, [r3, #0]
        break;
 8002ed0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d02a      	beq.n	8002f2e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002edc:	4b1f      	ldr	r3, [pc, #124]	@ (8002f5c <UART_SetConfig+0x574>)
 8002ede:	0052      	lsls	r2, r2, #1
 8002ee0:	5ad3      	ldrh	r3, [r2, r3]
 8002ee2:	0019      	movs	r1, r3
 8002ee4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002ee6:	f7fd f917 	bl	8000118 <__udivsi3>
 8002eea:	0003      	movs	r3, r0
 8002eec:	001a      	movs	r2, r3
 8002eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	085b      	lsrs	r3, r3, #1
 8002ef4:	18d2      	adds	r2, r2, r3
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	0019      	movs	r1, r3
 8002efc:	0010      	movs	r0, r2
 8002efe:	f7fd f90b 	bl	8000118 <__udivsi3>
 8002f02:	0003      	movs	r3, r0
 8002f04:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f08:	2b0f      	cmp	r3, #15
 8002f0a:	d90a      	bls.n	8002f22 <UART_SetConfig+0x53a>
 8002f0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f0e:	2380      	movs	r3, #128	@ 0x80
 8002f10:	025b      	lsls	r3, r3, #9
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d205      	bcs.n	8002f22 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f18:	b29a      	uxth	r2, r3
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	60da      	str	r2, [r3, #12]
 8002f20:	e005      	b.n	8002f2e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002f22:	231a      	movs	r3, #26
 8002f24:	2220      	movs	r2, #32
 8002f26:	189b      	adds	r3, r3, r2
 8002f28:	19db      	adds	r3, r3, r7
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f30:	226a      	movs	r2, #106	@ 0x6a
 8002f32:	2101      	movs	r1, #1
 8002f34:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f38:	2268      	movs	r2, #104	@ 0x68
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f40:	2200      	movs	r2, #0
 8002f42:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f46:	2200      	movs	r2, #0
 8002f48:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002f4a:	231a      	movs	r3, #26
 8002f4c:	2220      	movs	r2, #32
 8002f4e:	189b      	adds	r3, r3, r2
 8002f50:	19db      	adds	r3, r3, r7
 8002f52:	781b      	ldrb	r3, [r3, #0]
}
 8002f54:	0018      	movs	r0, r3
 8002f56:	46bd      	mov	sp, r7
 8002f58:	b010      	add	sp, #64	@ 0x40
 8002f5a:	bdb0      	pop	{r4, r5, r7, pc}
 8002f5c:	080047d0 	.word	0x080047d0
 8002f60:	00f42400 	.word	0x00f42400

08002f64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f70:	2208      	movs	r2, #8
 8002f72:	4013      	ands	r3, r2
 8002f74:	d00b      	beq.n	8002f8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	4a4a      	ldr	r2, [pc, #296]	@ (80030a8 <UART_AdvFeatureConfig+0x144>)
 8002f7e:	4013      	ands	r3, r2
 8002f80:	0019      	movs	r1, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f92:	2201      	movs	r2, #1
 8002f94:	4013      	ands	r3, r2
 8002f96:	d00b      	beq.n	8002fb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	4a43      	ldr	r2, [pc, #268]	@ (80030ac <UART_AdvFeatureConfig+0x148>)
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	0019      	movs	r1, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	430a      	orrs	r2, r1
 8002fae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb4:	2202      	movs	r2, #2
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	d00b      	beq.n	8002fd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	4a3b      	ldr	r2, [pc, #236]	@ (80030b0 <UART_AdvFeatureConfig+0x14c>)
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	0019      	movs	r1, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd6:	2204      	movs	r2, #4
 8002fd8:	4013      	ands	r3, r2
 8002fda:	d00b      	beq.n	8002ff4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	4a34      	ldr	r2, [pc, #208]	@ (80030b4 <UART_AdvFeatureConfig+0x150>)
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	0019      	movs	r1, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff8:	2210      	movs	r2, #16
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	d00b      	beq.n	8003016 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	4a2c      	ldr	r2, [pc, #176]	@ (80030b8 <UART_AdvFeatureConfig+0x154>)
 8003006:	4013      	ands	r3, r2
 8003008:	0019      	movs	r1, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	430a      	orrs	r2, r1
 8003014:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800301a:	2220      	movs	r2, #32
 800301c:	4013      	ands	r3, r2
 800301e:	d00b      	beq.n	8003038 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	4a25      	ldr	r2, [pc, #148]	@ (80030bc <UART_AdvFeatureConfig+0x158>)
 8003028:	4013      	ands	r3, r2
 800302a:	0019      	movs	r1, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	430a      	orrs	r2, r1
 8003036:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800303c:	2240      	movs	r2, #64	@ 0x40
 800303e:	4013      	ands	r3, r2
 8003040:	d01d      	beq.n	800307e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	4a1d      	ldr	r2, [pc, #116]	@ (80030c0 <UART_AdvFeatureConfig+0x15c>)
 800304a:	4013      	ands	r3, r2
 800304c:	0019      	movs	r1, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800305e:	2380      	movs	r3, #128	@ 0x80
 8003060:	035b      	lsls	r3, r3, #13
 8003062:	429a      	cmp	r2, r3
 8003064:	d10b      	bne.n	800307e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	4a15      	ldr	r2, [pc, #84]	@ (80030c4 <UART_AdvFeatureConfig+0x160>)
 800306e:	4013      	ands	r3, r2
 8003070:	0019      	movs	r1, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	430a      	orrs	r2, r1
 800307c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003082:	2280      	movs	r2, #128	@ 0x80
 8003084:	4013      	ands	r3, r2
 8003086:	d00b      	beq.n	80030a0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	4a0e      	ldr	r2, [pc, #56]	@ (80030c8 <UART_AdvFeatureConfig+0x164>)
 8003090:	4013      	ands	r3, r2
 8003092:	0019      	movs	r1, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	430a      	orrs	r2, r1
 800309e:	605a      	str	r2, [r3, #4]
  }
}
 80030a0:	46c0      	nop			@ (mov r8, r8)
 80030a2:	46bd      	mov	sp, r7
 80030a4:	b002      	add	sp, #8
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	ffff7fff 	.word	0xffff7fff
 80030ac:	fffdffff 	.word	0xfffdffff
 80030b0:	fffeffff 	.word	0xfffeffff
 80030b4:	fffbffff 	.word	0xfffbffff
 80030b8:	ffffefff 	.word	0xffffefff
 80030bc:	ffffdfff 	.word	0xffffdfff
 80030c0:	ffefffff 	.word	0xffefffff
 80030c4:	ff9fffff 	.word	0xff9fffff
 80030c8:	fff7ffff 	.word	0xfff7ffff

080030cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b092      	sub	sp, #72	@ 0x48
 80030d0:	af02      	add	r7, sp, #8
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2290      	movs	r2, #144	@ 0x90
 80030d8:	2100      	movs	r1, #0
 80030da:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80030dc:	f7fe f812 	bl	8001104 <HAL_GetTick>
 80030e0:	0003      	movs	r3, r0
 80030e2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2208      	movs	r2, #8
 80030ec:	4013      	ands	r3, r2
 80030ee:	2b08      	cmp	r3, #8
 80030f0:	d12d      	bne.n	800314e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030f4:	2280      	movs	r2, #128	@ 0x80
 80030f6:	0391      	lsls	r1, r2, #14
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	4a47      	ldr	r2, [pc, #284]	@ (8003218 <UART_CheckIdleState+0x14c>)
 80030fc:	9200      	str	r2, [sp, #0]
 80030fe:	2200      	movs	r2, #0
 8003100:	f000 f88e 	bl	8003220 <UART_WaitOnFlagUntilTimeout>
 8003104:	1e03      	subs	r3, r0, #0
 8003106:	d022      	beq.n	800314e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003108:	f3ef 8310 	mrs	r3, PRIMASK
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003110:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003112:	2301      	movs	r3, #1
 8003114:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003118:	f383 8810 	msr	PRIMASK, r3
}
 800311c:	46c0      	nop			@ (mov r8, r8)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2180      	movs	r1, #128	@ 0x80
 800312a:	438a      	bics	r2, r1
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003130:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003134:	f383 8810 	msr	PRIMASK, r3
}
 8003138:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2288      	movs	r2, #136	@ 0x88
 800313e:	2120      	movs	r1, #32
 8003140:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2284      	movs	r2, #132	@ 0x84
 8003146:	2100      	movs	r1, #0
 8003148:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e060      	b.n	8003210 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2204      	movs	r2, #4
 8003156:	4013      	ands	r3, r2
 8003158:	2b04      	cmp	r3, #4
 800315a:	d146      	bne.n	80031ea <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800315c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800315e:	2280      	movs	r2, #128	@ 0x80
 8003160:	03d1      	lsls	r1, r2, #15
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	4a2c      	ldr	r2, [pc, #176]	@ (8003218 <UART_CheckIdleState+0x14c>)
 8003166:	9200      	str	r2, [sp, #0]
 8003168:	2200      	movs	r2, #0
 800316a:	f000 f859 	bl	8003220 <UART_WaitOnFlagUntilTimeout>
 800316e:	1e03      	subs	r3, r0, #0
 8003170:	d03b      	beq.n	80031ea <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003172:	f3ef 8310 	mrs	r3, PRIMASK
 8003176:	60fb      	str	r3, [r7, #12]
  return(result);
 8003178:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800317a:	637b      	str	r3, [r7, #52]	@ 0x34
 800317c:	2301      	movs	r3, #1
 800317e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	f383 8810 	msr	PRIMASK, r3
}
 8003186:	46c0      	nop			@ (mov r8, r8)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4922      	ldr	r1, [pc, #136]	@ (800321c <UART_CheckIdleState+0x150>)
 8003194:	400a      	ands	r2, r1
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800319a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f383 8810 	msr	PRIMASK, r3
}
 80031a2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031a4:	f3ef 8310 	mrs	r3, PRIMASK
 80031a8:	61bb      	str	r3, [r7, #24]
  return(result);
 80031aa:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80031ae:	2301      	movs	r3, #1
 80031b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	f383 8810 	msr	PRIMASK, r3
}
 80031b8:	46c0      	nop			@ (mov r8, r8)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2101      	movs	r1, #1
 80031c6:	438a      	bics	r2, r1
 80031c8:	609a      	str	r2, [r3, #8]
 80031ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031cc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	f383 8810 	msr	PRIMASK, r3
}
 80031d4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	228c      	movs	r2, #140	@ 0x8c
 80031da:	2120      	movs	r1, #32
 80031dc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2284      	movs	r2, #132	@ 0x84
 80031e2:	2100      	movs	r1, #0
 80031e4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e012      	b.n	8003210 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2288      	movs	r2, #136	@ 0x88
 80031ee:	2120      	movs	r1, #32
 80031f0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	228c      	movs	r2, #140	@ 0x8c
 80031f6:	2120      	movs	r1, #32
 80031f8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2284      	movs	r2, #132	@ 0x84
 800320a:	2100      	movs	r1, #0
 800320c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800320e:	2300      	movs	r3, #0
}
 8003210:	0018      	movs	r0, r3
 8003212:	46bd      	mov	sp, r7
 8003214:	b010      	add	sp, #64	@ 0x40
 8003216:	bd80      	pop	{r7, pc}
 8003218:	01ffffff 	.word	0x01ffffff
 800321c:	fffffedf 	.word	0xfffffedf

08003220 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	603b      	str	r3, [r7, #0]
 800322c:	1dfb      	adds	r3, r7, #7
 800322e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003230:	e051      	b.n	80032d6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	3301      	adds	r3, #1
 8003236:	d04e      	beq.n	80032d6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003238:	f7fd ff64 	bl	8001104 <HAL_GetTick>
 800323c:	0002      	movs	r2, r0
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	429a      	cmp	r2, r3
 8003246:	d302      	bcc.n	800324e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e051      	b.n	80032f6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2204      	movs	r2, #4
 800325a:	4013      	ands	r3, r2
 800325c:	d03b      	beq.n	80032d6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2b80      	cmp	r3, #128	@ 0x80
 8003262:	d038      	beq.n	80032d6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	2b40      	cmp	r3, #64	@ 0x40
 8003268:	d035      	beq.n	80032d6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	69db      	ldr	r3, [r3, #28]
 8003270:	2208      	movs	r2, #8
 8003272:	4013      	ands	r3, r2
 8003274:	2b08      	cmp	r3, #8
 8003276:	d111      	bne.n	800329c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2208      	movs	r2, #8
 800327e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	0018      	movs	r0, r3
 8003284:	f000 f83c 	bl	8003300 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2290      	movs	r2, #144	@ 0x90
 800328c:	2108      	movs	r1, #8
 800328e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2284      	movs	r2, #132	@ 0x84
 8003294:	2100      	movs	r1, #0
 8003296:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e02c      	b.n	80032f6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	69da      	ldr	r2, [r3, #28]
 80032a2:	2380      	movs	r3, #128	@ 0x80
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	401a      	ands	r2, r3
 80032a8:	2380      	movs	r3, #128	@ 0x80
 80032aa:	011b      	lsls	r3, r3, #4
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d112      	bne.n	80032d6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2280      	movs	r2, #128	@ 0x80
 80032b6:	0112      	lsls	r2, r2, #4
 80032b8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	0018      	movs	r0, r3
 80032be:	f000 f81f 	bl	8003300 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2290      	movs	r2, #144	@ 0x90
 80032c6:	2120      	movs	r1, #32
 80032c8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2284      	movs	r2, #132	@ 0x84
 80032ce:	2100      	movs	r1, #0
 80032d0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e00f      	b.n	80032f6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	69db      	ldr	r3, [r3, #28]
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	4013      	ands	r3, r2
 80032e0:	68ba      	ldr	r2, [r7, #8]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	425a      	negs	r2, r3
 80032e6:	4153      	adcs	r3, r2
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	001a      	movs	r2, r3
 80032ec:	1dfb      	adds	r3, r7, #7
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d09e      	beq.n	8003232 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	0018      	movs	r0, r3
 80032f8:	46bd      	mov	sp, r7
 80032fa:	b004      	add	sp, #16
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b08e      	sub	sp, #56	@ 0x38
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003308:	f3ef 8310 	mrs	r3, PRIMASK
 800330c:	617b      	str	r3, [r7, #20]
  return(result);
 800330e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003310:	637b      	str	r3, [r7, #52]	@ 0x34
 8003312:	2301      	movs	r3, #1
 8003314:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	f383 8810 	msr	PRIMASK, r3
}
 800331c:	46c0      	nop			@ (mov r8, r8)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4926      	ldr	r1, [pc, #152]	@ (80033c4 <UART_EndRxTransfer+0xc4>)
 800332a:	400a      	ands	r2, r1
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003330:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	f383 8810 	msr	PRIMASK, r3
}
 8003338:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800333a:	f3ef 8310 	mrs	r3, PRIMASK
 800333e:	623b      	str	r3, [r7, #32]
  return(result);
 8003340:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003342:	633b      	str	r3, [r7, #48]	@ 0x30
 8003344:	2301      	movs	r3, #1
 8003346:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334a:	f383 8810 	msr	PRIMASK, r3
}
 800334e:	46c0      	nop			@ (mov r8, r8)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689a      	ldr	r2, [r3, #8]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	491b      	ldr	r1, [pc, #108]	@ (80033c8 <UART_EndRxTransfer+0xc8>)
 800335c:	400a      	ands	r2, r1
 800335e:	609a      	str	r2, [r3, #8]
 8003360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003362:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003366:	f383 8810 	msr	PRIMASK, r3
}
 800336a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003370:	2b01      	cmp	r3, #1
 8003372:	d118      	bne.n	80033a6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003374:	f3ef 8310 	mrs	r3, PRIMASK
 8003378:	60bb      	str	r3, [r7, #8]
  return(result);
 800337a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800337c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800337e:	2301      	movs	r3, #1
 8003380:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	f383 8810 	msr	PRIMASK, r3
}
 8003388:	46c0      	nop			@ (mov r8, r8)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2110      	movs	r1, #16
 8003396:	438a      	bics	r2, r1
 8003398:	601a      	str	r2, [r3, #0]
 800339a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800339c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	f383 8810 	msr	PRIMASK, r3
}
 80033a4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	228c      	movs	r2, #140	@ 0x8c
 80033aa:	2120      	movs	r1, #32
 80033ac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80033ba:	46c0      	nop			@ (mov r8, r8)
 80033bc:	46bd      	mov	sp, r7
 80033be:	b00e      	add	sp, #56	@ 0x38
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	46c0      	nop			@ (mov r8, r8)
 80033c4:	fffffedf 	.word	0xfffffedf
 80033c8:	effffffe 	.word	0xeffffffe

080033cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2284      	movs	r2, #132	@ 0x84
 80033d8:	5c9b      	ldrb	r3, [r3, r2]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d101      	bne.n	80033e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80033de:	2302      	movs	r3, #2
 80033e0:	e027      	b.n	8003432 <HAL_UARTEx_DisableFifoMode+0x66>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2284      	movs	r2, #132	@ 0x84
 80033e6:	2101      	movs	r1, #1
 80033e8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2288      	movs	r2, #136	@ 0x88
 80033ee:	2124      	movs	r1, #36	@ 0x24
 80033f0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2101      	movs	r1, #1
 8003406:	438a      	bics	r2, r1
 8003408:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	4a0b      	ldr	r2, [pc, #44]	@ (800343c <HAL_UARTEx_DisableFifoMode+0x70>)
 800340e:	4013      	ands	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2288      	movs	r2, #136	@ 0x88
 8003424:	2120      	movs	r1, #32
 8003426:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2284      	movs	r2, #132	@ 0x84
 800342c:	2100      	movs	r1, #0
 800342e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	0018      	movs	r0, r3
 8003434:	46bd      	mov	sp, r7
 8003436:	b004      	add	sp, #16
 8003438:	bd80      	pop	{r7, pc}
 800343a:	46c0      	nop			@ (mov r8, r8)
 800343c:	dfffffff 	.word	0xdfffffff

08003440 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2284      	movs	r2, #132	@ 0x84
 800344e:	5c9b      	ldrb	r3, [r3, r2]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d101      	bne.n	8003458 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003454:	2302      	movs	r3, #2
 8003456:	e02e      	b.n	80034b6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2284      	movs	r2, #132	@ 0x84
 800345c:	2101      	movs	r1, #1
 800345e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2288      	movs	r2, #136	@ 0x88
 8003464:	2124      	movs	r1, #36	@ 0x24
 8003466:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2101      	movs	r1, #1
 800347c:	438a      	bics	r2, r1
 800347e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	00db      	lsls	r3, r3, #3
 8003488:	08d9      	lsrs	r1, r3, #3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	430a      	orrs	r2, r1
 8003492:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	0018      	movs	r0, r3
 8003498:	f000 f854 	bl	8003544 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2288      	movs	r2, #136	@ 0x88
 80034a8:	2120      	movs	r1, #32
 80034aa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2284      	movs	r2, #132	@ 0x84
 80034b0:	2100      	movs	r1, #0
 80034b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	0018      	movs	r0, r3
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b004      	add	sp, #16
 80034bc:	bd80      	pop	{r7, pc}
	...

080034c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2284      	movs	r2, #132	@ 0x84
 80034ce:	5c9b      	ldrb	r3, [r3, r2]
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d101      	bne.n	80034d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80034d4:	2302      	movs	r3, #2
 80034d6:	e02f      	b.n	8003538 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2284      	movs	r2, #132	@ 0x84
 80034dc:	2101      	movs	r1, #1
 80034de:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2288      	movs	r2, #136	@ 0x88
 80034e4:	2124      	movs	r1, #36	@ 0x24
 80034e6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2101      	movs	r1, #1
 80034fc:	438a      	bics	r2, r1
 80034fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	4a0e      	ldr	r2, [pc, #56]	@ (8003540 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003508:	4013      	ands	r3, r2
 800350a:	0019      	movs	r1, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	430a      	orrs	r2, r1
 8003514:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	0018      	movs	r0, r3
 800351a:	f000 f813 	bl	8003544 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2288      	movs	r2, #136	@ 0x88
 800352a:	2120      	movs	r1, #32
 800352c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2284      	movs	r2, #132	@ 0x84
 8003532:	2100      	movs	r1, #0
 8003534:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	0018      	movs	r0, r3
 800353a:	46bd      	mov	sp, r7
 800353c:	b004      	add	sp, #16
 800353e:	bd80      	pop	{r7, pc}
 8003540:	f1ffffff 	.word	0xf1ffffff

08003544 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003550:	2b00      	cmp	r3, #0
 8003552:	d108      	bne.n	8003566 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	226a      	movs	r2, #106	@ 0x6a
 8003558:	2101      	movs	r1, #1
 800355a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2268      	movs	r2, #104	@ 0x68
 8003560:	2101      	movs	r1, #1
 8003562:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003564:	e043      	b.n	80035ee <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003566:	260f      	movs	r6, #15
 8003568:	19bb      	adds	r3, r7, r6
 800356a:	2208      	movs	r2, #8
 800356c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800356e:	200e      	movs	r0, #14
 8003570:	183b      	adds	r3, r7, r0
 8003572:	2208      	movs	r2, #8
 8003574:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	0e5b      	lsrs	r3, r3, #25
 800357e:	b2da      	uxtb	r2, r3
 8003580:	240d      	movs	r4, #13
 8003582:	193b      	adds	r3, r7, r4
 8003584:	2107      	movs	r1, #7
 8003586:	400a      	ands	r2, r1
 8003588:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	0f5b      	lsrs	r3, r3, #29
 8003592:	b2da      	uxtb	r2, r3
 8003594:	250c      	movs	r5, #12
 8003596:	197b      	adds	r3, r7, r5
 8003598:	2107      	movs	r1, #7
 800359a:	400a      	ands	r2, r1
 800359c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800359e:	183b      	adds	r3, r7, r0
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	197a      	adds	r2, r7, r5
 80035a4:	7812      	ldrb	r2, [r2, #0]
 80035a6:	4914      	ldr	r1, [pc, #80]	@ (80035f8 <UARTEx_SetNbDataToProcess+0xb4>)
 80035a8:	5c8a      	ldrb	r2, [r1, r2]
 80035aa:	435a      	muls	r2, r3
 80035ac:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80035ae:	197b      	adds	r3, r7, r5
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	4a12      	ldr	r2, [pc, #72]	@ (80035fc <UARTEx_SetNbDataToProcess+0xb8>)
 80035b4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80035b6:	0019      	movs	r1, r3
 80035b8:	f7fc fe38 	bl	800022c <__divsi3>
 80035bc:	0003      	movs	r3, r0
 80035be:	b299      	uxth	r1, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	226a      	movs	r2, #106	@ 0x6a
 80035c4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80035c6:	19bb      	adds	r3, r7, r6
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	193a      	adds	r2, r7, r4
 80035cc:	7812      	ldrb	r2, [r2, #0]
 80035ce:	490a      	ldr	r1, [pc, #40]	@ (80035f8 <UARTEx_SetNbDataToProcess+0xb4>)
 80035d0:	5c8a      	ldrb	r2, [r1, r2]
 80035d2:	435a      	muls	r2, r3
 80035d4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80035d6:	193b      	adds	r3, r7, r4
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	4a08      	ldr	r2, [pc, #32]	@ (80035fc <UARTEx_SetNbDataToProcess+0xb8>)
 80035dc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80035de:	0019      	movs	r1, r3
 80035e0:	f7fc fe24 	bl	800022c <__divsi3>
 80035e4:	0003      	movs	r3, r0
 80035e6:	b299      	uxth	r1, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2268      	movs	r2, #104	@ 0x68
 80035ec:	5299      	strh	r1, [r3, r2]
}
 80035ee:	46c0      	nop			@ (mov r8, r8)
 80035f0:	46bd      	mov	sp, r7
 80035f2:	b005      	add	sp, #20
 80035f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035f6:	46c0      	nop			@ (mov r8, r8)
 80035f8:	080047e8 	.word	0x080047e8
 80035fc:	080047f0 	.word	0x080047f0

08003600 <std>:
 8003600:	2300      	movs	r3, #0
 8003602:	b510      	push	{r4, lr}
 8003604:	0004      	movs	r4, r0
 8003606:	6003      	str	r3, [r0, #0]
 8003608:	6043      	str	r3, [r0, #4]
 800360a:	6083      	str	r3, [r0, #8]
 800360c:	8181      	strh	r1, [r0, #12]
 800360e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003610:	81c2      	strh	r2, [r0, #14]
 8003612:	6103      	str	r3, [r0, #16]
 8003614:	6143      	str	r3, [r0, #20]
 8003616:	6183      	str	r3, [r0, #24]
 8003618:	0019      	movs	r1, r3
 800361a:	2208      	movs	r2, #8
 800361c:	305c      	adds	r0, #92	@ 0x5c
 800361e:	f000 fa0f 	bl	8003a40 <memset>
 8003622:	4b0b      	ldr	r3, [pc, #44]	@ (8003650 <std+0x50>)
 8003624:	6224      	str	r4, [r4, #32]
 8003626:	6263      	str	r3, [r4, #36]	@ 0x24
 8003628:	4b0a      	ldr	r3, [pc, #40]	@ (8003654 <std+0x54>)
 800362a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800362c:	4b0a      	ldr	r3, [pc, #40]	@ (8003658 <std+0x58>)
 800362e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003630:	4b0a      	ldr	r3, [pc, #40]	@ (800365c <std+0x5c>)
 8003632:	6323      	str	r3, [r4, #48]	@ 0x30
 8003634:	4b0a      	ldr	r3, [pc, #40]	@ (8003660 <std+0x60>)
 8003636:	429c      	cmp	r4, r3
 8003638:	d005      	beq.n	8003646 <std+0x46>
 800363a:	4b0a      	ldr	r3, [pc, #40]	@ (8003664 <std+0x64>)
 800363c:	429c      	cmp	r4, r3
 800363e:	d002      	beq.n	8003646 <std+0x46>
 8003640:	4b09      	ldr	r3, [pc, #36]	@ (8003668 <std+0x68>)
 8003642:	429c      	cmp	r4, r3
 8003644:	d103      	bne.n	800364e <std+0x4e>
 8003646:	0020      	movs	r0, r4
 8003648:	3058      	adds	r0, #88	@ 0x58
 800364a:	f000 fa79 	bl	8003b40 <__retarget_lock_init_recursive>
 800364e:	bd10      	pop	{r4, pc}
 8003650:	08003869 	.word	0x08003869
 8003654:	08003891 	.word	0x08003891
 8003658:	080038c9 	.word	0x080038c9
 800365c:	080038f5 	.word	0x080038f5
 8003660:	200001e0 	.word	0x200001e0
 8003664:	20000248 	.word	0x20000248
 8003668:	200002b0 	.word	0x200002b0

0800366c <stdio_exit_handler>:
 800366c:	b510      	push	{r4, lr}
 800366e:	4a03      	ldr	r2, [pc, #12]	@ (800367c <stdio_exit_handler+0x10>)
 8003670:	4903      	ldr	r1, [pc, #12]	@ (8003680 <stdio_exit_handler+0x14>)
 8003672:	4804      	ldr	r0, [pc, #16]	@ (8003684 <stdio_exit_handler+0x18>)
 8003674:	f000 f86c 	bl	8003750 <_fwalk_sglue>
 8003678:	bd10      	pop	{r4, pc}
 800367a:	46c0      	nop			@ (mov r8, r8)
 800367c:	2000000c 	.word	0x2000000c
 8003680:	080043d1 	.word	0x080043d1
 8003684:	2000001c 	.word	0x2000001c

08003688 <cleanup_stdio>:
 8003688:	6841      	ldr	r1, [r0, #4]
 800368a:	4b0b      	ldr	r3, [pc, #44]	@ (80036b8 <cleanup_stdio+0x30>)
 800368c:	b510      	push	{r4, lr}
 800368e:	0004      	movs	r4, r0
 8003690:	4299      	cmp	r1, r3
 8003692:	d001      	beq.n	8003698 <cleanup_stdio+0x10>
 8003694:	f000 fe9c 	bl	80043d0 <_fflush_r>
 8003698:	68a1      	ldr	r1, [r4, #8]
 800369a:	4b08      	ldr	r3, [pc, #32]	@ (80036bc <cleanup_stdio+0x34>)
 800369c:	4299      	cmp	r1, r3
 800369e:	d002      	beq.n	80036a6 <cleanup_stdio+0x1e>
 80036a0:	0020      	movs	r0, r4
 80036a2:	f000 fe95 	bl	80043d0 <_fflush_r>
 80036a6:	68e1      	ldr	r1, [r4, #12]
 80036a8:	4b05      	ldr	r3, [pc, #20]	@ (80036c0 <cleanup_stdio+0x38>)
 80036aa:	4299      	cmp	r1, r3
 80036ac:	d002      	beq.n	80036b4 <cleanup_stdio+0x2c>
 80036ae:	0020      	movs	r0, r4
 80036b0:	f000 fe8e 	bl	80043d0 <_fflush_r>
 80036b4:	bd10      	pop	{r4, pc}
 80036b6:	46c0      	nop			@ (mov r8, r8)
 80036b8:	200001e0 	.word	0x200001e0
 80036bc:	20000248 	.word	0x20000248
 80036c0:	200002b0 	.word	0x200002b0

080036c4 <global_stdio_init.part.0>:
 80036c4:	b510      	push	{r4, lr}
 80036c6:	4b09      	ldr	r3, [pc, #36]	@ (80036ec <global_stdio_init.part.0+0x28>)
 80036c8:	4a09      	ldr	r2, [pc, #36]	@ (80036f0 <global_stdio_init.part.0+0x2c>)
 80036ca:	2104      	movs	r1, #4
 80036cc:	601a      	str	r2, [r3, #0]
 80036ce:	4809      	ldr	r0, [pc, #36]	@ (80036f4 <global_stdio_init.part.0+0x30>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	f7ff ff95 	bl	8003600 <std>
 80036d6:	2201      	movs	r2, #1
 80036d8:	2109      	movs	r1, #9
 80036da:	4807      	ldr	r0, [pc, #28]	@ (80036f8 <global_stdio_init.part.0+0x34>)
 80036dc:	f7ff ff90 	bl	8003600 <std>
 80036e0:	2202      	movs	r2, #2
 80036e2:	2112      	movs	r1, #18
 80036e4:	4805      	ldr	r0, [pc, #20]	@ (80036fc <global_stdio_init.part.0+0x38>)
 80036e6:	f7ff ff8b 	bl	8003600 <std>
 80036ea:	bd10      	pop	{r4, pc}
 80036ec:	20000318 	.word	0x20000318
 80036f0:	0800366d 	.word	0x0800366d
 80036f4:	200001e0 	.word	0x200001e0
 80036f8:	20000248 	.word	0x20000248
 80036fc:	200002b0 	.word	0x200002b0

08003700 <__sfp_lock_acquire>:
 8003700:	b510      	push	{r4, lr}
 8003702:	4802      	ldr	r0, [pc, #8]	@ (800370c <__sfp_lock_acquire+0xc>)
 8003704:	f000 fa1d 	bl	8003b42 <__retarget_lock_acquire_recursive>
 8003708:	bd10      	pop	{r4, pc}
 800370a:	46c0      	nop			@ (mov r8, r8)
 800370c:	20000321 	.word	0x20000321

08003710 <__sfp_lock_release>:
 8003710:	b510      	push	{r4, lr}
 8003712:	4802      	ldr	r0, [pc, #8]	@ (800371c <__sfp_lock_release+0xc>)
 8003714:	f000 fa16 	bl	8003b44 <__retarget_lock_release_recursive>
 8003718:	bd10      	pop	{r4, pc}
 800371a:	46c0      	nop			@ (mov r8, r8)
 800371c:	20000321 	.word	0x20000321

08003720 <__sinit>:
 8003720:	b510      	push	{r4, lr}
 8003722:	0004      	movs	r4, r0
 8003724:	f7ff ffec 	bl	8003700 <__sfp_lock_acquire>
 8003728:	6a23      	ldr	r3, [r4, #32]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d002      	beq.n	8003734 <__sinit+0x14>
 800372e:	f7ff ffef 	bl	8003710 <__sfp_lock_release>
 8003732:	bd10      	pop	{r4, pc}
 8003734:	4b04      	ldr	r3, [pc, #16]	@ (8003748 <__sinit+0x28>)
 8003736:	6223      	str	r3, [r4, #32]
 8003738:	4b04      	ldr	r3, [pc, #16]	@ (800374c <__sinit+0x2c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1f6      	bne.n	800372e <__sinit+0xe>
 8003740:	f7ff ffc0 	bl	80036c4 <global_stdio_init.part.0>
 8003744:	e7f3      	b.n	800372e <__sinit+0xe>
 8003746:	46c0      	nop			@ (mov r8, r8)
 8003748:	08003689 	.word	0x08003689
 800374c:	20000318 	.word	0x20000318

08003750 <_fwalk_sglue>:
 8003750:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003752:	0014      	movs	r4, r2
 8003754:	2600      	movs	r6, #0
 8003756:	9000      	str	r0, [sp, #0]
 8003758:	9101      	str	r1, [sp, #4]
 800375a:	68a5      	ldr	r5, [r4, #8]
 800375c:	6867      	ldr	r7, [r4, #4]
 800375e:	3f01      	subs	r7, #1
 8003760:	d504      	bpl.n	800376c <_fwalk_sglue+0x1c>
 8003762:	6824      	ldr	r4, [r4, #0]
 8003764:	2c00      	cmp	r4, #0
 8003766:	d1f8      	bne.n	800375a <_fwalk_sglue+0xa>
 8003768:	0030      	movs	r0, r6
 800376a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800376c:	89ab      	ldrh	r3, [r5, #12]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d908      	bls.n	8003784 <_fwalk_sglue+0x34>
 8003772:	220e      	movs	r2, #14
 8003774:	5eab      	ldrsh	r3, [r5, r2]
 8003776:	3301      	adds	r3, #1
 8003778:	d004      	beq.n	8003784 <_fwalk_sglue+0x34>
 800377a:	0029      	movs	r1, r5
 800377c:	9800      	ldr	r0, [sp, #0]
 800377e:	9b01      	ldr	r3, [sp, #4]
 8003780:	4798      	blx	r3
 8003782:	4306      	orrs	r6, r0
 8003784:	3568      	adds	r5, #104	@ 0x68
 8003786:	e7ea      	b.n	800375e <_fwalk_sglue+0xe>

08003788 <iprintf>:
 8003788:	b40f      	push	{r0, r1, r2, r3}
 800378a:	b507      	push	{r0, r1, r2, lr}
 800378c:	4905      	ldr	r1, [pc, #20]	@ (80037a4 <iprintf+0x1c>)
 800378e:	ab04      	add	r3, sp, #16
 8003790:	6808      	ldr	r0, [r1, #0]
 8003792:	cb04      	ldmia	r3!, {r2}
 8003794:	6881      	ldr	r1, [r0, #8]
 8003796:	9301      	str	r3, [sp, #4]
 8003798:	f000 fafa 	bl	8003d90 <_vfiprintf_r>
 800379c:	b003      	add	sp, #12
 800379e:	bc08      	pop	{r3}
 80037a0:	b004      	add	sp, #16
 80037a2:	4718      	bx	r3
 80037a4:	20000018 	.word	0x20000018

080037a8 <_puts_r>:
 80037a8:	6a03      	ldr	r3, [r0, #32]
 80037aa:	b570      	push	{r4, r5, r6, lr}
 80037ac:	0005      	movs	r5, r0
 80037ae:	000e      	movs	r6, r1
 80037b0:	6884      	ldr	r4, [r0, #8]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d101      	bne.n	80037ba <_puts_r+0x12>
 80037b6:	f7ff ffb3 	bl	8003720 <__sinit>
 80037ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80037bc:	07db      	lsls	r3, r3, #31
 80037be:	d405      	bmi.n	80037cc <_puts_r+0x24>
 80037c0:	89a3      	ldrh	r3, [r4, #12]
 80037c2:	059b      	lsls	r3, r3, #22
 80037c4:	d402      	bmi.n	80037cc <_puts_r+0x24>
 80037c6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80037c8:	f000 f9bb 	bl	8003b42 <__retarget_lock_acquire_recursive>
 80037cc:	89a3      	ldrh	r3, [r4, #12]
 80037ce:	071b      	lsls	r3, r3, #28
 80037d0:	d502      	bpl.n	80037d8 <_puts_r+0x30>
 80037d2:	6923      	ldr	r3, [r4, #16]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d11f      	bne.n	8003818 <_puts_r+0x70>
 80037d8:	0021      	movs	r1, r4
 80037da:	0028      	movs	r0, r5
 80037dc:	f000 f8d2 	bl	8003984 <__swsetup_r>
 80037e0:	2800      	cmp	r0, #0
 80037e2:	d019      	beq.n	8003818 <_puts_r+0x70>
 80037e4:	2501      	movs	r5, #1
 80037e6:	426d      	negs	r5, r5
 80037e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80037ea:	07db      	lsls	r3, r3, #31
 80037ec:	d405      	bmi.n	80037fa <_puts_r+0x52>
 80037ee:	89a3      	ldrh	r3, [r4, #12]
 80037f0:	059b      	lsls	r3, r3, #22
 80037f2:	d402      	bmi.n	80037fa <_puts_r+0x52>
 80037f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80037f6:	f000 f9a5 	bl	8003b44 <__retarget_lock_release_recursive>
 80037fa:	0028      	movs	r0, r5
 80037fc:	bd70      	pop	{r4, r5, r6, pc}
 80037fe:	3601      	adds	r6, #1
 8003800:	60a3      	str	r3, [r4, #8]
 8003802:	2b00      	cmp	r3, #0
 8003804:	da04      	bge.n	8003810 <_puts_r+0x68>
 8003806:	69a2      	ldr	r2, [r4, #24]
 8003808:	429a      	cmp	r2, r3
 800380a:	dc16      	bgt.n	800383a <_puts_r+0x92>
 800380c:	290a      	cmp	r1, #10
 800380e:	d014      	beq.n	800383a <_puts_r+0x92>
 8003810:	6823      	ldr	r3, [r4, #0]
 8003812:	1c5a      	adds	r2, r3, #1
 8003814:	6022      	str	r2, [r4, #0]
 8003816:	7019      	strb	r1, [r3, #0]
 8003818:	68a3      	ldr	r3, [r4, #8]
 800381a:	7831      	ldrb	r1, [r6, #0]
 800381c:	3b01      	subs	r3, #1
 800381e:	2900      	cmp	r1, #0
 8003820:	d1ed      	bne.n	80037fe <_puts_r+0x56>
 8003822:	60a3      	str	r3, [r4, #8]
 8003824:	2b00      	cmp	r3, #0
 8003826:	da0f      	bge.n	8003848 <_puts_r+0xa0>
 8003828:	0022      	movs	r2, r4
 800382a:	0028      	movs	r0, r5
 800382c:	310a      	adds	r1, #10
 800382e:	f000 f867 	bl	8003900 <__swbuf_r>
 8003832:	3001      	adds	r0, #1
 8003834:	d0d6      	beq.n	80037e4 <_puts_r+0x3c>
 8003836:	250a      	movs	r5, #10
 8003838:	e7d6      	b.n	80037e8 <_puts_r+0x40>
 800383a:	0022      	movs	r2, r4
 800383c:	0028      	movs	r0, r5
 800383e:	f000 f85f 	bl	8003900 <__swbuf_r>
 8003842:	3001      	adds	r0, #1
 8003844:	d1e8      	bne.n	8003818 <_puts_r+0x70>
 8003846:	e7cd      	b.n	80037e4 <_puts_r+0x3c>
 8003848:	6823      	ldr	r3, [r4, #0]
 800384a:	1c5a      	adds	r2, r3, #1
 800384c:	6022      	str	r2, [r4, #0]
 800384e:	220a      	movs	r2, #10
 8003850:	701a      	strb	r2, [r3, #0]
 8003852:	e7f0      	b.n	8003836 <_puts_r+0x8e>

08003854 <puts>:
 8003854:	b510      	push	{r4, lr}
 8003856:	4b03      	ldr	r3, [pc, #12]	@ (8003864 <puts+0x10>)
 8003858:	0001      	movs	r1, r0
 800385a:	6818      	ldr	r0, [r3, #0]
 800385c:	f7ff ffa4 	bl	80037a8 <_puts_r>
 8003860:	bd10      	pop	{r4, pc}
 8003862:	46c0      	nop			@ (mov r8, r8)
 8003864:	20000018 	.word	0x20000018

08003868 <__sread>:
 8003868:	b570      	push	{r4, r5, r6, lr}
 800386a:	000c      	movs	r4, r1
 800386c:	250e      	movs	r5, #14
 800386e:	5f49      	ldrsh	r1, [r1, r5]
 8003870:	f000 f914 	bl	8003a9c <_read_r>
 8003874:	2800      	cmp	r0, #0
 8003876:	db03      	blt.n	8003880 <__sread+0x18>
 8003878:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800387a:	181b      	adds	r3, r3, r0
 800387c:	6563      	str	r3, [r4, #84]	@ 0x54
 800387e:	bd70      	pop	{r4, r5, r6, pc}
 8003880:	89a3      	ldrh	r3, [r4, #12]
 8003882:	4a02      	ldr	r2, [pc, #8]	@ (800388c <__sread+0x24>)
 8003884:	4013      	ands	r3, r2
 8003886:	81a3      	strh	r3, [r4, #12]
 8003888:	e7f9      	b.n	800387e <__sread+0x16>
 800388a:	46c0      	nop			@ (mov r8, r8)
 800388c:	ffffefff 	.word	0xffffefff

08003890 <__swrite>:
 8003890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003892:	001f      	movs	r7, r3
 8003894:	898b      	ldrh	r3, [r1, #12]
 8003896:	0005      	movs	r5, r0
 8003898:	000c      	movs	r4, r1
 800389a:	0016      	movs	r6, r2
 800389c:	05db      	lsls	r3, r3, #23
 800389e:	d505      	bpl.n	80038ac <__swrite+0x1c>
 80038a0:	230e      	movs	r3, #14
 80038a2:	5ec9      	ldrsh	r1, [r1, r3]
 80038a4:	2200      	movs	r2, #0
 80038a6:	2302      	movs	r3, #2
 80038a8:	f000 f8e4 	bl	8003a74 <_lseek_r>
 80038ac:	89a3      	ldrh	r3, [r4, #12]
 80038ae:	4a05      	ldr	r2, [pc, #20]	@ (80038c4 <__swrite+0x34>)
 80038b0:	0028      	movs	r0, r5
 80038b2:	4013      	ands	r3, r2
 80038b4:	81a3      	strh	r3, [r4, #12]
 80038b6:	0032      	movs	r2, r6
 80038b8:	230e      	movs	r3, #14
 80038ba:	5ee1      	ldrsh	r1, [r4, r3]
 80038bc:	003b      	movs	r3, r7
 80038be:	f000 f901 	bl	8003ac4 <_write_r>
 80038c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038c4:	ffffefff 	.word	0xffffefff

080038c8 <__sseek>:
 80038c8:	b570      	push	{r4, r5, r6, lr}
 80038ca:	000c      	movs	r4, r1
 80038cc:	250e      	movs	r5, #14
 80038ce:	5f49      	ldrsh	r1, [r1, r5]
 80038d0:	f000 f8d0 	bl	8003a74 <_lseek_r>
 80038d4:	89a3      	ldrh	r3, [r4, #12]
 80038d6:	1c42      	adds	r2, r0, #1
 80038d8:	d103      	bne.n	80038e2 <__sseek+0x1a>
 80038da:	4a05      	ldr	r2, [pc, #20]	@ (80038f0 <__sseek+0x28>)
 80038dc:	4013      	ands	r3, r2
 80038de:	81a3      	strh	r3, [r4, #12]
 80038e0:	bd70      	pop	{r4, r5, r6, pc}
 80038e2:	2280      	movs	r2, #128	@ 0x80
 80038e4:	0152      	lsls	r2, r2, #5
 80038e6:	4313      	orrs	r3, r2
 80038e8:	81a3      	strh	r3, [r4, #12]
 80038ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80038ec:	e7f8      	b.n	80038e0 <__sseek+0x18>
 80038ee:	46c0      	nop			@ (mov r8, r8)
 80038f0:	ffffefff 	.word	0xffffefff

080038f4 <__sclose>:
 80038f4:	b510      	push	{r4, lr}
 80038f6:	230e      	movs	r3, #14
 80038f8:	5ec9      	ldrsh	r1, [r1, r3]
 80038fa:	f000 f8a9 	bl	8003a50 <_close_r>
 80038fe:	bd10      	pop	{r4, pc}

08003900 <__swbuf_r>:
 8003900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003902:	0006      	movs	r6, r0
 8003904:	000d      	movs	r5, r1
 8003906:	0014      	movs	r4, r2
 8003908:	2800      	cmp	r0, #0
 800390a:	d004      	beq.n	8003916 <__swbuf_r+0x16>
 800390c:	6a03      	ldr	r3, [r0, #32]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <__swbuf_r+0x16>
 8003912:	f7ff ff05 	bl	8003720 <__sinit>
 8003916:	69a3      	ldr	r3, [r4, #24]
 8003918:	60a3      	str	r3, [r4, #8]
 800391a:	89a3      	ldrh	r3, [r4, #12]
 800391c:	071b      	lsls	r3, r3, #28
 800391e:	d502      	bpl.n	8003926 <__swbuf_r+0x26>
 8003920:	6923      	ldr	r3, [r4, #16]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d109      	bne.n	800393a <__swbuf_r+0x3a>
 8003926:	0021      	movs	r1, r4
 8003928:	0030      	movs	r0, r6
 800392a:	f000 f82b 	bl	8003984 <__swsetup_r>
 800392e:	2800      	cmp	r0, #0
 8003930:	d003      	beq.n	800393a <__swbuf_r+0x3a>
 8003932:	2501      	movs	r5, #1
 8003934:	426d      	negs	r5, r5
 8003936:	0028      	movs	r0, r5
 8003938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800393a:	6923      	ldr	r3, [r4, #16]
 800393c:	6820      	ldr	r0, [r4, #0]
 800393e:	b2ef      	uxtb	r7, r5
 8003940:	1ac0      	subs	r0, r0, r3
 8003942:	6963      	ldr	r3, [r4, #20]
 8003944:	b2ed      	uxtb	r5, r5
 8003946:	4283      	cmp	r3, r0
 8003948:	dc05      	bgt.n	8003956 <__swbuf_r+0x56>
 800394a:	0021      	movs	r1, r4
 800394c:	0030      	movs	r0, r6
 800394e:	f000 fd3f 	bl	80043d0 <_fflush_r>
 8003952:	2800      	cmp	r0, #0
 8003954:	d1ed      	bne.n	8003932 <__swbuf_r+0x32>
 8003956:	68a3      	ldr	r3, [r4, #8]
 8003958:	3001      	adds	r0, #1
 800395a:	3b01      	subs	r3, #1
 800395c:	60a3      	str	r3, [r4, #8]
 800395e:	6823      	ldr	r3, [r4, #0]
 8003960:	1c5a      	adds	r2, r3, #1
 8003962:	6022      	str	r2, [r4, #0]
 8003964:	701f      	strb	r7, [r3, #0]
 8003966:	6963      	ldr	r3, [r4, #20]
 8003968:	4283      	cmp	r3, r0
 800396a:	d004      	beq.n	8003976 <__swbuf_r+0x76>
 800396c:	89a3      	ldrh	r3, [r4, #12]
 800396e:	07db      	lsls	r3, r3, #31
 8003970:	d5e1      	bpl.n	8003936 <__swbuf_r+0x36>
 8003972:	2d0a      	cmp	r5, #10
 8003974:	d1df      	bne.n	8003936 <__swbuf_r+0x36>
 8003976:	0021      	movs	r1, r4
 8003978:	0030      	movs	r0, r6
 800397a:	f000 fd29 	bl	80043d0 <_fflush_r>
 800397e:	2800      	cmp	r0, #0
 8003980:	d0d9      	beq.n	8003936 <__swbuf_r+0x36>
 8003982:	e7d6      	b.n	8003932 <__swbuf_r+0x32>

08003984 <__swsetup_r>:
 8003984:	4b2d      	ldr	r3, [pc, #180]	@ (8003a3c <__swsetup_r+0xb8>)
 8003986:	b570      	push	{r4, r5, r6, lr}
 8003988:	0005      	movs	r5, r0
 800398a:	6818      	ldr	r0, [r3, #0]
 800398c:	000c      	movs	r4, r1
 800398e:	2800      	cmp	r0, #0
 8003990:	d004      	beq.n	800399c <__swsetup_r+0x18>
 8003992:	6a03      	ldr	r3, [r0, #32]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d101      	bne.n	800399c <__swsetup_r+0x18>
 8003998:	f7ff fec2 	bl	8003720 <__sinit>
 800399c:	230c      	movs	r3, #12
 800399e:	5ee2      	ldrsh	r2, [r4, r3]
 80039a0:	0713      	lsls	r3, r2, #28
 80039a2:	d423      	bmi.n	80039ec <__swsetup_r+0x68>
 80039a4:	06d3      	lsls	r3, r2, #27
 80039a6:	d407      	bmi.n	80039b8 <__swsetup_r+0x34>
 80039a8:	2309      	movs	r3, #9
 80039aa:	602b      	str	r3, [r5, #0]
 80039ac:	2340      	movs	r3, #64	@ 0x40
 80039ae:	2001      	movs	r0, #1
 80039b0:	4313      	orrs	r3, r2
 80039b2:	81a3      	strh	r3, [r4, #12]
 80039b4:	4240      	negs	r0, r0
 80039b6:	e03a      	b.n	8003a2e <__swsetup_r+0xaa>
 80039b8:	0752      	lsls	r2, r2, #29
 80039ba:	d513      	bpl.n	80039e4 <__swsetup_r+0x60>
 80039bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80039be:	2900      	cmp	r1, #0
 80039c0:	d008      	beq.n	80039d4 <__swsetup_r+0x50>
 80039c2:	0023      	movs	r3, r4
 80039c4:	3344      	adds	r3, #68	@ 0x44
 80039c6:	4299      	cmp	r1, r3
 80039c8:	d002      	beq.n	80039d0 <__swsetup_r+0x4c>
 80039ca:	0028      	movs	r0, r5
 80039cc:	f000 f8bc 	bl	8003b48 <_free_r>
 80039d0:	2300      	movs	r3, #0
 80039d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80039d4:	2224      	movs	r2, #36	@ 0x24
 80039d6:	89a3      	ldrh	r3, [r4, #12]
 80039d8:	4393      	bics	r3, r2
 80039da:	81a3      	strh	r3, [r4, #12]
 80039dc:	2300      	movs	r3, #0
 80039de:	6063      	str	r3, [r4, #4]
 80039e0:	6923      	ldr	r3, [r4, #16]
 80039e2:	6023      	str	r3, [r4, #0]
 80039e4:	2308      	movs	r3, #8
 80039e6:	89a2      	ldrh	r2, [r4, #12]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	81a3      	strh	r3, [r4, #12]
 80039ec:	6923      	ldr	r3, [r4, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10b      	bne.n	8003a0a <__swsetup_r+0x86>
 80039f2:	21a0      	movs	r1, #160	@ 0xa0
 80039f4:	2280      	movs	r2, #128	@ 0x80
 80039f6:	89a3      	ldrh	r3, [r4, #12]
 80039f8:	0089      	lsls	r1, r1, #2
 80039fa:	0092      	lsls	r2, r2, #2
 80039fc:	400b      	ands	r3, r1
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d003      	beq.n	8003a0a <__swsetup_r+0x86>
 8003a02:	0021      	movs	r1, r4
 8003a04:	0028      	movs	r0, r5
 8003a06:	f000 fd39 	bl	800447c <__smakebuf_r>
 8003a0a:	230c      	movs	r3, #12
 8003a0c:	5ee2      	ldrsh	r2, [r4, r3]
 8003a0e:	2101      	movs	r1, #1
 8003a10:	0013      	movs	r3, r2
 8003a12:	400b      	ands	r3, r1
 8003a14:	420a      	tst	r2, r1
 8003a16:	d00b      	beq.n	8003a30 <__swsetup_r+0xac>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60a3      	str	r3, [r4, #8]
 8003a1c:	6963      	ldr	r3, [r4, #20]
 8003a1e:	425b      	negs	r3, r3
 8003a20:	61a3      	str	r3, [r4, #24]
 8003a22:	2000      	movs	r0, #0
 8003a24:	6923      	ldr	r3, [r4, #16]
 8003a26:	4283      	cmp	r3, r0
 8003a28:	d101      	bne.n	8003a2e <__swsetup_r+0xaa>
 8003a2a:	0613      	lsls	r3, r2, #24
 8003a2c:	d4be      	bmi.n	80039ac <__swsetup_r+0x28>
 8003a2e:	bd70      	pop	{r4, r5, r6, pc}
 8003a30:	0791      	lsls	r1, r2, #30
 8003a32:	d400      	bmi.n	8003a36 <__swsetup_r+0xb2>
 8003a34:	6963      	ldr	r3, [r4, #20]
 8003a36:	60a3      	str	r3, [r4, #8]
 8003a38:	e7f3      	b.n	8003a22 <__swsetup_r+0x9e>
 8003a3a:	46c0      	nop			@ (mov r8, r8)
 8003a3c:	20000018 	.word	0x20000018

08003a40 <memset>:
 8003a40:	0003      	movs	r3, r0
 8003a42:	1882      	adds	r2, r0, r2
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d100      	bne.n	8003a4a <memset+0xa>
 8003a48:	4770      	bx	lr
 8003a4a:	7019      	strb	r1, [r3, #0]
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	e7f9      	b.n	8003a44 <memset+0x4>

08003a50 <_close_r>:
 8003a50:	2300      	movs	r3, #0
 8003a52:	b570      	push	{r4, r5, r6, lr}
 8003a54:	4d06      	ldr	r5, [pc, #24]	@ (8003a70 <_close_r+0x20>)
 8003a56:	0004      	movs	r4, r0
 8003a58:	0008      	movs	r0, r1
 8003a5a:	602b      	str	r3, [r5, #0]
 8003a5c:	f7fd fa44 	bl	8000ee8 <_close>
 8003a60:	1c43      	adds	r3, r0, #1
 8003a62:	d103      	bne.n	8003a6c <_close_r+0x1c>
 8003a64:	682b      	ldr	r3, [r5, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d000      	beq.n	8003a6c <_close_r+0x1c>
 8003a6a:	6023      	str	r3, [r4, #0]
 8003a6c:	bd70      	pop	{r4, r5, r6, pc}
 8003a6e:	46c0      	nop			@ (mov r8, r8)
 8003a70:	2000031c 	.word	0x2000031c

08003a74 <_lseek_r>:
 8003a74:	b570      	push	{r4, r5, r6, lr}
 8003a76:	0004      	movs	r4, r0
 8003a78:	0008      	movs	r0, r1
 8003a7a:	0011      	movs	r1, r2
 8003a7c:	001a      	movs	r2, r3
 8003a7e:	2300      	movs	r3, #0
 8003a80:	4d05      	ldr	r5, [pc, #20]	@ (8003a98 <_lseek_r+0x24>)
 8003a82:	602b      	str	r3, [r5, #0]
 8003a84:	f7fd fa51 	bl	8000f2a <_lseek>
 8003a88:	1c43      	adds	r3, r0, #1
 8003a8a:	d103      	bne.n	8003a94 <_lseek_r+0x20>
 8003a8c:	682b      	ldr	r3, [r5, #0]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d000      	beq.n	8003a94 <_lseek_r+0x20>
 8003a92:	6023      	str	r3, [r4, #0]
 8003a94:	bd70      	pop	{r4, r5, r6, pc}
 8003a96:	46c0      	nop			@ (mov r8, r8)
 8003a98:	2000031c 	.word	0x2000031c

08003a9c <_read_r>:
 8003a9c:	b570      	push	{r4, r5, r6, lr}
 8003a9e:	0004      	movs	r4, r0
 8003aa0:	0008      	movs	r0, r1
 8003aa2:	0011      	movs	r1, r2
 8003aa4:	001a      	movs	r2, r3
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	4d05      	ldr	r5, [pc, #20]	@ (8003ac0 <_read_r+0x24>)
 8003aaa:	602b      	str	r3, [r5, #0]
 8003aac:	f7fd f9ff 	bl	8000eae <_read>
 8003ab0:	1c43      	adds	r3, r0, #1
 8003ab2:	d103      	bne.n	8003abc <_read_r+0x20>
 8003ab4:	682b      	ldr	r3, [r5, #0]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d000      	beq.n	8003abc <_read_r+0x20>
 8003aba:	6023      	str	r3, [r4, #0]
 8003abc:	bd70      	pop	{r4, r5, r6, pc}
 8003abe:	46c0      	nop			@ (mov r8, r8)
 8003ac0:	2000031c 	.word	0x2000031c

08003ac4 <_write_r>:
 8003ac4:	b570      	push	{r4, r5, r6, lr}
 8003ac6:	0004      	movs	r4, r0
 8003ac8:	0008      	movs	r0, r1
 8003aca:	0011      	movs	r1, r2
 8003acc:	001a      	movs	r2, r3
 8003ace:	2300      	movs	r3, #0
 8003ad0:	4d05      	ldr	r5, [pc, #20]	@ (8003ae8 <_write_r+0x24>)
 8003ad2:	602b      	str	r3, [r5, #0]
 8003ad4:	f7fc fdac 	bl	8000630 <_write>
 8003ad8:	1c43      	adds	r3, r0, #1
 8003ada:	d103      	bne.n	8003ae4 <_write_r+0x20>
 8003adc:	682b      	ldr	r3, [r5, #0]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d000      	beq.n	8003ae4 <_write_r+0x20>
 8003ae2:	6023      	str	r3, [r4, #0]
 8003ae4:	bd70      	pop	{r4, r5, r6, pc}
 8003ae6:	46c0      	nop			@ (mov r8, r8)
 8003ae8:	2000031c 	.word	0x2000031c

08003aec <__errno>:
 8003aec:	4b01      	ldr	r3, [pc, #4]	@ (8003af4 <__errno+0x8>)
 8003aee:	6818      	ldr	r0, [r3, #0]
 8003af0:	4770      	bx	lr
 8003af2:	46c0      	nop			@ (mov r8, r8)
 8003af4:	20000018 	.word	0x20000018

08003af8 <__libc_init_array>:
 8003af8:	b570      	push	{r4, r5, r6, lr}
 8003afa:	2600      	movs	r6, #0
 8003afc:	4c0c      	ldr	r4, [pc, #48]	@ (8003b30 <__libc_init_array+0x38>)
 8003afe:	4d0d      	ldr	r5, [pc, #52]	@ (8003b34 <__libc_init_array+0x3c>)
 8003b00:	1b64      	subs	r4, r4, r5
 8003b02:	10a4      	asrs	r4, r4, #2
 8003b04:	42a6      	cmp	r6, r4
 8003b06:	d109      	bne.n	8003b1c <__libc_init_array+0x24>
 8003b08:	2600      	movs	r6, #0
 8003b0a:	f000 fd3b 	bl	8004584 <_init>
 8003b0e:	4c0a      	ldr	r4, [pc, #40]	@ (8003b38 <__libc_init_array+0x40>)
 8003b10:	4d0a      	ldr	r5, [pc, #40]	@ (8003b3c <__libc_init_array+0x44>)
 8003b12:	1b64      	subs	r4, r4, r5
 8003b14:	10a4      	asrs	r4, r4, #2
 8003b16:	42a6      	cmp	r6, r4
 8003b18:	d105      	bne.n	8003b26 <__libc_init_array+0x2e>
 8003b1a:	bd70      	pop	{r4, r5, r6, pc}
 8003b1c:	00b3      	lsls	r3, r6, #2
 8003b1e:	58eb      	ldr	r3, [r5, r3]
 8003b20:	4798      	blx	r3
 8003b22:	3601      	adds	r6, #1
 8003b24:	e7ee      	b.n	8003b04 <__libc_init_array+0xc>
 8003b26:	00b3      	lsls	r3, r6, #2
 8003b28:	58eb      	ldr	r3, [r5, r3]
 8003b2a:	4798      	blx	r3
 8003b2c:	3601      	adds	r6, #1
 8003b2e:	e7f2      	b.n	8003b16 <__libc_init_array+0x1e>
 8003b30:	08004834 	.word	0x08004834
 8003b34:	08004834 	.word	0x08004834
 8003b38:	08004838 	.word	0x08004838
 8003b3c:	08004834 	.word	0x08004834

08003b40 <__retarget_lock_init_recursive>:
 8003b40:	4770      	bx	lr

08003b42 <__retarget_lock_acquire_recursive>:
 8003b42:	4770      	bx	lr

08003b44 <__retarget_lock_release_recursive>:
 8003b44:	4770      	bx	lr
	...

08003b48 <_free_r>:
 8003b48:	b570      	push	{r4, r5, r6, lr}
 8003b4a:	0005      	movs	r5, r0
 8003b4c:	1e0c      	subs	r4, r1, #0
 8003b4e:	d010      	beq.n	8003b72 <_free_r+0x2a>
 8003b50:	3c04      	subs	r4, #4
 8003b52:	6823      	ldr	r3, [r4, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	da00      	bge.n	8003b5a <_free_r+0x12>
 8003b58:	18e4      	adds	r4, r4, r3
 8003b5a:	0028      	movs	r0, r5
 8003b5c:	f000 f8e0 	bl	8003d20 <__malloc_lock>
 8003b60:	4a1d      	ldr	r2, [pc, #116]	@ (8003bd8 <_free_r+0x90>)
 8003b62:	6813      	ldr	r3, [r2, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d105      	bne.n	8003b74 <_free_r+0x2c>
 8003b68:	6063      	str	r3, [r4, #4]
 8003b6a:	6014      	str	r4, [r2, #0]
 8003b6c:	0028      	movs	r0, r5
 8003b6e:	f000 f8df 	bl	8003d30 <__malloc_unlock>
 8003b72:	bd70      	pop	{r4, r5, r6, pc}
 8003b74:	42a3      	cmp	r3, r4
 8003b76:	d908      	bls.n	8003b8a <_free_r+0x42>
 8003b78:	6820      	ldr	r0, [r4, #0]
 8003b7a:	1821      	adds	r1, r4, r0
 8003b7c:	428b      	cmp	r3, r1
 8003b7e:	d1f3      	bne.n	8003b68 <_free_r+0x20>
 8003b80:	6819      	ldr	r1, [r3, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	1809      	adds	r1, r1, r0
 8003b86:	6021      	str	r1, [r4, #0]
 8003b88:	e7ee      	b.n	8003b68 <_free_r+0x20>
 8003b8a:	001a      	movs	r2, r3
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <_free_r+0x4e>
 8003b92:	42a3      	cmp	r3, r4
 8003b94:	d9f9      	bls.n	8003b8a <_free_r+0x42>
 8003b96:	6811      	ldr	r1, [r2, #0]
 8003b98:	1850      	adds	r0, r2, r1
 8003b9a:	42a0      	cmp	r0, r4
 8003b9c:	d10b      	bne.n	8003bb6 <_free_r+0x6e>
 8003b9e:	6820      	ldr	r0, [r4, #0]
 8003ba0:	1809      	adds	r1, r1, r0
 8003ba2:	1850      	adds	r0, r2, r1
 8003ba4:	6011      	str	r1, [r2, #0]
 8003ba6:	4283      	cmp	r3, r0
 8003ba8:	d1e0      	bne.n	8003b6c <_free_r+0x24>
 8003baa:	6818      	ldr	r0, [r3, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	1841      	adds	r1, r0, r1
 8003bb0:	6011      	str	r1, [r2, #0]
 8003bb2:	6053      	str	r3, [r2, #4]
 8003bb4:	e7da      	b.n	8003b6c <_free_r+0x24>
 8003bb6:	42a0      	cmp	r0, r4
 8003bb8:	d902      	bls.n	8003bc0 <_free_r+0x78>
 8003bba:	230c      	movs	r3, #12
 8003bbc:	602b      	str	r3, [r5, #0]
 8003bbe:	e7d5      	b.n	8003b6c <_free_r+0x24>
 8003bc0:	6820      	ldr	r0, [r4, #0]
 8003bc2:	1821      	adds	r1, r4, r0
 8003bc4:	428b      	cmp	r3, r1
 8003bc6:	d103      	bne.n	8003bd0 <_free_r+0x88>
 8003bc8:	6819      	ldr	r1, [r3, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	1809      	adds	r1, r1, r0
 8003bce:	6021      	str	r1, [r4, #0]
 8003bd0:	6063      	str	r3, [r4, #4]
 8003bd2:	6054      	str	r4, [r2, #4]
 8003bd4:	e7ca      	b.n	8003b6c <_free_r+0x24>
 8003bd6:	46c0      	nop			@ (mov r8, r8)
 8003bd8:	20000328 	.word	0x20000328

08003bdc <sbrk_aligned>:
 8003bdc:	b570      	push	{r4, r5, r6, lr}
 8003bde:	4e0f      	ldr	r6, [pc, #60]	@ (8003c1c <sbrk_aligned+0x40>)
 8003be0:	000d      	movs	r5, r1
 8003be2:	6831      	ldr	r1, [r6, #0]
 8003be4:	0004      	movs	r4, r0
 8003be6:	2900      	cmp	r1, #0
 8003be8:	d102      	bne.n	8003bf0 <sbrk_aligned+0x14>
 8003bea:	f000 fcad 	bl	8004548 <_sbrk_r>
 8003bee:	6030      	str	r0, [r6, #0]
 8003bf0:	0029      	movs	r1, r5
 8003bf2:	0020      	movs	r0, r4
 8003bf4:	f000 fca8 	bl	8004548 <_sbrk_r>
 8003bf8:	1c43      	adds	r3, r0, #1
 8003bfa:	d103      	bne.n	8003c04 <sbrk_aligned+0x28>
 8003bfc:	2501      	movs	r5, #1
 8003bfe:	426d      	negs	r5, r5
 8003c00:	0028      	movs	r0, r5
 8003c02:	bd70      	pop	{r4, r5, r6, pc}
 8003c04:	2303      	movs	r3, #3
 8003c06:	1cc5      	adds	r5, r0, #3
 8003c08:	439d      	bics	r5, r3
 8003c0a:	42a8      	cmp	r0, r5
 8003c0c:	d0f8      	beq.n	8003c00 <sbrk_aligned+0x24>
 8003c0e:	1a29      	subs	r1, r5, r0
 8003c10:	0020      	movs	r0, r4
 8003c12:	f000 fc99 	bl	8004548 <_sbrk_r>
 8003c16:	3001      	adds	r0, #1
 8003c18:	d1f2      	bne.n	8003c00 <sbrk_aligned+0x24>
 8003c1a:	e7ef      	b.n	8003bfc <sbrk_aligned+0x20>
 8003c1c:	20000324 	.word	0x20000324

08003c20 <_malloc_r>:
 8003c20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c22:	2203      	movs	r2, #3
 8003c24:	1ccb      	adds	r3, r1, #3
 8003c26:	4393      	bics	r3, r2
 8003c28:	3308      	adds	r3, #8
 8003c2a:	0005      	movs	r5, r0
 8003c2c:	001f      	movs	r7, r3
 8003c2e:	2b0c      	cmp	r3, #12
 8003c30:	d234      	bcs.n	8003c9c <_malloc_r+0x7c>
 8003c32:	270c      	movs	r7, #12
 8003c34:	42b9      	cmp	r1, r7
 8003c36:	d833      	bhi.n	8003ca0 <_malloc_r+0x80>
 8003c38:	0028      	movs	r0, r5
 8003c3a:	f000 f871 	bl	8003d20 <__malloc_lock>
 8003c3e:	4e37      	ldr	r6, [pc, #220]	@ (8003d1c <_malloc_r+0xfc>)
 8003c40:	6833      	ldr	r3, [r6, #0]
 8003c42:	001c      	movs	r4, r3
 8003c44:	2c00      	cmp	r4, #0
 8003c46:	d12f      	bne.n	8003ca8 <_malloc_r+0x88>
 8003c48:	0039      	movs	r1, r7
 8003c4a:	0028      	movs	r0, r5
 8003c4c:	f7ff ffc6 	bl	8003bdc <sbrk_aligned>
 8003c50:	0004      	movs	r4, r0
 8003c52:	1c43      	adds	r3, r0, #1
 8003c54:	d15f      	bne.n	8003d16 <_malloc_r+0xf6>
 8003c56:	6834      	ldr	r4, [r6, #0]
 8003c58:	9400      	str	r4, [sp, #0]
 8003c5a:	9b00      	ldr	r3, [sp, #0]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d14a      	bne.n	8003cf6 <_malloc_r+0xd6>
 8003c60:	2c00      	cmp	r4, #0
 8003c62:	d052      	beq.n	8003d0a <_malloc_r+0xea>
 8003c64:	6823      	ldr	r3, [r4, #0]
 8003c66:	0028      	movs	r0, r5
 8003c68:	18e3      	adds	r3, r4, r3
 8003c6a:	9900      	ldr	r1, [sp, #0]
 8003c6c:	9301      	str	r3, [sp, #4]
 8003c6e:	f000 fc6b 	bl	8004548 <_sbrk_r>
 8003c72:	9b01      	ldr	r3, [sp, #4]
 8003c74:	4283      	cmp	r3, r0
 8003c76:	d148      	bne.n	8003d0a <_malloc_r+0xea>
 8003c78:	6823      	ldr	r3, [r4, #0]
 8003c7a:	0028      	movs	r0, r5
 8003c7c:	1aff      	subs	r7, r7, r3
 8003c7e:	0039      	movs	r1, r7
 8003c80:	f7ff ffac 	bl	8003bdc <sbrk_aligned>
 8003c84:	3001      	adds	r0, #1
 8003c86:	d040      	beq.n	8003d0a <_malloc_r+0xea>
 8003c88:	6823      	ldr	r3, [r4, #0]
 8003c8a:	19db      	adds	r3, r3, r7
 8003c8c:	6023      	str	r3, [r4, #0]
 8003c8e:	6833      	ldr	r3, [r6, #0]
 8003c90:	685a      	ldr	r2, [r3, #4]
 8003c92:	2a00      	cmp	r2, #0
 8003c94:	d133      	bne.n	8003cfe <_malloc_r+0xde>
 8003c96:	9b00      	ldr	r3, [sp, #0]
 8003c98:	6033      	str	r3, [r6, #0]
 8003c9a:	e019      	b.n	8003cd0 <_malloc_r+0xb0>
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	dac9      	bge.n	8003c34 <_malloc_r+0x14>
 8003ca0:	230c      	movs	r3, #12
 8003ca2:	602b      	str	r3, [r5, #0]
 8003ca4:	2000      	movs	r0, #0
 8003ca6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ca8:	6821      	ldr	r1, [r4, #0]
 8003caa:	1bc9      	subs	r1, r1, r7
 8003cac:	d420      	bmi.n	8003cf0 <_malloc_r+0xd0>
 8003cae:	290b      	cmp	r1, #11
 8003cb0:	d90a      	bls.n	8003cc8 <_malloc_r+0xa8>
 8003cb2:	19e2      	adds	r2, r4, r7
 8003cb4:	6027      	str	r7, [r4, #0]
 8003cb6:	42a3      	cmp	r3, r4
 8003cb8:	d104      	bne.n	8003cc4 <_malloc_r+0xa4>
 8003cba:	6032      	str	r2, [r6, #0]
 8003cbc:	6863      	ldr	r3, [r4, #4]
 8003cbe:	6011      	str	r1, [r2, #0]
 8003cc0:	6053      	str	r3, [r2, #4]
 8003cc2:	e005      	b.n	8003cd0 <_malloc_r+0xb0>
 8003cc4:	605a      	str	r2, [r3, #4]
 8003cc6:	e7f9      	b.n	8003cbc <_malloc_r+0x9c>
 8003cc8:	6862      	ldr	r2, [r4, #4]
 8003cca:	42a3      	cmp	r3, r4
 8003ccc:	d10e      	bne.n	8003cec <_malloc_r+0xcc>
 8003cce:	6032      	str	r2, [r6, #0]
 8003cd0:	0028      	movs	r0, r5
 8003cd2:	f000 f82d 	bl	8003d30 <__malloc_unlock>
 8003cd6:	0020      	movs	r0, r4
 8003cd8:	2207      	movs	r2, #7
 8003cda:	300b      	adds	r0, #11
 8003cdc:	1d23      	adds	r3, r4, #4
 8003cde:	4390      	bics	r0, r2
 8003ce0:	1ac2      	subs	r2, r0, r3
 8003ce2:	4298      	cmp	r0, r3
 8003ce4:	d0df      	beq.n	8003ca6 <_malloc_r+0x86>
 8003ce6:	1a1b      	subs	r3, r3, r0
 8003ce8:	50a3      	str	r3, [r4, r2]
 8003cea:	e7dc      	b.n	8003ca6 <_malloc_r+0x86>
 8003cec:	605a      	str	r2, [r3, #4]
 8003cee:	e7ef      	b.n	8003cd0 <_malloc_r+0xb0>
 8003cf0:	0023      	movs	r3, r4
 8003cf2:	6864      	ldr	r4, [r4, #4]
 8003cf4:	e7a6      	b.n	8003c44 <_malloc_r+0x24>
 8003cf6:	9c00      	ldr	r4, [sp, #0]
 8003cf8:	6863      	ldr	r3, [r4, #4]
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	e7ad      	b.n	8003c5a <_malloc_r+0x3a>
 8003cfe:	001a      	movs	r2, r3
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	42a3      	cmp	r3, r4
 8003d04:	d1fb      	bne.n	8003cfe <_malloc_r+0xde>
 8003d06:	2300      	movs	r3, #0
 8003d08:	e7da      	b.n	8003cc0 <_malloc_r+0xa0>
 8003d0a:	230c      	movs	r3, #12
 8003d0c:	0028      	movs	r0, r5
 8003d0e:	602b      	str	r3, [r5, #0]
 8003d10:	f000 f80e 	bl	8003d30 <__malloc_unlock>
 8003d14:	e7c6      	b.n	8003ca4 <_malloc_r+0x84>
 8003d16:	6007      	str	r7, [r0, #0]
 8003d18:	e7da      	b.n	8003cd0 <_malloc_r+0xb0>
 8003d1a:	46c0      	nop			@ (mov r8, r8)
 8003d1c:	20000328 	.word	0x20000328

08003d20 <__malloc_lock>:
 8003d20:	b510      	push	{r4, lr}
 8003d22:	4802      	ldr	r0, [pc, #8]	@ (8003d2c <__malloc_lock+0xc>)
 8003d24:	f7ff ff0d 	bl	8003b42 <__retarget_lock_acquire_recursive>
 8003d28:	bd10      	pop	{r4, pc}
 8003d2a:	46c0      	nop			@ (mov r8, r8)
 8003d2c:	20000320 	.word	0x20000320

08003d30 <__malloc_unlock>:
 8003d30:	b510      	push	{r4, lr}
 8003d32:	4802      	ldr	r0, [pc, #8]	@ (8003d3c <__malloc_unlock+0xc>)
 8003d34:	f7ff ff06 	bl	8003b44 <__retarget_lock_release_recursive>
 8003d38:	bd10      	pop	{r4, pc}
 8003d3a:	46c0      	nop			@ (mov r8, r8)
 8003d3c:	20000320 	.word	0x20000320

08003d40 <__sfputc_r>:
 8003d40:	6893      	ldr	r3, [r2, #8]
 8003d42:	b510      	push	{r4, lr}
 8003d44:	3b01      	subs	r3, #1
 8003d46:	6093      	str	r3, [r2, #8]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	da04      	bge.n	8003d56 <__sfputc_r+0x16>
 8003d4c:	6994      	ldr	r4, [r2, #24]
 8003d4e:	42a3      	cmp	r3, r4
 8003d50:	db07      	blt.n	8003d62 <__sfputc_r+0x22>
 8003d52:	290a      	cmp	r1, #10
 8003d54:	d005      	beq.n	8003d62 <__sfputc_r+0x22>
 8003d56:	6813      	ldr	r3, [r2, #0]
 8003d58:	1c58      	adds	r0, r3, #1
 8003d5a:	6010      	str	r0, [r2, #0]
 8003d5c:	7019      	strb	r1, [r3, #0]
 8003d5e:	0008      	movs	r0, r1
 8003d60:	bd10      	pop	{r4, pc}
 8003d62:	f7ff fdcd 	bl	8003900 <__swbuf_r>
 8003d66:	0001      	movs	r1, r0
 8003d68:	e7f9      	b.n	8003d5e <__sfputc_r+0x1e>

08003d6a <__sfputs_r>:
 8003d6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d6c:	0006      	movs	r6, r0
 8003d6e:	000f      	movs	r7, r1
 8003d70:	0014      	movs	r4, r2
 8003d72:	18d5      	adds	r5, r2, r3
 8003d74:	42ac      	cmp	r4, r5
 8003d76:	d101      	bne.n	8003d7c <__sfputs_r+0x12>
 8003d78:	2000      	movs	r0, #0
 8003d7a:	e007      	b.n	8003d8c <__sfputs_r+0x22>
 8003d7c:	7821      	ldrb	r1, [r4, #0]
 8003d7e:	003a      	movs	r2, r7
 8003d80:	0030      	movs	r0, r6
 8003d82:	f7ff ffdd 	bl	8003d40 <__sfputc_r>
 8003d86:	3401      	adds	r4, #1
 8003d88:	1c43      	adds	r3, r0, #1
 8003d8a:	d1f3      	bne.n	8003d74 <__sfputs_r+0xa>
 8003d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003d90 <_vfiprintf_r>:
 8003d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d92:	b0a1      	sub	sp, #132	@ 0x84
 8003d94:	000f      	movs	r7, r1
 8003d96:	0015      	movs	r5, r2
 8003d98:	001e      	movs	r6, r3
 8003d9a:	9003      	str	r0, [sp, #12]
 8003d9c:	2800      	cmp	r0, #0
 8003d9e:	d004      	beq.n	8003daa <_vfiprintf_r+0x1a>
 8003da0:	6a03      	ldr	r3, [r0, #32]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <_vfiprintf_r+0x1a>
 8003da6:	f7ff fcbb 	bl	8003720 <__sinit>
 8003daa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003dac:	07db      	lsls	r3, r3, #31
 8003dae:	d405      	bmi.n	8003dbc <_vfiprintf_r+0x2c>
 8003db0:	89bb      	ldrh	r3, [r7, #12]
 8003db2:	059b      	lsls	r3, r3, #22
 8003db4:	d402      	bmi.n	8003dbc <_vfiprintf_r+0x2c>
 8003db6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003db8:	f7ff fec3 	bl	8003b42 <__retarget_lock_acquire_recursive>
 8003dbc:	89bb      	ldrh	r3, [r7, #12]
 8003dbe:	071b      	lsls	r3, r3, #28
 8003dc0:	d502      	bpl.n	8003dc8 <_vfiprintf_r+0x38>
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d113      	bne.n	8003df0 <_vfiprintf_r+0x60>
 8003dc8:	0039      	movs	r1, r7
 8003dca:	9803      	ldr	r0, [sp, #12]
 8003dcc:	f7ff fdda 	bl	8003984 <__swsetup_r>
 8003dd0:	2800      	cmp	r0, #0
 8003dd2:	d00d      	beq.n	8003df0 <_vfiprintf_r+0x60>
 8003dd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003dd6:	07db      	lsls	r3, r3, #31
 8003dd8:	d503      	bpl.n	8003de2 <_vfiprintf_r+0x52>
 8003dda:	2001      	movs	r0, #1
 8003ddc:	4240      	negs	r0, r0
 8003dde:	b021      	add	sp, #132	@ 0x84
 8003de0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003de2:	89bb      	ldrh	r3, [r7, #12]
 8003de4:	059b      	lsls	r3, r3, #22
 8003de6:	d4f8      	bmi.n	8003dda <_vfiprintf_r+0x4a>
 8003de8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003dea:	f7ff feab 	bl	8003b44 <__retarget_lock_release_recursive>
 8003dee:	e7f4      	b.n	8003dda <_vfiprintf_r+0x4a>
 8003df0:	2300      	movs	r3, #0
 8003df2:	ac08      	add	r4, sp, #32
 8003df4:	6163      	str	r3, [r4, #20]
 8003df6:	3320      	adds	r3, #32
 8003df8:	7663      	strb	r3, [r4, #25]
 8003dfa:	3310      	adds	r3, #16
 8003dfc:	76a3      	strb	r3, [r4, #26]
 8003dfe:	9607      	str	r6, [sp, #28]
 8003e00:	002e      	movs	r6, r5
 8003e02:	7833      	ldrb	r3, [r6, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d001      	beq.n	8003e0c <_vfiprintf_r+0x7c>
 8003e08:	2b25      	cmp	r3, #37	@ 0x25
 8003e0a:	d148      	bne.n	8003e9e <_vfiprintf_r+0x10e>
 8003e0c:	1b73      	subs	r3, r6, r5
 8003e0e:	9305      	str	r3, [sp, #20]
 8003e10:	42ae      	cmp	r6, r5
 8003e12:	d00b      	beq.n	8003e2c <_vfiprintf_r+0x9c>
 8003e14:	002a      	movs	r2, r5
 8003e16:	0039      	movs	r1, r7
 8003e18:	9803      	ldr	r0, [sp, #12]
 8003e1a:	f7ff ffa6 	bl	8003d6a <__sfputs_r>
 8003e1e:	3001      	adds	r0, #1
 8003e20:	d100      	bne.n	8003e24 <_vfiprintf_r+0x94>
 8003e22:	e0ae      	b.n	8003f82 <_vfiprintf_r+0x1f2>
 8003e24:	6963      	ldr	r3, [r4, #20]
 8003e26:	9a05      	ldr	r2, [sp, #20]
 8003e28:	189b      	adds	r3, r3, r2
 8003e2a:	6163      	str	r3, [r4, #20]
 8003e2c:	7833      	ldrb	r3, [r6, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d100      	bne.n	8003e34 <_vfiprintf_r+0xa4>
 8003e32:	e0a6      	b.n	8003f82 <_vfiprintf_r+0x1f2>
 8003e34:	2201      	movs	r2, #1
 8003e36:	2300      	movs	r3, #0
 8003e38:	4252      	negs	r2, r2
 8003e3a:	6062      	str	r2, [r4, #4]
 8003e3c:	a904      	add	r1, sp, #16
 8003e3e:	3254      	adds	r2, #84	@ 0x54
 8003e40:	1852      	adds	r2, r2, r1
 8003e42:	1c75      	adds	r5, r6, #1
 8003e44:	6023      	str	r3, [r4, #0]
 8003e46:	60e3      	str	r3, [r4, #12]
 8003e48:	60a3      	str	r3, [r4, #8]
 8003e4a:	7013      	strb	r3, [r2, #0]
 8003e4c:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003e4e:	4b59      	ldr	r3, [pc, #356]	@ (8003fb4 <_vfiprintf_r+0x224>)
 8003e50:	2205      	movs	r2, #5
 8003e52:	0018      	movs	r0, r3
 8003e54:	7829      	ldrb	r1, [r5, #0]
 8003e56:	9305      	str	r3, [sp, #20]
 8003e58:	f000 fb88 	bl	800456c <memchr>
 8003e5c:	1c6e      	adds	r6, r5, #1
 8003e5e:	2800      	cmp	r0, #0
 8003e60:	d11f      	bne.n	8003ea2 <_vfiprintf_r+0x112>
 8003e62:	6822      	ldr	r2, [r4, #0]
 8003e64:	06d3      	lsls	r3, r2, #27
 8003e66:	d504      	bpl.n	8003e72 <_vfiprintf_r+0xe2>
 8003e68:	2353      	movs	r3, #83	@ 0x53
 8003e6a:	a904      	add	r1, sp, #16
 8003e6c:	185b      	adds	r3, r3, r1
 8003e6e:	2120      	movs	r1, #32
 8003e70:	7019      	strb	r1, [r3, #0]
 8003e72:	0713      	lsls	r3, r2, #28
 8003e74:	d504      	bpl.n	8003e80 <_vfiprintf_r+0xf0>
 8003e76:	2353      	movs	r3, #83	@ 0x53
 8003e78:	a904      	add	r1, sp, #16
 8003e7a:	185b      	adds	r3, r3, r1
 8003e7c:	212b      	movs	r1, #43	@ 0x2b
 8003e7e:	7019      	strb	r1, [r3, #0]
 8003e80:	782b      	ldrb	r3, [r5, #0]
 8003e82:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e84:	d016      	beq.n	8003eb4 <_vfiprintf_r+0x124>
 8003e86:	002e      	movs	r6, r5
 8003e88:	2100      	movs	r1, #0
 8003e8a:	200a      	movs	r0, #10
 8003e8c:	68e3      	ldr	r3, [r4, #12]
 8003e8e:	7832      	ldrb	r2, [r6, #0]
 8003e90:	1c75      	adds	r5, r6, #1
 8003e92:	3a30      	subs	r2, #48	@ 0x30
 8003e94:	2a09      	cmp	r2, #9
 8003e96:	d950      	bls.n	8003f3a <_vfiprintf_r+0x1aa>
 8003e98:	2900      	cmp	r1, #0
 8003e9a:	d111      	bne.n	8003ec0 <_vfiprintf_r+0x130>
 8003e9c:	e017      	b.n	8003ece <_vfiprintf_r+0x13e>
 8003e9e:	3601      	adds	r6, #1
 8003ea0:	e7af      	b.n	8003e02 <_vfiprintf_r+0x72>
 8003ea2:	9b05      	ldr	r3, [sp, #20]
 8003ea4:	6822      	ldr	r2, [r4, #0]
 8003ea6:	1ac0      	subs	r0, r0, r3
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	4083      	lsls	r3, r0
 8003eac:	4313      	orrs	r3, r2
 8003eae:	0035      	movs	r5, r6
 8003eb0:	6023      	str	r3, [r4, #0]
 8003eb2:	e7cc      	b.n	8003e4e <_vfiprintf_r+0xbe>
 8003eb4:	9b07      	ldr	r3, [sp, #28]
 8003eb6:	1d19      	adds	r1, r3, #4
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	9107      	str	r1, [sp, #28]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	db01      	blt.n	8003ec4 <_vfiprintf_r+0x134>
 8003ec0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003ec2:	e004      	b.n	8003ece <_vfiprintf_r+0x13e>
 8003ec4:	425b      	negs	r3, r3
 8003ec6:	60e3      	str	r3, [r4, #12]
 8003ec8:	2302      	movs	r3, #2
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	6023      	str	r3, [r4, #0]
 8003ece:	7833      	ldrb	r3, [r6, #0]
 8003ed0:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ed2:	d10c      	bne.n	8003eee <_vfiprintf_r+0x15e>
 8003ed4:	7873      	ldrb	r3, [r6, #1]
 8003ed6:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ed8:	d134      	bne.n	8003f44 <_vfiprintf_r+0x1b4>
 8003eda:	9b07      	ldr	r3, [sp, #28]
 8003edc:	3602      	adds	r6, #2
 8003ede:	1d1a      	adds	r2, r3, #4
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	9207      	str	r2, [sp, #28]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	da01      	bge.n	8003eec <_vfiprintf_r+0x15c>
 8003ee8:	2301      	movs	r3, #1
 8003eea:	425b      	negs	r3, r3
 8003eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8003eee:	4d32      	ldr	r5, [pc, #200]	@ (8003fb8 <_vfiprintf_r+0x228>)
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	0028      	movs	r0, r5
 8003ef4:	7831      	ldrb	r1, [r6, #0]
 8003ef6:	f000 fb39 	bl	800456c <memchr>
 8003efa:	2800      	cmp	r0, #0
 8003efc:	d006      	beq.n	8003f0c <_vfiprintf_r+0x17c>
 8003efe:	2340      	movs	r3, #64	@ 0x40
 8003f00:	1b40      	subs	r0, r0, r5
 8003f02:	4083      	lsls	r3, r0
 8003f04:	6822      	ldr	r2, [r4, #0]
 8003f06:	3601      	adds	r6, #1
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	6023      	str	r3, [r4, #0]
 8003f0c:	7831      	ldrb	r1, [r6, #0]
 8003f0e:	2206      	movs	r2, #6
 8003f10:	482a      	ldr	r0, [pc, #168]	@ (8003fbc <_vfiprintf_r+0x22c>)
 8003f12:	1c75      	adds	r5, r6, #1
 8003f14:	7621      	strb	r1, [r4, #24]
 8003f16:	f000 fb29 	bl	800456c <memchr>
 8003f1a:	2800      	cmp	r0, #0
 8003f1c:	d040      	beq.n	8003fa0 <_vfiprintf_r+0x210>
 8003f1e:	4b28      	ldr	r3, [pc, #160]	@ (8003fc0 <_vfiprintf_r+0x230>)
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d122      	bne.n	8003f6a <_vfiprintf_r+0x1da>
 8003f24:	2207      	movs	r2, #7
 8003f26:	9b07      	ldr	r3, [sp, #28]
 8003f28:	3307      	adds	r3, #7
 8003f2a:	4393      	bics	r3, r2
 8003f2c:	3308      	adds	r3, #8
 8003f2e:	9307      	str	r3, [sp, #28]
 8003f30:	6963      	ldr	r3, [r4, #20]
 8003f32:	9a04      	ldr	r2, [sp, #16]
 8003f34:	189b      	adds	r3, r3, r2
 8003f36:	6163      	str	r3, [r4, #20]
 8003f38:	e762      	b.n	8003e00 <_vfiprintf_r+0x70>
 8003f3a:	4343      	muls	r3, r0
 8003f3c:	002e      	movs	r6, r5
 8003f3e:	2101      	movs	r1, #1
 8003f40:	189b      	adds	r3, r3, r2
 8003f42:	e7a4      	b.n	8003e8e <_vfiprintf_r+0xfe>
 8003f44:	2300      	movs	r3, #0
 8003f46:	200a      	movs	r0, #10
 8003f48:	0019      	movs	r1, r3
 8003f4a:	3601      	adds	r6, #1
 8003f4c:	6063      	str	r3, [r4, #4]
 8003f4e:	7832      	ldrb	r2, [r6, #0]
 8003f50:	1c75      	adds	r5, r6, #1
 8003f52:	3a30      	subs	r2, #48	@ 0x30
 8003f54:	2a09      	cmp	r2, #9
 8003f56:	d903      	bls.n	8003f60 <_vfiprintf_r+0x1d0>
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d0c8      	beq.n	8003eee <_vfiprintf_r+0x15e>
 8003f5c:	9109      	str	r1, [sp, #36]	@ 0x24
 8003f5e:	e7c6      	b.n	8003eee <_vfiprintf_r+0x15e>
 8003f60:	4341      	muls	r1, r0
 8003f62:	002e      	movs	r6, r5
 8003f64:	2301      	movs	r3, #1
 8003f66:	1889      	adds	r1, r1, r2
 8003f68:	e7f1      	b.n	8003f4e <_vfiprintf_r+0x1be>
 8003f6a:	aa07      	add	r2, sp, #28
 8003f6c:	9200      	str	r2, [sp, #0]
 8003f6e:	0021      	movs	r1, r4
 8003f70:	003a      	movs	r2, r7
 8003f72:	4b14      	ldr	r3, [pc, #80]	@ (8003fc4 <_vfiprintf_r+0x234>)
 8003f74:	9803      	ldr	r0, [sp, #12]
 8003f76:	e000      	b.n	8003f7a <_vfiprintf_r+0x1ea>
 8003f78:	bf00      	nop
 8003f7a:	9004      	str	r0, [sp, #16]
 8003f7c:	9b04      	ldr	r3, [sp, #16]
 8003f7e:	3301      	adds	r3, #1
 8003f80:	d1d6      	bne.n	8003f30 <_vfiprintf_r+0x1a0>
 8003f82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f84:	07db      	lsls	r3, r3, #31
 8003f86:	d405      	bmi.n	8003f94 <_vfiprintf_r+0x204>
 8003f88:	89bb      	ldrh	r3, [r7, #12]
 8003f8a:	059b      	lsls	r3, r3, #22
 8003f8c:	d402      	bmi.n	8003f94 <_vfiprintf_r+0x204>
 8003f8e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003f90:	f7ff fdd8 	bl	8003b44 <__retarget_lock_release_recursive>
 8003f94:	89bb      	ldrh	r3, [r7, #12]
 8003f96:	065b      	lsls	r3, r3, #25
 8003f98:	d500      	bpl.n	8003f9c <_vfiprintf_r+0x20c>
 8003f9a:	e71e      	b.n	8003dda <_vfiprintf_r+0x4a>
 8003f9c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003f9e:	e71e      	b.n	8003dde <_vfiprintf_r+0x4e>
 8003fa0:	aa07      	add	r2, sp, #28
 8003fa2:	9200      	str	r2, [sp, #0]
 8003fa4:	0021      	movs	r1, r4
 8003fa6:	003a      	movs	r2, r7
 8003fa8:	4b06      	ldr	r3, [pc, #24]	@ (8003fc4 <_vfiprintf_r+0x234>)
 8003faa:	9803      	ldr	r0, [sp, #12]
 8003fac:	f000 f87c 	bl	80040a8 <_printf_i>
 8003fb0:	e7e3      	b.n	8003f7a <_vfiprintf_r+0x1ea>
 8003fb2:	46c0      	nop			@ (mov r8, r8)
 8003fb4:	080047f8 	.word	0x080047f8
 8003fb8:	080047fe 	.word	0x080047fe
 8003fbc:	08004802 	.word	0x08004802
 8003fc0:	00000000 	.word	0x00000000
 8003fc4:	08003d6b 	.word	0x08003d6b

08003fc8 <_printf_common>:
 8003fc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fca:	0016      	movs	r6, r2
 8003fcc:	9301      	str	r3, [sp, #4]
 8003fce:	688a      	ldr	r2, [r1, #8]
 8003fd0:	690b      	ldr	r3, [r1, #16]
 8003fd2:	000c      	movs	r4, r1
 8003fd4:	9000      	str	r0, [sp, #0]
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	da00      	bge.n	8003fdc <_printf_common+0x14>
 8003fda:	0013      	movs	r3, r2
 8003fdc:	0022      	movs	r2, r4
 8003fde:	6033      	str	r3, [r6, #0]
 8003fe0:	3243      	adds	r2, #67	@ 0x43
 8003fe2:	7812      	ldrb	r2, [r2, #0]
 8003fe4:	2a00      	cmp	r2, #0
 8003fe6:	d001      	beq.n	8003fec <_printf_common+0x24>
 8003fe8:	3301      	adds	r3, #1
 8003fea:	6033      	str	r3, [r6, #0]
 8003fec:	6823      	ldr	r3, [r4, #0]
 8003fee:	069b      	lsls	r3, r3, #26
 8003ff0:	d502      	bpl.n	8003ff8 <_printf_common+0x30>
 8003ff2:	6833      	ldr	r3, [r6, #0]
 8003ff4:	3302      	adds	r3, #2
 8003ff6:	6033      	str	r3, [r6, #0]
 8003ff8:	6822      	ldr	r2, [r4, #0]
 8003ffa:	2306      	movs	r3, #6
 8003ffc:	0015      	movs	r5, r2
 8003ffe:	401d      	ands	r5, r3
 8004000:	421a      	tst	r2, r3
 8004002:	d027      	beq.n	8004054 <_printf_common+0x8c>
 8004004:	0023      	movs	r3, r4
 8004006:	3343      	adds	r3, #67	@ 0x43
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	1e5a      	subs	r2, r3, #1
 800400c:	4193      	sbcs	r3, r2
 800400e:	6822      	ldr	r2, [r4, #0]
 8004010:	0692      	lsls	r2, r2, #26
 8004012:	d430      	bmi.n	8004076 <_printf_common+0xae>
 8004014:	0022      	movs	r2, r4
 8004016:	9901      	ldr	r1, [sp, #4]
 8004018:	9800      	ldr	r0, [sp, #0]
 800401a:	9d08      	ldr	r5, [sp, #32]
 800401c:	3243      	adds	r2, #67	@ 0x43
 800401e:	47a8      	blx	r5
 8004020:	3001      	adds	r0, #1
 8004022:	d025      	beq.n	8004070 <_printf_common+0xa8>
 8004024:	2206      	movs	r2, #6
 8004026:	6823      	ldr	r3, [r4, #0]
 8004028:	2500      	movs	r5, #0
 800402a:	4013      	ands	r3, r2
 800402c:	2b04      	cmp	r3, #4
 800402e:	d105      	bne.n	800403c <_printf_common+0x74>
 8004030:	6833      	ldr	r3, [r6, #0]
 8004032:	68e5      	ldr	r5, [r4, #12]
 8004034:	1aed      	subs	r5, r5, r3
 8004036:	43eb      	mvns	r3, r5
 8004038:	17db      	asrs	r3, r3, #31
 800403a:	401d      	ands	r5, r3
 800403c:	68a3      	ldr	r3, [r4, #8]
 800403e:	6922      	ldr	r2, [r4, #16]
 8004040:	4293      	cmp	r3, r2
 8004042:	dd01      	ble.n	8004048 <_printf_common+0x80>
 8004044:	1a9b      	subs	r3, r3, r2
 8004046:	18ed      	adds	r5, r5, r3
 8004048:	2600      	movs	r6, #0
 800404a:	42b5      	cmp	r5, r6
 800404c:	d120      	bne.n	8004090 <_printf_common+0xc8>
 800404e:	2000      	movs	r0, #0
 8004050:	e010      	b.n	8004074 <_printf_common+0xac>
 8004052:	3501      	adds	r5, #1
 8004054:	68e3      	ldr	r3, [r4, #12]
 8004056:	6832      	ldr	r2, [r6, #0]
 8004058:	1a9b      	subs	r3, r3, r2
 800405a:	42ab      	cmp	r3, r5
 800405c:	ddd2      	ble.n	8004004 <_printf_common+0x3c>
 800405e:	0022      	movs	r2, r4
 8004060:	2301      	movs	r3, #1
 8004062:	9901      	ldr	r1, [sp, #4]
 8004064:	9800      	ldr	r0, [sp, #0]
 8004066:	9f08      	ldr	r7, [sp, #32]
 8004068:	3219      	adds	r2, #25
 800406a:	47b8      	blx	r7
 800406c:	3001      	adds	r0, #1
 800406e:	d1f0      	bne.n	8004052 <_printf_common+0x8a>
 8004070:	2001      	movs	r0, #1
 8004072:	4240      	negs	r0, r0
 8004074:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004076:	2030      	movs	r0, #48	@ 0x30
 8004078:	18e1      	adds	r1, r4, r3
 800407a:	3143      	adds	r1, #67	@ 0x43
 800407c:	7008      	strb	r0, [r1, #0]
 800407e:	0021      	movs	r1, r4
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	3145      	adds	r1, #69	@ 0x45
 8004084:	7809      	ldrb	r1, [r1, #0]
 8004086:	18a2      	adds	r2, r4, r2
 8004088:	3243      	adds	r2, #67	@ 0x43
 800408a:	3302      	adds	r3, #2
 800408c:	7011      	strb	r1, [r2, #0]
 800408e:	e7c1      	b.n	8004014 <_printf_common+0x4c>
 8004090:	0022      	movs	r2, r4
 8004092:	2301      	movs	r3, #1
 8004094:	9901      	ldr	r1, [sp, #4]
 8004096:	9800      	ldr	r0, [sp, #0]
 8004098:	9f08      	ldr	r7, [sp, #32]
 800409a:	321a      	adds	r2, #26
 800409c:	47b8      	blx	r7
 800409e:	3001      	adds	r0, #1
 80040a0:	d0e6      	beq.n	8004070 <_printf_common+0xa8>
 80040a2:	3601      	adds	r6, #1
 80040a4:	e7d1      	b.n	800404a <_printf_common+0x82>
	...

080040a8 <_printf_i>:
 80040a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040aa:	b08b      	sub	sp, #44	@ 0x2c
 80040ac:	9206      	str	r2, [sp, #24]
 80040ae:	000a      	movs	r2, r1
 80040b0:	3243      	adds	r2, #67	@ 0x43
 80040b2:	9307      	str	r3, [sp, #28]
 80040b4:	9005      	str	r0, [sp, #20]
 80040b6:	9203      	str	r2, [sp, #12]
 80040b8:	7e0a      	ldrb	r2, [r1, #24]
 80040ba:	000c      	movs	r4, r1
 80040bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80040be:	2a78      	cmp	r2, #120	@ 0x78
 80040c0:	d809      	bhi.n	80040d6 <_printf_i+0x2e>
 80040c2:	2a62      	cmp	r2, #98	@ 0x62
 80040c4:	d80b      	bhi.n	80040de <_printf_i+0x36>
 80040c6:	2a00      	cmp	r2, #0
 80040c8:	d100      	bne.n	80040cc <_printf_i+0x24>
 80040ca:	e0bc      	b.n	8004246 <_printf_i+0x19e>
 80040cc:	497b      	ldr	r1, [pc, #492]	@ (80042bc <_printf_i+0x214>)
 80040ce:	9104      	str	r1, [sp, #16]
 80040d0:	2a58      	cmp	r2, #88	@ 0x58
 80040d2:	d100      	bne.n	80040d6 <_printf_i+0x2e>
 80040d4:	e090      	b.n	80041f8 <_printf_i+0x150>
 80040d6:	0025      	movs	r5, r4
 80040d8:	3542      	adds	r5, #66	@ 0x42
 80040da:	702a      	strb	r2, [r5, #0]
 80040dc:	e022      	b.n	8004124 <_printf_i+0x7c>
 80040de:	0010      	movs	r0, r2
 80040e0:	3863      	subs	r0, #99	@ 0x63
 80040e2:	2815      	cmp	r0, #21
 80040e4:	d8f7      	bhi.n	80040d6 <_printf_i+0x2e>
 80040e6:	f7fc f80d 	bl	8000104 <__gnu_thumb1_case_shi>
 80040ea:	0016      	.short	0x0016
 80040ec:	fff6001f 	.word	0xfff6001f
 80040f0:	fff6fff6 	.word	0xfff6fff6
 80040f4:	001ffff6 	.word	0x001ffff6
 80040f8:	fff6fff6 	.word	0xfff6fff6
 80040fc:	fff6fff6 	.word	0xfff6fff6
 8004100:	003600a1 	.word	0x003600a1
 8004104:	fff60080 	.word	0xfff60080
 8004108:	00b2fff6 	.word	0x00b2fff6
 800410c:	0036fff6 	.word	0x0036fff6
 8004110:	fff6fff6 	.word	0xfff6fff6
 8004114:	0084      	.short	0x0084
 8004116:	0025      	movs	r5, r4
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	3542      	adds	r5, #66	@ 0x42
 800411c:	1d11      	adds	r1, r2, #4
 800411e:	6019      	str	r1, [r3, #0]
 8004120:	6813      	ldr	r3, [r2, #0]
 8004122:	702b      	strb	r3, [r5, #0]
 8004124:	2301      	movs	r3, #1
 8004126:	e0a0      	b.n	800426a <_printf_i+0x1c2>
 8004128:	6818      	ldr	r0, [r3, #0]
 800412a:	6809      	ldr	r1, [r1, #0]
 800412c:	1d02      	adds	r2, r0, #4
 800412e:	060d      	lsls	r5, r1, #24
 8004130:	d50b      	bpl.n	800414a <_printf_i+0xa2>
 8004132:	6806      	ldr	r6, [r0, #0]
 8004134:	601a      	str	r2, [r3, #0]
 8004136:	2e00      	cmp	r6, #0
 8004138:	da03      	bge.n	8004142 <_printf_i+0x9a>
 800413a:	232d      	movs	r3, #45	@ 0x2d
 800413c:	9a03      	ldr	r2, [sp, #12]
 800413e:	4276      	negs	r6, r6
 8004140:	7013      	strb	r3, [r2, #0]
 8004142:	4b5e      	ldr	r3, [pc, #376]	@ (80042bc <_printf_i+0x214>)
 8004144:	270a      	movs	r7, #10
 8004146:	9304      	str	r3, [sp, #16]
 8004148:	e018      	b.n	800417c <_printf_i+0xd4>
 800414a:	6806      	ldr	r6, [r0, #0]
 800414c:	601a      	str	r2, [r3, #0]
 800414e:	0649      	lsls	r1, r1, #25
 8004150:	d5f1      	bpl.n	8004136 <_printf_i+0x8e>
 8004152:	b236      	sxth	r6, r6
 8004154:	e7ef      	b.n	8004136 <_printf_i+0x8e>
 8004156:	6808      	ldr	r0, [r1, #0]
 8004158:	6819      	ldr	r1, [r3, #0]
 800415a:	c940      	ldmia	r1!, {r6}
 800415c:	0605      	lsls	r5, r0, #24
 800415e:	d402      	bmi.n	8004166 <_printf_i+0xbe>
 8004160:	0640      	lsls	r0, r0, #25
 8004162:	d500      	bpl.n	8004166 <_printf_i+0xbe>
 8004164:	b2b6      	uxth	r6, r6
 8004166:	6019      	str	r1, [r3, #0]
 8004168:	4b54      	ldr	r3, [pc, #336]	@ (80042bc <_printf_i+0x214>)
 800416a:	270a      	movs	r7, #10
 800416c:	9304      	str	r3, [sp, #16]
 800416e:	2a6f      	cmp	r2, #111	@ 0x6f
 8004170:	d100      	bne.n	8004174 <_printf_i+0xcc>
 8004172:	3f02      	subs	r7, #2
 8004174:	0023      	movs	r3, r4
 8004176:	2200      	movs	r2, #0
 8004178:	3343      	adds	r3, #67	@ 0x43
 800417a:	701a      	strb	r2, [r3, #0]
 800417c:	6863      	ldr	r3, [r4, #4]
 800417e:	60a3      	str	r3, [r4, #8]
 8004180:	2b00      	cmp	r3, #0
 8004182:	db03      	blt.n	800418c <_printf_i+0xe4>
 8004184:	2104      	movs	r1, #4
 8004186:	6822      	ldr	r2, [r4, #0]
 8004188:	438a      	bics	r2, r1
 800418a:	6022      	str	r2, [r4, #0]
 800418c:	2e00      	cmp	r6, #0
 800418e:	d102      	bne.n	8004196 <_printf_i+0xee>
 8004190:	9d03      	ldr	r5, [sp, #12]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00c      	beq.n	80041b0 <_printf_i+0x108>
 8004196:	9d03      	ldr	r5, [sp, #12]
 8004198:	0030      	movs	r0, r6
 800419a:	0039      	movs	r1, r7
 800419c:	f7fc f842 	bl	8000224 <__aeabi_uidivmod>
 80041a0:	9b04      	ldr	r3, [sp, #16]
 80041a2:	3d01      	subs	r5, #1
 80041a4:	5c5b      	ldrb	r3, [r3, r1]
 80041a6:	702b      	strb	r3, [r5, #0]
 80041a8:	0033      	movs	r3, r6
 80041aa:	0006      	movs	r6, r0
 80041ac:	429f      	cmp	r7, r3
 80041ae:	d9f3      	bls.n	8004198 <_printf_i+0xf0>
 80041b0:	2f08      	cmp	r7, #8
 80041b2:	d109      	bne.n	80041c8 <_printf_i+0x120>
 80041b4:	6823      	ldr	r3, [r4, #0]
 80041b6:	07db      	lsls	r3, r3, #31
 80041b8:	d506      	bpl.n	80041c8 <_printf_i+0x120>
 80041ba:	6862      	ldr	r2, [r4, #4]
 80041bc:	6923      	ldr	r3, [r4, #16]
 80041be:	429a      	cmp	r2, r3
 80041c0:	dc02      	bgt.n	80041c8 <_printf_i+0x120>
 80041c2:	2330      	movs	r3, #48	@ 0x30
 80041c4:	3d01      	subs	r5, #1
 80041c6:	702b      	strb	r3, [r5, #0]
 80041c8:	9b03      	ldr	r3, [sp, #12]
 80041ca:	1b5b      	subs	r3, r3, r5
 80041cc:	6123      	str	r3, [r4, #16]
 80041ce:	9b07      	ldr	r3, [sp, #28]
 80041d0:	0021      	movs	r1, r4
 80041d2:	9300      	str	r3, [sp, #0]
 80041d4:	9805      	ldr	r0, [sp, #20]
 80041d6:	9b06      	ldr	r3, [sp, #24]
 80041d8:	aa09      	add	r2, sp, #36	@ 0x24
 80041da:	f7ff fef5 	bl	8003fc8 <_printf_common>
 80041de:	3001      	adds	r0, #1
 80041e0:	d148      	bne.n	8004274 <_printf_i+0x1cc>
 80041e2:	2001      	movs	r0, #1
 80041e4:	4240      	negs	r0, r0
 80041e6:	b00b      	add	sp, #44	@ 0x2c
 80041e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041ea:	2220      	movs	r2, #32
 80041ec:	6809      	ldr	r1, [r1, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	6022      	str	r2, [r4, #0]
 80041f2:	2278      	movs	r2, #120	@ 0x78
 80041f4:	4932      	ldr	r1, [pc, #200]	@ (80042c0 <_printf_i+0x218>)
 80041f6:	9104      	str	r1, [sp, #16]
 80041f8:	0021      	movs	r1, r4
 80041fa:	3145      	adds	r1, #69	@ 0x45
 80041fc:	700a      	strb	r2, [r1, #0]
 80041fe:	6819      	ldr	r1, [r3, #0]
 8004200:	6822      	ldr	r2, [r4, #0]
 8004202:	c940      	ldmia	r1!, {r6}
 8004204:	0610      	lsls	r0, r2, #24
 8004206:	d402      	bmi.n	800420e <_printf_i+0x166>
 8004208:	0650      	lsls	r0, r2, #25
 800420a:	d500      	bpl.n	800420e <_printf_i+0x166>
 800420c:	b2b6      	uxth	r6, r6
 800420e:	6019      	str	r1, [r3, #0]
 8004210:	07d3      	lsls	r3, r2, #31
 8004212:	d502      	bpl.n	800421a <_printf_i+0x172>
 8004214:	2320      	movs	r3, #32
 8004216:	4313      	orrs	r3, r2
 8004218:	6023      	str	r3, [r4, #0]
 800421a:	2e00      	cmp	r6, #0
 800421c:	d001      	beq.n	8004222 <_printf_i+0x17a>
 800421e:	2710      	movs	r7, #16
 8004220:	e7a8      	b.n	8004174 <_printf_i+0xcc>
 8004222:	2220      	movs	r2, #32
 8004224:	6823      	ldr	r3, [r4, #0]
 8004226:	4393      	bics	r3, r2
 8004228:	6023      	str	r3, [r4, #0]
 800422a:	e7f8      	b.n	800421e <_printf_i+0x176>
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	680d      	ldr	r5, [r1, #0]
 8004230:	1d10      	adds	r0, r2, #4
 8004232:	6949      	ldr	r1, [r1, #20]
 8004234:	6018      	str	r0, [r3, #0]
 8004236:	6813      	ldr	r3, [r2, #0]
 8004238:	062e      	lsls	r6, r5, #24
 800423a:	d501      	bpl.n	8004240 <_printf_i+0x198>
 800423c:	6019      	str	r1, [r3, #0]
 800423e:	e002      	b.n	8004246 <_printf_i+0x19e>
 8004240:	066d      	lsls	r5, r5, #25
 8004242:	d5fb      	bpl.n	800423c <_printf_i+0x194>
 8004244:	8019      	strh	r1, [r3, #0]
 8004246:	2300      	movs	r3, #0
 8004248:	9d03      	ldr	r5, [sp, #12]
 800424a:	6123      	str	r3, [r4, #16]
 800424c:	e7bf      	b.n	80041ce <_printf_i+0x126>
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	1d11      	adds	r1, r2, #4
 8004252:	6019      	str	r1, [r3, #0]
 8004254:	6815      	ldr	r5, [r2, #0]
 8004256:	2100      	movs	r1, #0
 8004258:	0028      	movs	r0, r5
 800425a:	6862      	ldr	r2, [r4, #4]
 800425c:	f000 f986 	bl	800456c <memchr>
 8004260:	2800      	cmp	r0, #0
 8004262:	d001      	beq.n	8004268 <_printf_i+0x1c0>
 8004264:	1b40      	subs	r0, r0, r5
 8004266:	6060      	str	r0, [r4, #4]
 8004268:	6863      	ldr	r3, [r4, #4]
 800426a:	6123      	str	r3, [r4, #16]
 800426c:	2300      	movs	r3, #0
 800426e:	9a03      	ldr	r2, [sp, #12]
 8004270:	7013      	strb	r3, [r2, #0]
 8004272:	e7ac      	b.n	80041ce <_printf_i+0x126>
 8004274:	002a      	movs	r2, r5
 8004276:	6923      	ldr	r3, [r4, #16]
 8004278:	9906      	ldr	r1, [sp, #24]
 800427a:	9805      	ldr	r0, [sp, #20]
 800427c:	9d07      	ldr	r5, [sp, #28]
 800427e:	47a8      	blx	r5
 8004280:	3001      	adds	r0, #1
 8004282:	d0ae      	beq.n	80041e2 <_printf_i+0x13a>
 8004284:	6823      	ldr	r3, [r4, #0]
 8004286:	079b      	lsls	r3, r3, #30
 8004288:	d415      	bmi.n	80042b6 <_printf_i+0x20e>
 800428a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800428c:	68e0      	ldr	r0, [r4, #12]
 800428e:	4298      	cmp	r0, r3
 8004290:	daa9      	bge.n	80041e6 <_printf_i+0x13e>
 8004292:	0018      	movs	r0, r3
 8004294:	e7a7      	b.n	80041e6 <_printf_i+0x13e>
 8004296:	0022      	movs	r2, r4
 8004298:	2301      	movs	r3, #1
 800429a:	9906      	ldr	r1, [sp, #24]
 800429c:	9805      	ldr	r0, [sp, #20]
 800429e:	9e07      	ldr	r6, [sp, #28]
 80042a0:	3219      	adds	r2, #25
 80042a2:	47b0      	blx	r6
 80042a4:	3001      	adds	r0, #1
 80042a6:	d09c      	beq.n	80041e2 <_printf_i+0x13a>
 80042a8:	3501      	adds	r5, #1
 80042aa:	68e3      	ldr	r3, [r4, #12]
 80042ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042ae:	1a9b      	subs	r3, r3, r2
 80042b0:	42ab      	cmp	r3, r5
 80042b2:	dcf0      	bgt.n	8004296 <_printf_i+0x1ee>
 80042b4:	e7e9      	b.n	800428a <_printf_i+0x1e2>
 80042b6:	2500      	movs	r5, #0
 80042b8:	e7f7      	b.n	80042aa <_printf_i+0x202>
 80042ba:	46c0      	nop			@ (mov r8, r8)
 80042bc:	08004809 	.word	0x08004809
 80042c0:	0800481a 	.word	0x0800481a

080042c4 <__sflush_r>:
 80042c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042c6:	220c      	movs	r2, #12
 80042c8:	5e8b      	ldrsh	r3, [r1, r2]
 80042ca:	0005      	movs	r5, r0
 80042cc:	000c      	movs	r4, r1
 80042ce:	071a      	lsls	r2, r3, #28
 80042d0:	d456      	bmi.n	8004380 <__sflush_r+0xbc>
 80042d2:	684a      	ldr	r2, [r1, #4]
 80042d4:	2a00      	cmp	r2, #0
 80042d6:	dc02      	bgt.n	80042de <__sflush_r+0x1a>
 80042d8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80042da:	2a00      	cmp	r2, #0
 80042dc:	dd4e      	ble.n	800437c <__sflush_r+0xb8>
 80042de:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80042e0:	2f00      	cmp	r7, #0
 80042e2:	d04b      	beq.n	800437c <__sflush_r+0xb8>
 80042e4:	2200      	movs	r2, #0
 80042e6:	2080      	movs	r0, #128	@ 0x80
 80042e8:	682e      	ldr	r6, [r5, #0]
 80042ea:	602a      	str	r2, [r5, #0]
 80042ec:	001a      	movs	r2, r3
 80042ee:	0140      	lsls	r0, r0, #5
 80042f0:	6a21      	ldr	r1, [r4, #32]
 80042f2:	4002      	ands	r2, r0
 80042f4:	4203      	tst	r3, r0
 80042f6:	d033      	beq.n	8004360 <__sflush_r+0x9c>
 80042f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80042fa:	89a3      	ldrh	r3, [r4, #12]
 80042fc:	075b      	lsls	r3, r3, #29
 80042fe:	d506      	bpl.n	800430e <__sflush_r+0x4a>
 8004300:	6863      	ldr	r3, [r4, #4]
 8004302:	1ad2      	subs	r2, r2, r3
 8004304:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <__sflush_r+0x4a>
 800430a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800430c:	1ad2      	subs	r2, r2, r3
 800430e:	2300      	movs	r3, #0
 8004310:	0028      	movs	r0, r5
 8004312:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004314:	6a21      	ldr	r1, [r4, #32]
 8004316:	47b8      	blx	r7
 8004318:	89a2      	ldrh	r2, [r4, #12]
 800431a:	1c43      	adds	r3, r0, #1
 800431c:	d106      	bne.n	800432c <__sflush_r+0x68>
 800431e:	6829      	ldr	r1, [r5, #0]
 8004320:	291d      	cmp	r1, #29
 8004322:	d846      	bhi.n	80043b2 <__sflush_r+0xee>
 8004324:	4b29      	ldr	r3, [pc, #164]	@ (80043cc <__sflush_r+0x108>)
 8004326:	410b      	asrs	r3, r1
 8004328:	07db      	lsls	r3, r3, #31
 800432a:	d442      	bmi.n	80043b2 <__sflush_r+0xee>
 800432c:	2300      	movs	r3, #0
 800432e:	6063      	str	r3, [r4, #4]
 8004330:	6923      	ldr	r3, [r4, #16]
 8004332:	6023      	str	r3, [r4, #0]
 8004334:	04d2      	lsls	r2, r2, #19
 8004336:	d505      	bpl.n	8004344 <__sflush_r+0x80>
 8004338:	1c43      	adds	r3, r0, #1
 800433a:	d102      	bne.n	8004342 <__sflush_r+0x7e>
 800433c:	682b      	ldr	r3, [r5, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d100      	bne.n	8004344 <__sflush_r+0x80>
 8004342:	6560      	str	r0, [r4, #84]	@ 0x54
 8004344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004346:	602e      	str	r6, [r5, #0]
 8004348:	2900      	cmp	r1, #0
 800434a:	d017      	beq.n	800437c <__sflush_r+0xb8>
 800434c:	0023      	movs	r3, r4
 800434e:	3344      	adds	r3, #68	@ 0x44
 8004350:	4299      	cmp	r1, r3
 8004352:	d002      	beq.n	800435a <__sflush_r+0x96>
 8004354:	0028      	movs	r0, r5
 8004356:	f7ff fbf7 	bl	8003b48 <_free_r>
 800435a:	2300      	movs	r3, #0
 800435c:	6363      	str	r3, [r4, #52]	@ 0x34
 800435e:	e00d      	b.n	800437c <__sflush_r+0xb8>
 8004360:	2301      	movs	r3, #1
 8004362:	0028      	movs	r0, r5
 8004364:	47b8      	blx	r7
 8004366:	0002      	movs	r2, r0
 8004368:	1c43      	adds	r3, r0, #1
 800436a:	d1c6      	bne.n	80042fa <__sflush_r+0x36>
 800436c:	682b      	ldr	r3, [r5, #0]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d0c3      	beq.n	80042fa <__sflush_r+0x36>
 8004372:	2b1d      	cmp	r3, #29
 8004374:	d001      	beq.n	800437a <__sflush_r+0xb6>
 8004376:	2b16      	cmp	r3, #22
 8004378:	d11a      	bne.n	80043b0 <__sflush_r+0xec>
 800437a:	602e      	str	r6, [r5, #0]
 800437c:	2000      	movs	r0, #0
 800437e:	e01e      	b.n	80043be <__sflush_r+0xfa>
 8004380:	690e      	ldr	r6, [r1, #16]
 8004382:	2e00      	cmp	r6, #0
 8004384:	d0fa      	beq.n	800437c <__sflush_r+0xb8>
 8004386:	680f      	ldr	r7, [r1, #0]
 8004388:	600e      	str	r6, [r1, #0]
 800438a:	1bba      	subs	r2, r7, r6
 800438c:	9201      	str	r2, [sp, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	079b      	lsls	r3, r3, #30
 8004392:	d100      	bne.n	8004396 <__sflush_r+0xd2>
 8004394:	694a      	ldr	r2, [r1, #20]
 8004396:	60a2      	str	r2, [r4, #8]
 8004398:	9b01      	ldr	r3, [sp, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	ddee      	ble.n	800437c <__sflush_r+0xb8>
 800439e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80043a0:	0032      	movs	r2, r6
 80043a2:	001f      	movs	r7, r3
 80043a4:	0028      	movs	r0, r5
 80043a6:	9b01      	ldr	r3, [sp, #4]
 80043a8:	6a21      	ldr	r1, [r4, #32]
 80043aa:	47b8      	blx	r7
 80043ac:	2800      	cmp	r0, #0
 80043ae:	dc07      	bgt.n	80043c0 <__sflush_r+0xfc>
 80043b0:	89a2      	ldrh	r2, [r4, #12]
 80043b2:	2340      	movs	r3, #64	@ 0x40
 80043b4:	2001      	movs	r0, #1
 80043b6:	4313      	orrs	r3, r2
 80043b8:	b21b      	sxth	r3, r3
 80043ba:	81a3      	strh	r3, [r4, #12]
 80043bc:	4240      	negs	r0, r0
 80043be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043c0:	9b01      	ldr	r3, [sp, #4]
 80043c2:	1836      	adds	r6, r6, r0
 80043c4:	1a1b      	subs	r3, r3, r0
 80043c6:	9301      	str	r3, [sp, #4]
 80043c8:	e7e6      	b.n	8004398 <__sflush_r+0xd4>
 80043ca:	46c0      	nop			@ (mov r8, r8)
 80043cc:	dfbffffe 	.word	0xdfbffffe

080043d0 <_fflush_r>:
 80043d0:	690b      	ldr	r3, [r1, #16]
 80043d2:	b570      	push	{r4, r5, r6, lr}
 80043d4:	0005      	movs	r5, r0
 80043d6:	000c      	movs	r4, r1
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d102      	bne.n	80043e2 <_fflush_r+0x12>
 80043dc:	2500      	movs	r5, #0
 80043de:	0028      	movs	r0, r5
 80043e0:	bd70      	pop	{r4, r5, r6, pc}
 80043e2:	2800      	cmp	r0, #0
 80043e4:	d004      	beq.n	80043f0 <_fflush_r+0x20>
 80043e6:	6a03      	ldr	r3, [r0, #32]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <_fflush_r+0x20>
 80043ec:	f7ff f998 	bl	8003720 <__sinit>
 80043f0:	220c      	movs	r2, #12
 80043f2:	5ea3      	ldrsh	r3, [r4, r2]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d0f1      	beq.n	80043dc <_fflush_r+0xc>
 80043f8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80043fa:	07d2      	lsls	r2, r2, #31
 80043fc:	d404      	bmi.n	8004408 <_fflush_r+0x38>
 80043fe:	059b      	lsls	r3, r3, #22
 8004400:	d402      	bmi.n	8004408 <_fflush_r+0x38>
 8004402:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004404:	f7ff fb9d 	bl	8003b42 <__retarget_lock_acquire_recursive>
 8004408:	0028      	movs	r0, r5
 800440a:	0021      	movs	r1, r4
 800440c:	f7ff ff5a 	bl	80042c4 <__sflush_r>
 8004410:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004412:	0005      	movs	r5, r0
 8004414:	07db      	lsls	r3, r3, #31
 8004416:	d4e2      	bmi.n	80043de <_fflush_r+0xe>
 8004418:	89a3      	ldrh	r3, [r4, #12]
 800441a:	059b      	lsls	r3, r3, #22
 800441c:	d4df      	bmi.n	80043de <_fflush_r+0xe>
 800441e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004420:	f7ff fb90 	bl	8003b44 <__retarget_lock_release_recursive>
 8004424:	e7db      	b.n	80043de <_fflush_r+0xe>
	...

08004428 <__swhatbuf_r>:
 8004428:	b570      	push	{r4, r5, r6, lr}
 800442a:	000e      	movs	r6, r1
 800442c:	001d      	movs	r5, r3
 800442e:	230e      	movs	r3, #14
 8004430:	5ec9      	ldrsh	r1, [r1, r3]
 8004432:	0014      	movs	r4, r2
 8004434:	b096      	sub	sp, #88	@ 0x58
 8004436:	2900      	cmp	r1, #0
 8004438:	da0c      	bge.n	8004454 <__swhatbuf_r+0x2c>
 800443a:	89b2      	ldrh	r2, [r6, #12]
 800443c:	2380      	movs	r3, #128	@ 0x80
 800443e:	0011      	movs	r1, r2
 8004440:	4019      	ands	r1, r3
 8004442:	421a      	tst	r2, r3
 8004444:	d114      	bne.n	8004470 <__swhatbuf_r+0x48>
 8004446:	2380      	movs	r3, #128	@ 0x80
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	2000      	movs	r0, #0
 800444c:	6029      	str	r1, [r5, #0]
 800444e:	6023      	str	r3, [r4, #0]
 8004450:	b016      	add	sp, #88	@ 0x58
 8004452:	bd70      	pop	{r4, r5, r6, pc}
 8004454:	466a      	mov	r2, sp
 8004456:	f000 f853 	bl	8004500 <_fstat_r>
 800445a:	2800      	cmp	r0, #0
 800445c:	dbed      	blt.n	800443a <__swhatbuf_r+0x12>
 800445e:	23f0      	movs	r3, #240	@ 0xf0
 8004460:	9901      	ldr	r1, [sp, #4]
 8004462:	021b      	lsls	r3, r3, #8
 8004464:	4019      	ands	r1, r3
 8004466:	4b04      	ldr	r3, [pc, #16]	@ (8004478 <__swhatbuf_r+0x50>)
 8004468:	18c9      	adds	r1, r1, r3
 800446a:	424b      	negs	r3, r1
 800446c:	4159      	adcs	r1, r3
 800446e:	e7ea      	b.n	8004446 <__swhatbuf_r+0x1e>
 8004470:	2100      	movs	r1, #0
 8004472:	2340      	movs	r3, #64	@ 0x40
 8004474:	e7e9      	b.n	800444a <__swhatbuf_r+0x22>
 8004476:	46c0      	nop			@ (mov r8, r8)
 8004478:	ffffe000 	.word	0xffffe000

0800447c <__smakebuf_r>:
 800447c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800447e:	2602      	movs	r6, #2
 8004480:	898b      	ldrh	r3, [r1, #12]
 8004482:	0005      	movs	r5, r0
 8004484:	000c      	movs	r4, r1
 8004486:	b085      	sub	sp, #20
 8004488:	4233      	tst	r3, r6
 800448a:	d007      	beq.n	800449c <__smakebuf_r+0x20>
 800448c:	0023      	movs	r3, r4
 800448e:	3347      	adds	r3, #71	@ 0x47
 8004490:	6023      	str	r3, [r4, #0]
 8004492:	6123      	str	r3, [r4, #16]
 8004494:	2301      	movs	r3, #1
 8004496:	6163      	str	r3, [r4, #20]
 8004498:	b005      	add	sp, #20
 800449a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800449c:	ab03      	add	r3, sp, #12
 800449e:	aa02      	add	r2, sp, #8
 80044a0:	f7ff ffc2 	bl	8004428 <__swhatbuf_r>
 80044a4:	9f02      	ldr	r7, [sp, #8]
 80044a6:	9001      	str	r0, [sp, #4]
 80044a8:	0039      	movs	r1, r7
 80044aa:	0028      	movs	r0, r5
 80044ac:	f7ff fbb8 	bl	8003c20 <_malloc_r>
 80044b0:	2800      	cmp	r0, #0
 80044b2:	d108      	bne.n	80044c6 <__smakebuf_r+0x4a>
 80044b4:	220c      	movs	r2, #12
 80044b6:	5ea3      	ldrsh	r3, [r4, r2]
 80044b8:	059a      	lsls	r2, r3, #22
 80044ba:	d4ed      	bmi.n	8004498 <__smakebuf_r+0x1c>
 80044bc:	2203      	movs	r2, #3
 80044be:	4393      	bics	r3, r2
 80044c0:	431e      	orrs	r6, r3
 80044c2:	81a6      	strh	r6, [r4, #12]
 80044c4:	e7e2      	b.n	800448c <__smakebuf_r+0x10>
 80044c6:	2380      	movs	r3, #128	@ 0x80
 80044c8:	89a2      	ldrh	r2, [r4, #12]
 80044ca:	6020      	str	r0, [r4, #0]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	81a3      	strh	r3, [r4, #12]
 80044d0:	9b03      	ldr	r3, [sp, #12]
 80044d2:	6120      	str	r0, [r4, #16]
 80044d4:	6167      	str	r7, [r4, #20]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00c      	beq.n	80044f4 <__smakebuf_r+0x78>
 80044da:	0028      	movs	r0, r5
 80044dc:	230e      	movs	r3, #14
 80044de:	5ee1      	ldrsh	r1, [r4, r3]
 80044e0:	f000 f820 	bl	8004524 <_isatty_r>
 80044e4:	2800      	cmp	r0, #0
 80044e6:	d005      	beq.n	80044f4 <__smakebuf_r+0x78>
 80044e8:	2303      	movs	r3, #3
 80044ea:	89a2      	ldrh	r2, [r4, #12]
 80044ec:	439a      	bics	r2, r3
 80044ee:	3b02      	subs	r3, #2
 80044f0:	4313      	orrs	r3, r2
 80044f2:	81a3      	strh	r3, [r4, #12]
 80044f4:	89a3      	ldrh	r3, [r4, #12]
 80044f6:	9a01      	ldr	r2, [sp, #4]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	81a3      	strh	r3, [r4, #12]
 80044fc:	e7cc      	b.n	8004498 <__smakebuf_r+0x1c>
	...

08004500 <_fstat_r>:
 8004500:	2300      	movs	r3, #0
 8004502:	b570      	push	{r4, r5, r6, lr}
 8004504:	4d06      	ldr	r5, [pc, #24]	@ (8004520 <_fstat_r+0x20>)
 8004506:	0004      	movs	r4, r0
 8004508:	0008      	movs	r0, r1
 800450a:	0011      	movs	r1, r2
 800450c:	602b      	str	r3, [r5, #0]
 800450e:	f7fc fcf5 	bl	8000efc <_fstat>
 8004512:	1c43      	adds	r3, r0, #1
 8004514:	d103      	bne.n	800451e <_fstat_r+0x1e>
 8004516:	682b      	ldr	r3, [r5, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d000      	beq.n	800451e <_fstat_r+0x1e>
 800451c:	6023      	str	r3, [r4, #0]
 800451e:	bd70      	pop	{r4, r5, r6, pc}
 8004520:	2000031c 	.word	0x2000031c

08004524 <_isatty_r>:
 8004524:	2300      	movs	r3, #0
 8004526:	b570      	push	{r4, r5, r6, lr}
 8004528:	4d06      	ldr	r5, [pc, #24]	@ (8004544 <_isatty_r+0x20>)
 800452a:	0004      	movs	r4, r0
 800452c:	0008      	movs	r0, r1
 800452e:	602b      	str	r3, [r5, #0]
 8004530:	f7fc fcf2 	bl	8000f18 <_isatty>
 8004534:	1c43      	adds	r3, r0, #1
 8004536:	d103      	bne.n	8004540 <_isatty_r+0x1c>
 8004538:	682b      	ldr	r3, [r5, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d000      	beq.n	8004540 <_isatty_r+0x1c>
 800453e:	6023      	str	r3, [r4, #0]
 8004540:	bd70      	pop	{r4, r5, r6, pc}
 8004542:	46c0      	nop			@ (mov r8, r8)
 8004544:	2000031c 	.word	0x2000031c

08004548 <_sbrk_r>:
 8004548:	2300      	movs	r3, #0
 800454a:	b570      	push	{r4, r5, r6, lr}
 800454c:	4d06      	ldr	r5, [pc, #24]	@ (8004568 <_sbrk_r+0x20>)
 800454e:	0004      	movs	r4, r0
 8004550:	0008      	movs	r0, r1
 8004552:	602b      	str	r3, [r5, #0]
 8004554:	f7fc fcf4 	bl	8000f40 <_sbrk>
 8004558:	1c43      	adds	r3, r0, #1
 800455a:	d103      	bne.n	8004564 <_sbrk_r+0x1c>
 800455c:	682b      	ldr	r3, [r5, #0]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d000      	beq.n	8004564 <_sbrk_r+0x1c>
 8004562:	6023      	str	r3, [r4, #0]
 8004564:	bd70      	pop	{r4, r5, r6, pc}
 8004566:	46c0      	nop			@ (mov r8, r8)
 8004568:	2000031c 	.word	0x2000031c

0800456c <memchr>:
 800456c:	b2c9      	uxtb	r1, r1
 800456e:	1882      	adds	r2, r0, r2
 8004570:	4290      	cmp	r0, r2
 8004572:	d101      	bne.n	8004578 <memchr+0xc>
 8004574:	2000      	movs	r0, #0
 8004576:	4770      	bx	lr
 8004578:	7803      	ldrb	r3, [r0, #0]
 800457a:	428b      	cmp	r3, r1
 800457c:	d0fb      	beq.n	8004576 <memchr+0xa>
 800457e:	3001      	adds	r0, #1
 8004580:	e7f6      	b.n	8004570 <memchr+0x4>
	...

08004584 <_init>:
 8004584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004586:	46c0      	nop			@ (mov r8, r8)
 8004588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800458a:	bc08      	pop	{r3}
 800458c:	469e      	mov	lr, r3
 800458e:	4770      	bx	lr

08004590 <_fini>:
 8004590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004592:	46c0      	nop			@ (mov r8, r8)
 8004594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004596:	bc08      	pop	{r3}
 8004598:	469e      	mov	lr, r3
 800459a:	4770      	bx	lr
