m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Documents/FPGA_Project/SDRAM/sim
vaxi_stream_insert_header
Z0 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 [_J0Eh0;UeG:SmH6NLWAM0
I8TR;fi3Yhg`lPA6F1Y1Fh1
Z1 dC:/Users/Chen/Desktop/axi_stream_insert_header/sim
w1672599027
8C:/Users/Chen/Desktop/axi_stream_insert_header/rtl/axi_stream_insert_header.v
FC:/Users/Chen/Desktop/axi_stream_insert_header/rtl/axi_stream_insert_header.v
L0 2
Z2 OL;L;10.6c;65
Z3 !s108 1672627906.000000
!s107 C:/Users/Chen/Desktop/axi_stream_insert_header/rtl/axi_stream_insert_header.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Chen/Desktop/axi_stream_insert_header/rtl/axi_stream_insert_header.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 tCvgOpt 0
vtb_axi_stream
R0
r1
!s85 0
31
!i10b 1
!s100 enR`]2SHMQb0aCe^><zHW3
IN1S=RVNKPlUQLDjc5=DR?2
R1
w1672577311
8C:/Users/Chen/Desktop/axi_stream_insert_header/tb/tb_axi_stream.v
FC:/Users/Chen/Desktop/axi_stream_insert_header/tb/tb_axi_stream.v
L0 2
R2
!s108 1672577316.000000
!s107 C:/Users/Chen/Desktop/axi_stream_insert_header/tb/tb_axi_stream.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Chen/Desktop/axi_stream_insert_header/tb/tb_axi_stream.v|
!i113 0
R4
R5
vtb_axi_stream_insert_header
R0
r1
!s85 0
31
!i10b 1
!s100 h7dcWSUCD=SU^6g_mA4_<1
IKPzo8`2XCd1j[g`iU7`Hc2
R1
w1672627899
8C:/Users/Chen/Desktop/axi_stream_insert_header/tb/tb_axi_stream_insert_header.v
FC:/Users/Chen/Desktop/axi_stream_insert_header/tb/tb_axi_stream_insert_header.v
L0 3
R2
R3
!s107 C:/Users/Chen/Desktop/axi_stream_insert_header/tb/tb_axi_stream_insert_header.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Chen/Desktop/axi_stream_insert_header/tb/tb_axi_stream_insert_header.v|
!i113 0
R4
R5
