// Seed: 541853008
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7
);
  initial begin : LABEL_0
    wait (1 == id_4);
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd29,
    parameter id_8 = 32'd36
) (
    output wire id_0,
    output uwire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply1 _id_5,
    output tri1 id_6,
    input uwire id_7,
    inout tri1 _id_8
);
  wire [id_8 : id_5] id_10;
  logic [1 : -1] id_11 = -1 == 1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_2,
      id_7,
      id_2,
      id_7,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
