{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587748330658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587748330663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 13:12:10 2020 " "Processing started: Fri Apr 24 13:12:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587748330663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748330663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uwuMachine -c uwuMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off uwuMachine -c uwuMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748330663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587748331201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587748331201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uwumachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uwumachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uwuMachine-seq " "Found design unit 1: uwuMachine-seq" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587748338805 ""} { "Info" "ISGN_ENTITY_NAME" "1 uwuMachine " "Found entity 1: uwuMachine" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587748338805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uwuMachine " "Elaborating entity \"uwuMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587748338836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 uwuMachine.vhd(41) " "VHDL Process Statement warning at uwuMachine.vhd(41): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587748338837 "|uwuMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 uwuMachine.vhd(41) " "VHDL Process Statement warning at uwuMachine.vhd(41): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587748338837 "|uwuMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 uwuMachine.vhd(48) " "VHDL Process Statement warning at uwuMachine.vhd(48): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587748338837 "|uwuMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 uwuMachine.vhd(48) " "VHDL Process Statement warning at uwuMachine.vhd(48): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587748338837 "|uwuMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 uwuMachine.vhd(54) " "VHDL Process Statement warning at uwuMachine.vhd(54): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587748338838 "|uwuMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 uwuMachine.vhd(54) " "VHDL Process Statement warning at uwuMachine.vhd(54): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587748338838 "|uwuMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 uwuMachine.vhd(60) " "VHDL Process Statement warning at uwuMachine.vhd(60): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587748338838 "|uwuMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 uwuMachine.vhd(60) " "VHDL Process Statement warning at uwuMachine.vhd(60): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587748338838 "|uwuMachine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p0 uwuMachine.vhd(39) " "VHDL Process Statement warning at uwuMachine.vhd(39): inferring latch(es) for signal or variable \"p0\", which holds its previous value in one or more paths through the process" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587748338838 "|uwuMachine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p1 uwuMachine.vhd(39) " "VHDL Process Statement warning at uwuMachine.vhd(39): inferring latch(es) for signal or variable \"p1\", which holds its previous value in one or more paths through the process" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587748338838 "|uwuMachine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p2 uwuMachine.vhd(39) " "VHDL Process Statement warning at uwuMachine.vhd(39): inferring latch(es) for signal or variable \"p2\", which holds its previous value in one or more paths through the process" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587748338838 "|uwuMachine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p3 uwuMachine.vhd(39) " "VHDL Process Statement warning at uwuMachine.vhd(39): inferring latch(es) for signal or variable \"p3\", which holds its previous value in one or more paths through the process" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587748338838 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3\[0\] uwuMachine.vhd(39) " "Inferred latch for \"p3\[0\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3\[1\] uwuMachine.vhd(39) " "Inferred latch for \"p3\[1\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3\[2\] uwuMachine.vhd(39) " "Inferred latch for \"p3\[2\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3\[3\] uwuMachine.vhd(39) " "Inferred latch for \"p3\[3\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3\[4\] uwuMachine.vhd(39) " "Inferred latch for \"p3\[4\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3\[5\] uwuMachine.vhd(39) " "Inferred latch for \"p3\[5\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3\[6\] uwuMachine.vhd(39) " "Inferred latch for \"p3\[6\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[0\] uwuMachine.vhd(39) " "Inferred latch for \"p2\[0\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[1\] uwuMachine.vhd(39) " "Inferred latch for \"p2\[1\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[2\] uwuMachine.vhd(39) " "Inferred latch for \"p2\[2\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[3\] uwuMachine.vhd(39) " "Inferred latch for \"p2\[3\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[4\] uwuMachine.vhd(39) " "Inferred latch for \"p2\[4\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[5\] uwuMachine.vhd(39) " "Inferred latch for \"p2\[5\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[6\] uwuMachine.vhd(39) " "Inferred latch for \"p2\[6\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[0\] uwuMachine.vhd(39) " "Inferred latch for \"p1\[0\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[1\] uwuMachine.vhd(39) " "Inferred latch for \"p1\[1\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[2\] uwuMachine.vhd(39) " "Inferred latch for \"p1\[2\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[3\] uwuMachine.vhd(39) " "Inferred latch for \"p1\[3\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[4\] uwuMachine.vhd(39) " "Inferred latch for \"p1\[4\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338839 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[5\] uwuMachine.vhd(39) " "Inferred latch for \"p1\[5\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338840 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[6\] uwuMachine.vhd(39) " "Inferred latch for \"p1\[6\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338840 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[0\] uwuMachine.vhd(39) " "Inferred latch for \"p0\[0\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338840 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[1\] uwuMachine.vhd(39) " "Inferred latch for \"p0\[1\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338840 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[2\] uwuMachine.vhd(39) " "Inferred latch for \"p0\[2\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338840 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[3\] uwuMachine.vhd(39) " "Inferred latch for \"p0\[3\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338840 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[4\] uwuMachine.vhd(39) " "Inferred latch for \"p0\[4\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338840 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[5\] uwuMachine.vhd(39) " "Inferred latch for \"p0\[5\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338840 "|uwuMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[6\] uwuMachine.vhd(39) " "Inferred latch for \"p0\[6\]\" at uwuMachine.vhd(39)" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748338840 "|uwuMachine"}
{ "Warning" "WSGN_SEARCH_FILE" "jk_ff.vhd 2 1 " "Using design file jk_ff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FF-seq " "Found design unit 1: JK_FF-seq" {  } { { "jk_ff.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/jk_ff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587748338862 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Found entity 1: JK_FF" {  } { { "jk_ff.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587748338862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587748338862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_FF JK_FF:jk0 " "Elaborating entity \"JK_FF\" for hierarchy \"JK_FF:jk0\"" {  } { { "uwuMachine.vhd" "jk0" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587748338863 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "uwuMachine.vhd" "" { Text "C:/Users/kaize/Desktop/Spring 2020/Digital Circuits/Final/uwuMachine.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587748339132 "|uwuMachine|HEX2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587748339132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587748339174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587748339448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587748339448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587748339476 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587748339476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587748339476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587748339476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587748339486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 13:12:19 2020 " "Processing ended: Fri Apr 24 13:12:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587748339486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587748339486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587748339486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587748339486 ""}
