#Timing report of worst 83 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.len[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n224.in[2] (.names)                                              1.338     4.398
n224.out[0] (.names)                                             0.261     4.659
SR.len[0].D[0] (.latch)                                          1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 2
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n411.in[3] (.names)                                              1.338     4.398
n411.out[0] (.names)                                             0.261     4.659
SR.master_data[0].D[0] (.latch)                                  1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[0].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 3
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SC.divider[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n299.in[1] (.names)                                              1.338     4.398
n299.out[0] (.names)                                             0.261     4.659
SC.divider[1].D[0] (.latch)                                      1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.divider[1].clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 4
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SC.divider[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n294.in[0] (.names)                                              1.338     4.398
n294.out[0] (.names)                                             0.261     4.659
SC.divider[0].D[0] (.latch)                                      1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.divider[0].clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 5
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ctrl[7].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n259.in[3] (.names)                                              1.338     4.398
n259.out[0] (.names)                                             0.261     4.659
ctrl[7].D[0] (.latch)                                            1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ctrl[7].clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 6
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ctrl[6].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n254.in[3] (.names)                                              1.338     4.398
n254.out[0] (.names)                                             0.261     4.659
ctrl[6].D[0] (.latch)                                            1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ctrl[6].clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 7
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ctrl[5].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n249.in[3] (.names)                                              1.338     4.398
n249.out[0] (.names)                                             0.261     4.659
ctrl[5].D[0] (.latch)                                            1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ctrl[5].clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 8
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ctrl[4].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n244.in[3] (.names)                                              1.338     4.398
n244.out[0] (.names)                                             0.261     4.659
ctrl[4].D[0] (.latch)                                            1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ctrl[4].clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 9
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ctrl[3].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n239.in[3] (.names)                                              1.338     4.398
n239.out[0] (.names)                                             0.261     4.659
ctrl[3].D[0] (.latch)                                            1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ctrl[3].clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 10
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.len[2].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n234.in[3] (.names)                                              1.338     4.398
n234.out[0] (.names)                                             0.261     4.659
SR.len[2].D[0] (.latch)                                          1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 11
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.len[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n229.in[3] (.names)                                              1.338     4.398
n229.out[0] (.names)                                             0.261     4.659
SR.len[1].D[0] (.latch)                                          1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 12
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n416.in[3] (.names)                                              1.338     4.398
n416.out[0] (.names)                                             0.261     4.659
SR.master_data[1].D[0] (.latch)                                  1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[1].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 13
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[7].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n219.in[2] (.names)                                              1.338     4.398
n219.out[0] (.names)                                             0.261     4.659
ss[7].D[0] (.latch)                                              1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[7].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 14
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[6].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n214.in[2] (.names)                                              1.338     4.398
n214.out[0] (.names)                                             0.261     4.659
ss[6].D[0] (.latch)                                              1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[6].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 15
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[5].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n209.in[2] (.names)                                              1.338     4.398
n209.out[0] (.names)                                             0.261     4.659
ss[5].D[0] (.latch)                                              1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[5].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 16
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[4].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n204.in[2] (.names)                                              1.338     4.398
n204.out[0] (.names)                                             0.261     4.659
ss[4].D[0] (.latch)                                              1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[4].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 17
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[3].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n199.in[2] (.names)                                              1.338     4.398
n199.out[0] (.names)                                             0.261     4.659
ss[3].D[0] (.latch)                                              1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[3].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 18
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[2].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n194.in[2] (.names)                                              1.338     4.398
n194.out[0] (.names)                                             0.261     4.659
ss[2].D[0] (.latch)                                              1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[2].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 19
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n189.in[2] (.names)                                              1.338     4.398
n189.out[0] (.names)                                             0.261     4.659
ss[1].D[0] (.latch)                                              1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[1].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 20
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n184.in[2] (.names)                                              1.338     4.398
n184.out[0] (.names)                                             0.261     4.659
ss[0].D[0] (.latch)                                              1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[0].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 21
Startpoint: SR.char_count[3].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : sclk_out.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.char_count[3].clk[0] (.latch)                                 1.338     1.338
SR.char_count[3].Q[0] (.latch) [clock-to-output]                 0.124     1.462
$abc$1117$new_n196_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n196_.out[0] (.names)                              0.261     3.061
n322.in[0] (.names)                                              1.338     4.398
n322.out[0] (.names)                                             0.261     4.659
sclk_out.D[0] (.latch)                                           1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
sclk_out.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 22
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.lsb.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n155_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n155_.out[0] (.names)                              0.261     3.061
n279.in[3] (.names)                                              1.338     4.398
n279.out[0] (.names)                                             0.261     4.659
SR.lsb.D[0] (.latch)                                             1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.lsb.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 23
Startpoint: SR.master_data[7].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[7].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[7].clk[0] (.latch)                                1.338     1.338
SR.master_data[7].Q[0] (.latch) [clock-to-output]                0.124     1.462
$abc$1117$new_n185_.in[5] (.names)                               1.338     2.800
$abc$1117$new_n185_.out[0] (.names)                              0.261     3.061
n354.in[4] (.names)                                              1.338     4.398
n354.out[0] (.names)                                             0.261     4.659
wb_dat_o[7].D[0] (.latch)                                        1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[7].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 24
Startpoint: SR.master_data[6].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[6].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[6].clk[0] (.latch)                                1.338     1.338
SR.master_data[6].Q[0] (.latch) [clock-to-output]                0.124     1.462
$abc$1117$new_n183_.in[5] (.names)                               1.338     2.800
$abc$1117$new_n183_.out[0] (.names)                              0.261     3.061
n350.in[4] (.names)                                              1.338     4.398
n350.out[0] (.names)                                             0.261     4.659
wb_dat_o[6].D[0] (.latch)                                        1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[6].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 25
Startpoint: SR.master_data[5].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[5].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[5].clk[0] (.latch)                                1.338     1.338
SR.master_data[5].Q[0] (.latch) [clock-to-output]                0.124     1.462
$abc$1117$new_n181_.in[5] (.names)                               1.338     2.800
$abc$1117$new_n181_.out[0] (.names)                              0.261     3.061
n346.in[4] (.names)                                              1.338     4.398
n346.out[0] (.names)                                             0.261     4.659
wb_dat_o[5].D[0] (.latch)                                        1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[5].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 26
Startpoint: SR.master_data[4].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[4].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[4].clk[0] (.latch)                                1.338     1.338
SR.master_data[4].Q[0] (.latch) [clock-to-output]                0.124     1.462
$abc$1117$new_n179_.in[5] (.names)                               1.338     2.800
$abc$1117$new_n179_.out[0] (.names)                              0.261     3.061
n342.in[4] (.names)                                              1.338     4.398
n342.out[0] (.names)                                             0.261     4.659
wb_dat_o[4].D[0] (.latch)                                        1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[4].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 27
Startpoint: SR.master_data[3].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[3].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[3].clk[0] (.latch)                                1.338     1.338
SR.master_data[3].Q[0] (.latch) [clock-to-output]                0.124     1.462
$abc$1117$new_n177_.in[5] (.names)                               1.338     2.800
$abc$1117$new_n177_.out[0] (.names)                              0.261     3.061
n338.in[4] (.names)                                              1.338     4.398
n338.out[0] (.names)                                             0.261     4.659
wb_dat_o[3].D[0] (.latch)                                        1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[3].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 28
Startpoint: SR.master_data[2].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[2].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[2].clk[0] (.latch)                                1.338     1.338
SR.master_data[2].Q[0] (.latch) [clock-to-output]                0.124     1.462
$abc$1117$new_n175_.in[5] (.names)                               1.338     2.800
$abc$1117$new_n175_.out[0] (.names)                              0.261     3.061
n334.in[4] (.names)                                              1.338     4.398
n334.out[0] (.names)                                             0.261     4.659
wb_dat_o[2].D[0] (.latch)                                        1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[2].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 29
Startpoint: SR.len[1].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[1].clk[0] (.latch)                                        1.338     1.338
SR.len[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$1117$new_n222_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n222_.out[0] (.names)                              0.261     3.061
n330.in[1] (.names)                                              1.338     4.398
n330.out[0] (.names)                                             0.261     4.659
wb_dat_o[1].D[0] (.latch)                                        1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[1].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 30
Startpoint: SR.len[0].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[0].clk[0] (.latch)                                        1.338     1.338
SR.len[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$1117$new_n220_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n220_.out[0] (.names)                              0.261     3.061
n326.in[1] (.names)                                              1.338     4.398
n326.out[0] (.names)                                             0.261     4.659
wb_dat_o[0].D[0] (.latch)                                        1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[0].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 31
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ass.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n155_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n155_.out[0] (.names)                              0.261     3.061
n289.in[3] (.names)                                              1.338     4.398
n289.out[0] (.names)                                             0.261     4.659
ass.D[0] (.latch)                                                1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ass.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 32
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ie.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n155_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n155_.out[0] (.names)                              0.261     3.061
n284.in[3] (.names)                                              1.338     4.398
n284.out[0] (.names)                                             0.261     4.659
ie.D[0] (.latch)                                                 1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ie.clk[0] (.latch)                                               1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 33
Startpoint: SC.divider[1].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SC.cnt[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.divider[1].clk[0] (.latch)                                    1.338     1.338
SC.divider[1].Q[0] (.latch) [clock-to-output]                    0.124     1.462
$abc$1117$new_n193_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n193_.out[0] (.names)                              0.261     3.061
n317.in[2] (.names)                                              1.338     4.398
n317.out[0] (.names)                                             0.261     4.659
SC.cnt[1].D[0] (.latch)                                          1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.cnt[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 34
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.tx_negedge.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n155_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n155_.out[0] (.names)                              0.261     3.061
n274.in[3] (.names)                                              1.338     4.398
n274.out[0] (.names)                                             0.261     4.659
SR.tx_negedge.D[0] (.latch)                                      1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.tx_negedge.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 35
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.rx_negedge.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n155_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n155_.out[0] (.names)                              0.261     3.061
n269.in[3] (.names)                                              1.338     4.398
n269.out[0] (.names)                                             0.261     4.659
SR.rx_negedge.D[0] (.latch)                                      1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.rx_negedge.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 36
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SC.tip.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n155_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n155_.out[0] (.names)                              0.261     3.061
n264.in[3] (.names)                                              1.338     4.398
n264.out[0] (.names)                                             0.261     4.659
SC.tip.D[0] (.latch)                                             1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.tip.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 37
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[7].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n446.in[3] (.names)                                              1.338     4.398
n446.out[0] (.names)                                             0.261     4.659
SR.master_data[7].D[0] (.latch)                                  1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[7].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 38
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[6].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n441.in[3] (.names)                                              1.338     4.398
n441.out[0] (.names)                                             0.261     4.659
SR.master_data[6].D[0] (.latch)                                  1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[6].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 39
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[5].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n436.in[3] (.names)                                              1.338     4.398
n436.out[0] (.names)                                             0.261     4.659
SR.master_data[5].D[0] (.latch)                                  1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[5].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 40
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[4].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n431.in[3] (.names)                                              1.338     4.398
n431.out[0] (.names)                                             0.261     4.659
SR.master_data[4].D[0] (.latch)                                  1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[4].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 41
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[3].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n426.in[3] (.names)                                              1.338     4.398
n426.out[0] (.names)                                             0.261     4.659
SR.master_data[3].D[0] (.latch)                                  1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[3].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 42
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[2].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$abc$1117$new_n137_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n137_.out[0] (.names)                              0.261     3.061
n421.in[3] (.names)                                              1.338     4.398
n421.out[0] (.names)                                             0.261     4.659
SR.master_data[2].D[0] (.latch)                                  1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[2].clk[0] (.latch)                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 43
Startpoint: SC.divider[1].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SC.cnt[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.divider[1].clk[0] (.latch)                                    1.338     1.338
SC.divider[1].Q[0] (.latch) [clock-to-output]                    0.124     1.462
$abc$1117$new_n193_.in[0] (.names)                               1.338     2.800
$abc$1117$new_n193_.out[0] (.names)                              0.261     3.061
n312.in[2] (.names)                                              1.338     4.398
n312.out[0] (.names)                                             0.261     4.659
SC.cnt[0].D[0] (.latch)                                          1.338     5.997
data arrival time                                                          5.997

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.cnt[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 44
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[7].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ss_pad_o[7].in[0] (.names)                                       1.338     2.800
ss_pad_o[7].out[0] (.names)                                      0.261     3.061
out:ss_pad_o[7].outpad[0] (.output)                              1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.398


#Path 45
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[0].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ss_pad_o[0].in[0] (.names)                                       1.338     2.800
ss_pad_o[0].out[0] (.names)                                      0.261     3.061
out:ss_pad_o[0].outpad[0] (.output)                              1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.398


#Path 46
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[1].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ss_pad_o[1].in[0] (.names)                                       1.338     2.800
ss_pad_o[1].out[0] (.names)                                      0.261     3.061
out:ss_pad_o[1].outpad[0] (.output)                              1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.398


#Path 47
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[2].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ss_pad_o[2].in[0] (.names)                                       1.338     2.800
ss_pad_o[2].out[0] (.names)                                      0.261     3.061
out:ss_pad_o[2].outpad[0] (.output)                              1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.398


#Path 48
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[3].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ss_pad_o[3].in[0] (.names)                                       1.338     2.800
ss_pad_o[3].out[0] (.names)                                      0.261     3.061
out:ss_pad_o[3].outpad[0] (.output)                              1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.398


#Path 49
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[4].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ss_pad_o[4].in[0] (.names)                                       1.338     2.800
ss_pad_o[4].out[0] (.names)                                      0.261     3.061
out:ss_pad_o[4].outpad[0] (.output)                              1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.398


#Path 50
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[5].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ss_pad_o[5].in[0] (.names)                                       1.338     2.800
ss_pad_o[5].out[0] (.names)                                      0.261     3.061
out:ss_pad_o[5].outpad[0] (.output)                              1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.398


#Path 51
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[6].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ss_pad_o[6].in[0] (.names)                                       1.338     2.800
ss_pad_o[6].out[0] (.names)                                      0.261     3.061
out:ss_pad_o[6].outpad[0] (.output)                              1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.398


#Path 52
Startpoint: wb_adr_in[1].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[8].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[1].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[0] (.names)                               1.338     1.338
$abc$1117$new_n146_.out[0] (.names)                              0.261     1.599
n358.in[2] (.names)                                              1.338     2.937
n358.out[0] (.names)                                             0.261     3.198
wb_dat_o[8].D[0] (.latch)                                        1.338     4.535
data arrival time                                                          4.535

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[8].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.535
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.264


#Path 53
Startpoint: wb_adr_in[1].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[9].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[1].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[0] (.names)                               1.338     1.338
$abc$1117$new_n146_.out[0] (.names)                              0.261     1.599
n362.in[2] (.names)                                              1.338     2.937
n362.out[0] (.names)                                             0.261     3.198
wb_dat_o[9].D[0] (.latch)                                        1.338     4.535
data arrival time                                                          4.535

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[9].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.535
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.264


#Path 54
Startpoint: wb_adr_in[1].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[10].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[1].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[0] (.names)                               1.338     1.338
$abc$1117$new_n146_.out[0] (.names)                              0.261     1.599
n366.in[2] (.names)                                              1.338     2.937
n366.out[0] (.names)                                             0.261     3.198
wb_dat_o[10].D[0] (.latch)                                       1.338     4.535
data arrival time                                                          4.535

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[10].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.535
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.264


#Path 55
Startpoint: wb_adr_in[1].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[11].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[1].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[0] (.names)                               1.338     1.338
$abc$1117$new_n146_.out[0] (.names)                              0.261     1.599
n370.in[2] (.names)                                              1.338     2.937
n370.out[0] (.names)                                             0.261     3.198
wb_dat_o[11].D[0] (.latch)                                       1.338     4.535
data arrival time                                                          4.535

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[11].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.535
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.264


#Path 56
Startpoint: wb_adr_in[1].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[12].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[1].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[0] (.names)                               1.338     1.338
$abc$1117$new_n146_.out[0] (.names)                              0.261     1.599
n374.in[2] (.names)                                              1.338     2.937
n374.out[0] (.names)                                             0.261     3.198
wb_dat_o[12].D[0] (.latch)                                       1.338     4.535
data arrival time                                                          4.535

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[12].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.535
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.264


#Path 57
Startpoint: wb_adr_in[1].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[13].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[1].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[0] (.names)                               1.338     1.338
$abc$1117$new_n146_.out[0] (.names)                              0.261     1.599
n378.in[2] (.names)                                              1.338     2.937
n378.out[0] (.names)                                             0.261     3.198
wb_dat_o[13].D[0] (.latch)                                       1.338     4.535
data arrival time                                                          4.535

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[13].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.535
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.264


#Path 58
Startpoint: SR.len[0].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.char_count[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[0].clk[0] (.latch)                                        1.338     1.338
SR.len[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
n382.in[0] (.names)                                              1.338     2.800
n382.out[0] (.names)                                             0.261     3.061
SR.char_count[0].D[0] (.latch)                                   1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.char_count[0].clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 59
Startpoint: wb_ack_out.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_int_o.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_ack_out.clk[0] (.latch)                                       1.338     1.338
wb_ack_out.Q[0] (.latch) [clock-to-output]                       0.124     1.462
n304.in[1] (.names)                                              1.338     2.800
n304.out[0] (.names)                                             0.261     3.061
wb_int_o.D[0] (.latch)                                           1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_int_o.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 60
Startpoint: wb_ack_out.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_ack_out.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_ack_out.clk[0] (.latch)                                       1.338     1.338
wb_ack_out.Q[0] (.latch) [clock-to-output]                       0.124     1.462
n308.in[1] (.names)                                              1.338     2.800
n308.out[0] (.names)                                             0.261     3.061
wb_ack_out.D[0] (.latch)                                         1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_ack_out.clk[0] (.latch)                                       1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 61
Startpoint: SC.tip.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SC.go.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.tip.clk[0] (.latch)                                           1.338     1.338
SC.tip.Q[0] (.latch) [clock-to-output]                           0.124     1.462
n402.in[0] (.names)                                              1.338     2.800
n402.out[0] (.names)                                             0.261     3.061
SC.go.D[0] (.latch)                                              1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 62
Startpoint: SR.len[2].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.char_count[2].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[2].clk[0] (.latch)                                        1.338     1.338
SR.len[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
n392.in[0] (.names)                                              1.338     2.800
n392.out[0] (.names)                                             0.261     3.061
SR.char_count[2].D[0] (.latch)                                   1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.char_count[2].clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 63
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.char_count[3].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            1.338     1.338
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     1.462
n397.in[1] (.names)                                              1.338     2.800
n397.out[0] (.names)                                             0.261     3.061
SR.char_count[3].D[0] (.latch)                                   1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.char_count[3].clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 64
Startpoint: mosi.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : mosi.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
mosi.clk[0] (.latch)                                             1.338     1.338
mosi.Q[0] (.latch) [clock-to-output]                             0.124     1.462
n407.in[1] (.names)                                              1.338     2.800
n407.out[0] (.names)                                             0.261     3.061
mosi.D[0] (.latch)                                               1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
mosi.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 65
Startpoint: SR.len[1].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.char_count[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[1].clk[0] (.latch)                                        1.338     1.338
SR.len[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
n387.in[0] (.names)                                              1.338     2.800
n387.out[0] (.names)                                             0.261     3.061
SR.char_count[1].D[0] (.latch)                                   1.338     4.398
data arrival time                                                          4.398

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.char_count[1].clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 66
Startpoint: wb_dat_o[8].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[8].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[8].clk[0] (.latch)                                      1.338     1.338
wb_dat_o[8].Q[0] (.latch) [clock-to-output]                      0.124     1.462
out:wb_dat_o[8].outpad[0] (.output)                              1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 67
Startpoint: wb_ack_out.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_ack_out.outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_ack_out.clk[0] (.latch)                                       1.338     1.338
wb_ack_out.Q[0] (.latch) [clock-to-output]                       0.124     1.462
out:wb_ack_out.outpad[0] (.output)                               1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 68
Startpoint: sclk_out.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:sclk_out.outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
sclk_out.clk[0] (.latch)                                         1.338     1.338
sclk_out.Q[0] (.latch) [clock-to-output]                         0.124     1.462
out:sclk_out.outpad[0] (.output)                                 1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 69
Startpoint: wb_dat_o[0].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[0].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[0].clk[0] (.latch)                                      1.338     1.338
wb_dat_o[0].Q[0] (.latch) [clock-to-output]                      0.124     1.462
out:wb_dat_o[0].outpad[0] (.output)                              1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 70
Startpoint: wb_dat_o[1].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[1].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[1].clk[0] (.latch)                                      1.338     1.338
wb_dat_o[1].Q[0] (.latch) [clock-to-output]                      0.124     1.462
out:wb_dat_o[1].outpad[0] (.output)                              1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 71
Startpoint: wb_dat_o[2].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[2].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[2].clk[0] (.latch)                                      1.338     1.338
wb_dat_o[2].Q[0] (.latch) [clock-to-output]                      0.124     1.462
out:wb_dat_o[2].outpad[0] (.output)                              1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 72
Startpoint: wb_dat_o[3].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[3].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[3].clk[0] (.latch)                                      1.338     1.338
wb_dat_o[3].Q[0] (.latch) [clock-to-output]                      0.124     1.462
out:wb_dat_o[3].outpad[0] (.output)                              1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 73
Startpoint: wb_dat_o[4].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[4].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[4].clk[0] (.latch)                                      1.338     1.338
wb_dat_o[4].Q[0] (.latch) [clock-to-output]                      0.124     1.462
out:wb_dat_o[4].outpad[0] (.output)                              1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 74
Startpoint: wb_dat_o[5].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[5].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[5].clk[0] (.latch)                                      1.338     1.338
wb_dat_o[5].Q[0] (.latch) [clock-to-output]                      0.124     1.462
out:wb_dat_o[5].outpad[0] (.output)                              1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 75
Startpoint: wb_dat_o[6].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[6].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[6].clk[0] (.latch)                                      1.338     1.338
wb_dat_o[6].Q[0] (.latch) [clock-to-output]                      0.124     1.462
out:wb_dat_o[6].outpad[0] (.output)                              1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 76
Startpoint: wb_dat_o[7].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[7].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[7].clk[0] (.latch)                                      1.338     1.338
wb_dat_o[7].Q[0] (.latch) [clock-to-output]                      0.124     1.462
out:wb_dat_o[7].outpad[0] (.output)                              1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 77
Startpoint: wb_dat_o[9].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[9].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[9].clk[0] (.latch)                                      1.338     1.338
wb_dat_o[9].Q[0] (.latch) [clock-to-output]                      0.124     1.462
out:wb_dat_o[9].outpad[0] (.output)                              1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 78
Startpoint: wb_dat_o[10].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[10].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[10].clk[0] (.latch)                                     1.338     1.338
wb_dat_o[10].Q[0] (.latch) [clock-to-output]                     0.124     1.462
out:wb_dat_o[10].outpad[0] (.output)                             1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 79
Startpoint: wb_dat_o[11].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[11].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[11].clk[0] (.latch)                                     1.338     1.338
wb_dat_o[11].Q[0] (.latch) [clock-to-output]                     0.124     1.462
out:wb_dat_o[11].outpad[0] (.output)                             1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 80
Startpoint: wb_dat_o[12].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[12].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[12].clk[0] (.latch)                                     1.338     1.338
wb_dat_o[12].Q[0] (.latch) [clock-to-output]                     0.124     1.462
out:wb_dat_o[12].outpad[0] (.output)                             1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 81
Startpoint: wb_dat_o[13].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[13].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[13].clk[0] (.latch)                                     1.338     1.338
wb_dat_o[13].Q[0] (.latch) [clock-to-output]                     0.124     1.462
out:wb_dat_o[13].outpad[0] (.output)                             1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 82
Startpoint: mosi.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:mosi.outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
mosi.clk[0] (.latch)                                             1.338     1.338
mosi.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:mosi.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 83
Startpoint: wb_int_o.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_int_o.outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_int_o.clk[0] (.latch)                                         1.338     1.338
wb_int_o.Q[0] (.latch) [clock-to-output]                         0.124     1.462
out:wb_int_o.outpad[0] (.output)                                 1.338     2.800
data arrival time                                                          2.800

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#End of timing report
