{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635711574586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635711574590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 31 16:19:34 2021 " "Processing started: Sun Oct 31 16:19:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635711574590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635711574590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635711574590 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1635711575359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdlsrcsyn-sep25_2007/onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdlsrcsyn-sep25_2007/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "../vhdlSrcSyn-Sep25_2007/onebitadder.vhd" "" { Text "H:/vhdlSrcSyn-Sep25_2007/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576175 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "../vhdlSrcSyn-Sep25_2007/onebitadder.vhd" "" { Text "H:/vhdlSrcSyn-Sep25_2007/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635711576175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2-logicMulti4 " "Found design unit 1: lab2-logicMulti4" {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576200 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635711576200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4-logicAdd4 " "Found design unit 1: add4-logicAdd4" {  } { { "add4.vhd" "" { Text "H:/ceg3155_lab2/add4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576224 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4.vhd" "" { Text "H:/ceg3155_lab2/add4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635711576224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add8-logicAdd8 " "Found design unit 1: add8-logicAdd8" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576248 ""} { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635711576248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left8-logicLeft8 " "Found design unit 1: left8-logicLeft8" {  } { { "left8.vhd" "" { Text "H:/ceg3155_lab2/left8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576273 ""} { "Info" "ISGN_ENTITY_NAME" "1 left8 " "Found entity 1: left8" {  } { { "left8.vhd" "" { Text "H:/ceg3155_lab2/left8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635711576273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_8b-logicmux2_1 " "Found design unit 1: mux2_1_8b-logicmux2_1" {  } { { "mux2_1_8b.vhd" "" { Text "H:/ceg3155_lab2/mux2_1_8b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576306 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_8b " "Found entity 1: mux2_1_8b" {  } { { "mux2_1_8b.vhd" "" { Text "H:/ceg3155_lab2/mux2_1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635711576306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc-logicinc " "Found design unit 1: inc-logicinc" {  } { { "inc.vhd" "" { Text "H:/ceg3155_lab2/inc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576330 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc " "Found entity 1: inc" {  } { { "inc.vhd" "" { Text "H:/ceg3155_lab2/inc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635711576330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_mul8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_mul8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_mul8-logicreset_mul8 " "Found design unit 1: reset_mul8-logicreset_mul8" {  } { { "reset_mul8.vhd" "" { Text "H:/ceg3155_lab2/reset_mul8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576351 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_mul8 " "Found entity 1: reset_mul8" {  } { { "reset_mul8.vhd" "" { Text "H:/ceg3155_lab2/reset_mul8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635711576351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_flow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_flow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_flow-logicFlow " "Found design unit 1: out_flow-logicFlow" {  } { { "out_flow.vhd" "" { Text "H:/ceg3155_lab2/out_flow.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576379 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_flow " "Found entity 1: out_flow" {  } { { "out_flow.vhd" "" { Text "H:/ceg3155_lab2/out_flow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635711576379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdlsrcsyn-sep25_2007/dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdlsrcsyn-sep25_2007/dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "../vhdlSrcSyn-Sep25_2007/dFF_2.vhd" "" { Text "H:/vhdlSrcSyn-Sep25_2007/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576411 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "../vhdlSrcSyn-Sep25_2007/dFF_2.vhd" "" { Text "H:/vhdlSrcSyn-Sep25_2007/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635711576411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635711576411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635711576527 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero lab2.vhd(12) " "VHDL Signal Declaration warning at lab2.vhd(12): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1635711576529 "|lab2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout2 lab2.vhd(26) " "Verilog HDL or VHDL warning at lab2.vhd(26): object \"cout2\" assigned a value but never read" {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635711576529 "|lab2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b lab2.vhd(28) " "Verilog HDL or VHDL warning at lab2.vhd(28): object \"b\" assigned a value but never read" {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635711576529 "|lab2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "loadA lab2.vhd(38) " "Verilog HDL or VHDL warning at lab2.vhd(38): object \"loadA\" assigned a value but never read" {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635711576530 "|lab2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "loadO lab2.vhd(39) " "Verilog HDL or VHDL warning at lab2.vhd(39): object \"loadO\" assigned a value but never read" {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635711576530 "|lab2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "incI lab2.vhd(45) " "Verilog HDL or VHDL warning at lab2.vhd(45): object \"incI\" assigned a value but never read" {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635711576530 "|lab2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift lab2.vhd(46) " "Verilog HDL or VHDL warning at lab2.vhd(46): object \"shift\" assigned a value but never read" {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1635711576530 "|lab2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_mul8 reset_mul8:reseting " "Elaborating entity \"reset_mul8\" for hierarchy \"reset_mul8:reseting\"" {  } { { "lab2.vhd" "reseting" { Text "H:/ceg3155_lab2/lab2.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635711576610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFF_2 reset_mul8:reseting\|dFF_2:i0 " "Elaborating entity \"dFF_2\" for hierarchy \"reset_mul8:reseting\|dFF_2:i0\"" {  } { { "reset_mul8.vhd" "i0" { Text "H:/ceg3155_lab2/reset_mul8.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635711576625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_8b mux2_1_8b:a1_mux " "Elaborating entity \"mux2_1_8b\" for hierarchy \"mux2_1_8b:a1_mux\"" {  } { { "lab2.vhd" "a1_mux" { Text "H:/ceg3155_lab2/lab2.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635711576739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8 add8:adder " "Elaborating entity \"add8\" for hierarchy \"add8:adder\"" {  } { { "lab2.vhd" "adder" { Text "H:/ceg3155_lab2/lab2.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635711576825 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oper add8.vhd(29) " "VHDL Process Statement warning at add8.vhd(29): signal \"oper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576830 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(30) " "VHDL Process Statement warning at add8.vhd(30): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576830 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(31) " "VHDL Process Statement warning at add8.vhd(31): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576830 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(32) " "VHDL Process Statement warning at add8.vhd(32): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576830 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(33) " "VHDL Process Statement warning at add8.vhd(33): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576830 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(34) " "VHDL Process Statement warning at add8.vhd(34): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576830 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(35) " "VHDL Process Statement warning at add8.vhd(35): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576831 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(36) " "VHDL Process Statement warning at add8.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576831 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(37) " "VHDL Process Statement warning at add8.vhd(37): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576831 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(40) " "VHDL Process Statement warning at add8.vhd(40): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576831 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(41) " "VHDL Process Statement warning at add8.vhd(41): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576831 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(42) " "VHDL Process Statement warning at add8.vhd(42): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576831 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(43) " "VHDL Process Statement warning at add8.vhd(43): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576831 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(44) " "VHDL Process Statement warning at add8.vhd(44): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576832 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(45) " "VHDL Process Statement warning at add8.vhd(45): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576833 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(46) " "VHDL Process Statement warning at add8.vhd(46): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576833 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(47) " "VHDL Process Statement warning at add8.vhd(47): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576833 "|lab2|add8:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin add8.vhd(48) " "VHDL Process Statement warning at add8.vhd(48): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3155_lab2/add8.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635711576833 "|lab2|add8:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder add8:adder\|oneBitAdder:bit0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"add8:adder\|oneBitAdder:bit0\"" {  } { { "add8.vhd" "bit0" { Text "H:/ceg3155_lab2/add8.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635711576842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left8 left8:left_shift " "Elaborating entity \"left8\" for hierarchy \"left8:left_shift\"" {  } { { "lab2.vhd" "left_shift" { Text "H:/ceg3155_lab2/lab2.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635711576899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zero GND " "Pin \"zero\" is stuck at GND" {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635711578149 "|lab2|zero"} { "Warning" "WMLS_MLS_STUCK_PIN" "overf\[0\] GND " "Pin \"overf\[0\]\" is stuck at GND" {  } { { "lab2.vhd" "" { Text "H:/ceg3155_lab2/lab2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635711578149 "|lab2|overf[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1635711578149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1635711578334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1635711579278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635711579278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1635711579539 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1635711579539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1635711579539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1635711579539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635711579653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 31 16:19:39 2021 " "Processing ended: Sun Oct 31 16:19:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635711579653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635711579653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635711579653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635711579653 ""}
