// Seed: 2401001183
module module_0 (
    output wire id_0
    , id_5,
    input  wire id_1,
    input  wire id_2,
    input  wire id_3
);
  tri0 id_6;
  assign id_6 = id_6;
  always_ff @("") begin
    #1 id_0 = id_1;
  end
  assign id_0 = "" & id_6;
  wire id_7;
  function real id_8;
    input id_9;
    case (id_8)
      default: id_8 = id_8;
    endcase
  endfunction
endmodule
module module_1 (
    output logic id_0,
    output tri1  id_1,
    output wand  id_2,
    input  uwire id_3
);
  always_ff @(posedge 1 or id_3 != 1) if (id_3) id_0 <= 1;
  module_0(
      id_2, id_3, id_3, id_3
  );
endmodule
