// Seed: 136348975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5
    , id_9,
    output tri id_6,
    input tri1 id_7
);
  wire id_10;
  tri0 id_11 = (1'b0);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11
  );
  assign id_11 = id_11;
endmodule
