
*** Running vivado
    with args -log microblaze_v_preset_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source microblaze_v_preset_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri May 23 16:12:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source microblaze_v_preset_wrapper.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-3968] Successfully associated ELF file /home/vid/Desktop/VitisWorkspace/MicroBlaze_real_time/Debug/MicroBlaze_real_time.elf to BD microblaze_v_preset and cell microblaze_riscv_0.
Command: link_design -top microblaze_v_preset_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_axi_timer_0_0/microblaze_v_preset_axi_timer_0_0.dcp' for cell 'microblaze_v_preset_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_axi_uartlite_0_0/microblaze_v_preset_axi_uartlite_0_0.dcp' for cell 'microblaze_v_preset_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_clk_wiz_1_0/microblaze_v_preset_clk_wiz_1_0.dcp' for cell 'microblaze_v_preset_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_mdm_riscv_0_0/microblaze_v_preset_mdm_riscv_0_0.dcp' for cell 'microblaze_v_preset_i/mdm_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_microblaze_riscv_0_2/microblaze_v_preset_microblaze_riscv_0_2.dcp' for cell 'microblaze_v_preset_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_microblaze_riscv_0_axi_intc_1/microblaze_v_preset_microblaze_riscv_0_axi_intc_1.dcp' for cell 'microblaze_v_preset_i/microblaze_riscv_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_rst_clk_wiz_1_100M_0/microblaze_v_preset_rst_clk_wiz_1_100M_0.dcp' for cell 'microblaze_v_preset_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_smartconnect_0_0/microblaze_v_preset_smartconnect_0_0.dcp' for cell 'microblaze_v_preset_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_dlmb_bram_if_cntlr_2/microblaze_v_preset_dlmb_bram_if_cntlr_2.dcp' for cell 'microblaze_v_preset_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_dlmb_v10_2/microblaze_v_preset_dlmb_v10_2.dcp' for cell 'microblaze_v_preset_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_ilmb_bram_if_cntlr_2/microblaze_v_preset_ilmb_bram_if_cntlr_2.dcp' for cell 'microblaze_v_preset_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_ilmb_v10_2/microblaze_v_preset_ilmb_v10_2.dcp' for cell 'microblaze_v_preset_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_lmb_bram_2/microblaze_v_preset_lmb_bram_2.dcp' for cell 'microblaze_v_preset_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1624.352 ; gain = 0.000 ; free physical = 5462 ; free virtual = 10877
INFO: [Netlist 29-17] Analyzing 434 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_axi_timer_0_0/microblaze_v_preset_axi_timer_0_0.xdc] for cell 'microblaze_v_preset_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_axi_timer_0_0/microblaze_v_preset_axi_timer_0_0.xdc] for cell 'microblaze_v_preset_i/axi_timer_0/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_axi_uartlite_0_0/microblaze_v_preset_axi_uartlite_0_0_board.xdc] for cell 'microblaze_v_preset_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_axi_uartlite_0_0/microblaze_v_preset_axi_uartlite_0_0_board.xdc] for cell 'microblaze_v_preset_i/axi_uartlite_0/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_axi_uartlite_0_0/microblaze_v_preset_axi_uartlite_0_0.xdc] for cell 'microblaze_v_preset_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_axi_uartlite_0_0/microblaze_v_preset_axi_uartlite_0_0.xdc] for cell 'microblaze_v_preset_i/axi_uartlite_0/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_clk_wiz_1_0/microblaze_v_preset_clk_wiz_1_0_board.xdc] for cell 'microblaze_v_preset_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_clk_wiz_1_0/microblaze_v_preset_clk_wiz_1_0_board.xdc] for cell 'microblaze_v_preset_i/clk_wiz_1/inst'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_clk_wiz_1_0/microblaze_v_preset_clk_wiz_1_0.xdc] for cell 'microblaze_v_preset_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_clk_wiz_1_0/microblaze_v_preset_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_clk_wiz_1_0/microblaze_v_preset_clk_wiz_1_0.xdc:54]
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_clk_wiz_1_0/microblaze_v_preset_clk_wiz_1_0.xdc] for cell 'microblaze_v_preset_i/clk_wiz_1/inst'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_rst_clk_wiz_1_100M_0/microblaze_v_preset_rst_clk_wiz_1_100M_0_board.xdc] for cell 'microblaze_v_preset_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_rst_clk_wiz_1_100M_0/microblaze_v_preset_rst_clk_wiz_1_100M_0_board.xdc] for cell 'microblaze_v_preset_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_rst_clk_wiz_1_100M_0/microblaze_v_preset_rst_clk_wiz_1_100M_0.xdc] for cell 'microblaze_v_preset_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_rst_clk_wiz_1_100M_0/microblaze_v_preset_rst_clk_wiz_1_100M_0.xdc] for cell 'microblaze_v_preset_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_smartconnect_0_0/bd_0/ip/ip_1/bd_15b6_psr_aclk_0_board.xdc] for cell 'microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_smartconnect_0_0/bd_0/ip/ip_1/bd_15b6_psr_aclk_0_board.xdc] for cell 'microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_smartconnect_0_0/bd_0/ip/ip_1/bd_15b6_psr_aclk_0.xdc] for cell 'microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_smartconnect_0_0/bd_0/ip/ip_1/bd_15b6_psr_aclk_0.xdc] for cell 'microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_smartconnect_0_0/smartconnect.xdc] for cell 'microblaze_v_preset_i/smartconnect_0/inst'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_smartconnect_0_0/smartconnect.xdc] for cell 'microblaze_v_preset_i/smartconnect_0/inst'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_microblaze_riscv_0_axi_intc_1/microblaze_v_preset_microblaze_riscv_0_axi_intc_1.xdc] for cell 'microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_microblaze_riscv_0_axi_intc_1/microblaze_v_preset_microblaze_riscv_0_axi_intc_1.xdc] for cell 'microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_microblaze_riscv_0_2/microblaze_v_preset_microblaze_riscv_0_2.xdc] for cell 'microblaze_v_preset_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_microblaze_riscv_0_2/microblaze_v_preset_microblaze_riscv_0_2.xdc] for cell 'microblaze_v_preset_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_microblaze_riscv_0_axi_intc_1/microblaze_v_preset_microblaze_riscv_0_axi_intc_1_clocks.xdc] for cell 'microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_microblaze_riscv_0_axi_intc_1/microblaze_v_preset_microblaze_riscv_0_axi_intc_1_clocks.xdc] for cell 'microblaze_v_preset_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_mdm_riscv_0_0/microblaze_v_preset_mdm_riscv_0_0.xdc] for cell 'microblaze_v_preset_i/mdm_riscv_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.gen/sources_1/bd/microblaze_v_preset/ip/microblaze_v_preset_mdm_riscv_0_0/microblaze_v_preset_mdm_riscv_0_0.xdc] for cell 'microblaze_v_preset_i/mdm_riscv_0/U0'
INFO: [Project 1-1714] 64 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'microblaze_v_preset_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/vid/Desktop/VitisWorkspace/MicroBlaze_real_time/Debug/MicroBlaze_real_time.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.707 ; gain = 0.000 ; free physical = 4894 ; free virtual = 10307
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances

29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.707 ; gain = 919.270 ; free physical = 4894 ; free virtual = 10307
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2448.082 ; gain = 79.375 ; free physical = 4812 ; free virtual = 10225

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2aed8a233

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2448.082 ; gain = 0.000 ; free physical = 4811 ; free virtual = 10223

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2aed8a233

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4495 ; free virtual = 9917

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2aed8a233

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4495 ; free virtual = 9917
Phase 1 Initialization | Checksum: 2aed8a233

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4495 ; free virtual = 9917

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2aed8a233

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4495 ; free virtual = 9917

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2aed8a233

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4487 ; free virtual = 9909
Phase 2 Timer Update And Timing Data Collection | Checksum: 2aed8a233

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4487 ; free virtual = 9909

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 20 inverters resulting in an inversion of 144 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e3197de1

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4487 ; free virtual = 9909
Retarget | Checksum: 1e3197de1
INFO: [Opt 31-389] Phase Retarget created 78 cells and removed 151 cells
INFO: [Opt 31-1021] In phase Retarget, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 22dc8b804

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4487 ; free virtual = 9909
Constant propagation | Checksum: 22dc8b804
INFO: [Opt 31-389] Phase Constant propagation created 15 cells and removed 63 cells
INFO: [Opt 31-1021] In phase Constant propagation, 109 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4487 ; free virtual = 9909
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4487 ; free virtual = 9909
Phase 5 Sweep | Checksum: 1aed00007

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.980 ; gain = 0.000 ; free physical = 4487 ; free virtual = 9909
Sweep | Checksum: 1aed00007
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 279 cells
INFO: [Opt 31-1021] In phase Sweep, 136 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2618145f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.996 ; gain = 32.016 ; free physical = 4487 ; free virtual = 9909
BUFG optimization | Checksum: 2618145f8
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2618145f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.996 ; gain = 32.016 ; free physical = 4487 ; free virtual = 9909
Shift Register Optimization | Checksum: 2618145f8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a19a6b6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.996 ; gain = 32.016 ; free physical = 4487 ; free virtual = 9909
Post Processing Netlist | Checksum: 1a19a6b6c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 131 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 32a58d9bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.996 ; gain = 32.016 ; free physical = 4487 ; free virtual = 9909

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.996 ; gain = 0.000 ; free physical = 4487 ; free virtual = 9909
Phase 9.2 Verifying Netlist Connectivity | Checksum: 32a58d9bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.996 ; gain = 32.016 ; free physical = 4487 ; free virtual = 9909
Phase 9 Finalization | Checksum: 32a58d9bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.996 ; gain = 32.016 ; free physical = 4487 ; free virtual = 9909
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              78  |             151  |                                            111  |
|  Constant propagation         |              15  |              63  |                                            109  |
|  Sweep                        |               2  |             279  |                                            136  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            131  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 32a58d9bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.996 ; gain = 32.016 ; free physical = 4487 ; free virtual = 9909

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 32a58d9bc

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4338 ; free virtual = 9757
Ending Power Optimization Task | Checksum: 32a58d9bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3042.941 ; gain = 297.945 ; free physical = 4338 ; free virtual = 9757

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 32a58d9bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4338 ; free virtual = 9757

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4338 ; free virtual = 9757
Ending Netlist Obfuscation Task | Checksum: 32a58d9bc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4338 ; free virtual = 9757
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.941 ; gain = 674.234 ; free physical = 4338 ; free virtual = 9757
INFO: [Vivado 12-24828] Executing command : report_drc -file microblaze_v_preset_wrapper_drc_opted.rpt -pb microblaze_v_preset_wrapper_drc_opted.pb -rpx microblaze_v_preset_wrapper_drc_opted.rpx
Command: report_drc -file microblaze_v_preset_wrapper_drc_opted.rpt -pb microblaze_v_preset_wrapper_drc_opted.pb -rpx microblaze_v_preset_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.runs/impl_1/microblaze_v_preset_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4333 ; free virtual = 9752
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4333 ; free virtual = 9752
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4332 ; free virtual = 9752
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4332 ; free virtual = 9752
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4332 ; free virtual = 9752
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4332 ; free virtual = 9752
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4332 ; free virtual = 9752
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.runs/impl_1/microblaze_v_preset_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4310 ; free virtual = 9732
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 23c50deeb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4310 ; free virtual = 9732
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4310 ; free virtual = 9732

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16edc9eee

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4308 ; free virtual = 9731

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24aab25f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4302 ; free virtual = 9725

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24aab25f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4302 ; free virtual = 9725
Phase 1 Placer Initialization | Checksum: 24aab25f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4302 ; free virtual = 9725

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 164c70a6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4333 ; free virtual = 9758

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 25a4e3131

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4328 ; free virtual = 9753

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 25a4e3131

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4328 ; free virtual = 9753

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2e7ff7d2e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4368 ; free virtual = 9795

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2729dbb7d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4368 ; free virtual = 9795

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 22 LUTNM shape to break, 263 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 15, two critical 7, total 22, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 114 nets or LUTs. Breaked 22 LUTs, combined 92 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[0]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4368 ; free virtual = 9795
INFO: [Physopt 32-46] Identified 7 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[1]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4368 ; free virtual = 9794
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4368 ; free virtual = 9794

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           22  |             92  |                   114  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            3  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            4  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           29  |             92  |                   119  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1fc4d9b29

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4359 ; free virtual = 9786
Phase 2.5 Global Place Phase2 | Checksum: 1dd1146fd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4361 ; free virtual = 9787
Phase 2 Global Placement | Checksum: 1dd1146fd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4361 ; free virtual = 9787

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 207d8987e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4361 ; free virtual = 9787

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fb9096f1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4361 ; free virtual = 9787

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1915bceb7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4361 ; free virtual = 9787

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1faad1d5d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4361 ; free virtual = 9787

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20360da3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4358 ; free virtual = 9785

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f0605cdf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4351 ; free virtual = 9777

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bba34fd9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4350 ; free virtual = 9777

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 166090c3c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4350 ; free virtual = 9777
Phase 3 Detail Placement | Checksum: 166090c3c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4350 ; free virtual = 9777

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 231d6d767

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.300 | TNS=-9.563 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ac16aab4

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4357 ; free virtual = 9784
INFO: [Place 46-33] Processed net microblaze_v_preset_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22bb0c2bf

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4357 ; free virtual = 9784
Phase 4.1.1.1 BUFG Insertion | Checksum: 231d6d767

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4357 ; free virtual = 9784

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 31b2ced9f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872
Phase 4.1 Post Commit Optimization | Checksum: 31b2ced9f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 31b2ced9f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 31b2ced9f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872
Phase 4.3 Placer Reporting | Checksum: 31b2ced9f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d52c1633

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872
Ending Placer Task | Checksum: 23c1dad7e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4445 ; free virtual = 9872
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file microblaze_v_preset_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4423 ; free virtual = 9849
INFO: [Vivado 12-24828] Executing command : report_io -file microblaze_v_preset_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4411 ; free virtual = 9837
INFO: [Vivado 12-24828] Executing command : report_utilization -file microblaze_v_preset_wrapper_utilization_placed.rpt -pb microblaze_v_preset_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4407 ; free virtual = 9835
Wrote PlaceDB: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4394 ; free virtual = 9832
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4394 ; free virtual = 9832
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4394 ; free virtual = 9832
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4394 ; free virtual = 9832
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4394 ; free virtual = 9833
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4394 ; free virtual = 9833
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.runs/impl_1/microblaze_v_preset_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4400 ; free virtual = 9831
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.511 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4400 ; free virtual = 9832
Wrote PlaceDB: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4389 ; free virtual = 9830
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4389 ; free virtual = 9830
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4389 ; free virtual = 9830
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4381 ; free virtual = 9823
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4381 ; free virtual = 9824
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4381 ; free virtual = 9824
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.runs/impl_1/microblaze_v_preset_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f104bc3e ConstDB: 0 ShapeSum: 994691aa RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: f141af8a | NumContArr: f33b078f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 369ceac53

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4204 ; free virtual = 9625

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 369ceac53

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4208 ; free virtual = 9630

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 369ceac53

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4208 ; free virtual = 9630
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 330656126

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3042.941 ; gain = 0.000 ; free physical = 4192 ; free virtual = 9613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.892  | TNS=0.000  | WHS=-0.148 | THS=-56.304|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.002002 %
  Global Horizontal Routing Utilization  = 0.00227337 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7408
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7408
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2943dd06d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3049.359 ; gain = 6.418 ; free physical = 4176 ; free virtual = 9598

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2943dd06d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3049.359 ; gain = 6.418 ; free physical = 4176 ; free virtual = 9598

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2753d643e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3066.359 ; gain = 23.418 ; free physical = 4176 ; free virtual = 9597
Phase 4 Initial Routing | Checksum: 2753d643e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3066.359 ; gain = 23.418 ; free physical = 4176 ; free virtual = 9597

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1995
 Number of Nodes with overlaps = 659
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.148 | TNS=-0.154 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ec17ddc4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4187 ; free virtual = 9611

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.296  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2d6ee340c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9601
Phase 5 Rip-up And Reroute | Checksum: 2d6ee340c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9601

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2d6ee340c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9601

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d6ee340c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9601
Phase 6 Delay and Skew Optimization | Checksum: 2d6ee340c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9601

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.303  | TNS=0.000  | WHS=0.105  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 35c2b8d0c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9601
Phase 7 Post Hold Fix | Checksum: 35c2b8d0c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9601

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.9876 %
  Global Horizontal Routing Utilization  = 2.57758 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 35c2b8d0c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9601

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 35c2b8d0c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9601

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 32905b424

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9602

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 32905b424

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9602

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.303  | TNS=0.000  | WHS=0.105  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 32905b424

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9602
Total Elapsed time in route_design: 34.44 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 272871399

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9602
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 272871399

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4176 ; free virtual = 9602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 3090.422 ; gain = 47.480 ; free physical = 4169 ; free virtual = 9594
INFO: [Vivado 12-24828] Executing command : report_drc -file microblaze_v_preset_wrapper_drc_routed.rpt -pb microblaze_v_preset_wrapper_drc_routed.pb -rpx microblaze_v_preset_wrapper_drc_routed.rpx
Command: report_drc -file microblaze_v_preset_wrapper_drc_routed.rpt -pb microblaze_v_preset_wrapper_drc_routed.pb -rpx microblaze_v_preset_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.runs/impl_1/microblaze_v_preset_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file microblaze_v_preset_wrapper_methodology_drc_routed.rpt -pb microblaze_v_preset_wrapper_methodology_drc_routed.pb -rpx microblaze_v_preset_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file microblaze_v_preset_wrapper_methodology_drc_routed.rpt -pb microblaze_v_preset_wrapper_methodology_drc_routed.pb -rpx microblaze_v_preset_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.runs/impl_1/microblaze_v_preset_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file microblaze_v_preset_wrapper_timing_summary_routed.rpt -pb microblaze_v_preset_wrapper_timing_summary_routed.pb -rpx microblaze_v_preset_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file microblaze_v_preset_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file microblaze_v_preset_wrapper_bus_skew_routed.rpt -pb microblaze_v_preset_wrapper_bus_skew_routed.pb -rpx microblaze_v_preset_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file microblaze_v_preset_wrapper_route_status.rpt -pb microblaze_v_preset_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file microblaze_v_preset_wrapper_power_routed.rpt -pb microblaze_v_preset_wrapper_power_summary_routed.pb -rpx microblaze_v_preset_wrapper_power_routed.rpx
Command: report_power -file microblaze_v_preset_wrapper_power_routed.rpt -pb microblaze_v_preset_wrapper_power_summary_routed.pb -rpx microblaze_v_preset_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
161 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file microblaze_v_preset_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3209.129 ; gain = 118.707 ; free physical = 3926 ; free virtual = 9359
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3209.129 ; gain = 0.000 ; free physical = 3926 ; free virtual = 9361
Wrote PlaceDB: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3209.129 ; gain = 0.000 ; free physical = 3924 ; free virtual = 9367
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.129 ; gain = 0.000 ; free physical = 3924 ; free virtual = 9367
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3209.129 ; gain = 0.000 ; free physical = 3923 ; free virtual = 9369
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.129 ; gain = 0.000 ; free physical = 3923 ; free virtual = 9369
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.129 ; gain = 0.000 ; free physical = 3922 ; free virtual = 9369
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3209.129 ; gain = 0.000 ; free physical = 3922 ; free virtual = 9369
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/MicroBlaze-V_no_ram/MicroBlaze-V_no_ram.runs/impl_1/microblaze_v_preset_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri May 23 16:14:16 2025...

*** Running vivado
    with args -log microblaze_v_preset_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source microblaze_v_preset_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri May 23 16:14:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source microblaze_v_preset_wrapper.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
Command: open_checkpoint microblaze_v_preset_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1534.059 ; gain = 0.000 ; free physical = 5520 ; free virtual = 10957
INFO: [Netlist 29-17] Analyzing 431 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1655.652 ; gain = 2.000 ; free physical = 5393 ; free virtual = 10830
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.949 ; gain = 0.000 ; free physical = 4899 ; free virtual = 10337
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2245.949 ; gain = 0.000 ; free physical = 4899 ; free virtual = 10337
Read PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2245.949 ; gain = 0.000 ; free physical = 4899 ; free virtual = 10337
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.949 ; gain = 0.000 ; free physical = 4899 ; free virtual = 10337
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2245.949 ; gain = 0.000 ; free physical = 4900 ; free virtual = 10338
Read Physdb Files: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2245.949 ; gain = 0.000 ; free physical = 4900 ; free virtual = 10338
Restored from archive | CPU: 0.340000 secs | Memory: 11.742981 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2245.949 ; gain = 2.969 ; free physical = 4900 ; free virtual = 10338
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.949 ; gain = 0.000 ; free physical = 4900 ; free virtual = 10338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 62 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2249.949 ; gain = 862.082 ; free physical = 4900 ; free virtual = 10338
INFO: [Memdata 28-167] Found XPM memory block microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_v_preset_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force microblaze_v_preset_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/vid/Desktop/VitisWorkspace/MicroBlaze_real_time/Debug/MicroBlaze_real_time.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./microblaze_v_preset_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2828.086 ; gain = 559.227 ; free physical = 4349 ; free virtual = 9794
INFO: [Common 17-206] Exiting Vivado at Fri May 23 16:14:52 2025...
