Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 15:17:45 2025
| Host         : BERNA-R7X3D running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 1
+--------+----------+-----------------------------+--------+
| Rule   | Severity | Description                 | Checks |
+--------+----------+-----------------------------+--------+
| RTGT-1 | Advisory | RAM retargeting possibility | 1      |
+--------+----------+-----------------------------+--------+

2. REPORT DETAILS
-----------------
RTGT-1#1 Advisory
RAM retargeting possibility  
Identified 30 RAM32X1D primitives that could be retargeted to RAM32M. Retargeting will save approximately 10 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_0_0,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_10_10,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_11_11,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_12_12,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_13_13,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_14_14,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_15_15,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_16_16,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_17_17,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_18_18,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_19_19,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_1_1,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_20_20,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_21_21,
design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg_0_7_22_22
 (the first 15 of 30 listed)
Related violations: <none>


