<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">currentlyEnabled</span>(<span class="sail-id">Ext_Zvksh</span>) = <a href=".././riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_Zvksh</span>) <span class="sail-operator">&amp;</span> <a href=".././riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_V</span>)

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VSM3ME_VV</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VSM3ME_VV</span>(<span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b1000001</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs1</span>) @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1110111</span>
   <span class="sail-keyword">when</span> <a href=".././riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvksh</span>) <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>() <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">&amp;</span> <a href=".././riscv_zvk_utils.html#L17"><span class="sail-id">zvk_check_encdec</span></a>(<span class="sail-literal">256</span>, <span class="sail-literal">8</span>) <span class="sail-operator">&amp;</span> <a href=".././riscv_zvk_utils.html#L10"><span class="sail-id">zvk_valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <a href=".././riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>())

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VSM3ME_VV</span>(<span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'SEW</span>     = <a href=".././riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href=".././riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href=".././riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> = <a href=".././riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs1_val</span> = <a href=".././riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs1</span>);

  <span class="sail-keyword">var</span> <span class="sail-id">w</span> : <span class="sail-id">vector</span>(<span class="sail-literal">24</span>, <span class="sail-id">bits</span>(<span class="sail-literal">32</span>)) = <span class="sail-id">vector_init</span>(<a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>());

  <span class="sail-keyword">let</span> <span class="sail-id">eg_len</span>   = (<span class="sail-id">unsigned</span>(<a href=".././riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">8</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">eg_start</span> = (<span class="sail-id">unsigned</span>(<a href=".././riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-id">eg_start</span> <span class="sail-id">to</span> (<span class="sail-id">eg_len</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">assert</span>(<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">8</span> <span class="sail-operator">+</span> <span class="sail-literal">7</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);

    <span class="sail-keyword">foreach</span> (<span class="sail-id">j</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> <span class="sail-literal">7</span>) {
      <span class="sail-id">w</span>[<span class="sail-id">j</span>]     = <a href=".././arithmetic.html#L53"><span class="sail-id">rev8</span></a>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">8</span> <span class="sail-operator">+</span> <span class="sail-id">j</span>]);
      <span class="sail-id">w</span>[<span class="sail-id">j</span> <span class="sail-operator">+</span> <span class="sail-literal">8</span>] = <a href=".././arithmetic.html#L53"><span class="sail-id">rev8</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">8</span> <span class="sail-operator">+</span> <span class="sail-id">j</span>]);
    };

    <span class="sail-keyword">foreach</span> (<span class="sail-id">j</span> <span class="sail-id">from</span> <span class="sail-literal">16</span> <span class="sail-id">to</span> <span class="sail-literal">23</span>)
      <span class="sail-id">w</span>[<span class="sail-id">j</span>] = <a href=".././riscv_zvk_utils.html#L123"><span class="sail-id">zvk_sh_w</span></a>(<span class="sail-id">w</span>[<span class="sail-id">j</span> <span class="sail-operator">-</span> <span class="sail-literal">16</span>], <span class="sail-id">w</span>[<span class="sail-id">j</span> <span class="sail-operator">-</span> <span class="sail-literal">9</span>], <span class="sail-id">w</span>[<span class="sail-id">j</span> <span class="sail-operator">-</span> <span class="sail-literal">3</span>], <span class="sail-id">w</span>[<span class="sail-id">j</span> <span class="sail-operator">-</span> <span class="sail-literal">13</span>], <span class="sail-id">w</span>[<span class="sail-id">j</span> <span class="sail-operator">-</span> <span class="sail-literal">6</span>]);

    <a href=".././riscv_insts_vext_utils.html#L202"><span class="sail-id">write_velem_oct_vec</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>,
      <a href=".././riscv_insts_vext_utils.html#L497"><span class="sail-id">vrev8</span></a>([<span class="sail-id">w</span>[<span class="sail-literal">23</span>], <span class="sail-id">w</span>[<span class="sail-literal">22</span>], <span class="sail-id">w</span>[<span class="sail-literal">21</span>], <span class="sail-id">w</span>[<span class="sail-literal">20</span>], <span class="sail-id">w</span>[<span class="sail-literal">19</span>], <span class="sail-id">w</span>[<span class="sail-literal">18</span>], <span class="sail-id">w</span>[<span class="sail-literal">17</span>], <span class="sail-id">w</span>[<span class="sail-literal">16</span>]]), <span class="sail-id">i</span>);
  };

  <a href=".././riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VSM3ME_VV</span>(<span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vsm3me.vv"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>)

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VSM3C_VI</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-literal">5</span>), <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VSM3C_VI</span>(<span class="sail-id">vs2</span>, <span class="sail-id">uimm</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b1010111</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">uimm</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1110111</span>
  <span class="sail-keyword">when</span> <a href=".././riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvksh</span>) <span class="sail-operator">&amp;</span> <a href=".././riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>() <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">&amp;</span> <a href=".././riscv_zvk_utils.html#L17"><span class="sail-id">zvk_check_encdec</span></a>(<span class="sail-literal">256</span>, <span class="sail-literal">8</span>) <span class="sail-operator">&amp;</span> <a href=".././riscv_zvk_utils.html#L10"><span class="sail-id">zvk_valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <a href=".././riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>())

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VSM3C_VI</span>(<span class="sail-id">vs2</span>, <span class="sail-id">uimm</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href=".././riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href=".././riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href=".././riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> = <a href=".././riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  = <a href=".././riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">rnds</span> = <span class="sail-id">unsigned</span>(<span class="sail-id">uimm</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">eg_len</span>   = (<span class="sail-id">unsigned</span>(<a href=".././riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">8</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">eg_start</span> = (<span class="sail-id">unsigned</span>(<a href=".././riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-id">eg_start</span> <span class="sail-id">to</span> (<span class="sail-id">eg_len</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">assert</span>(<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">8</span> <span class="sail-operator">+</span> <span class="sail-literal">7</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);

    <span class="sail-keyword">let</span> <span class="sail-id">A_H</span> : <span class="sail-id">vector</span>(<span class="sail-literal">8</span>, <span class="sail-id">bits</span>(<span class="sail-literal">32</span>)) = <a href=".././riscv_insts_vext_utils.html#L497"><span class="sail-id">vrev8</span></a>(<a href=".././riscv_insts_vext_utils.html#L198"><span class="sail-id">get_velem_oct_vec</span></a>(<span class="sail-id">vd_val</span>,  <span class="sail-id">i</span>));
    <span class="sail-keyword">let</span> <span class="sail-id">w</span>   : <span class="sail-id">vector</span>(<span class="sail-literal">8</span>, <span class="sail-id">bits</span>(<span class="sail-literal">32</span>)) = <a href=".././riscv_insts_vext_utils.html#L497"><span class="sail-id">vrev8</span></a>(<a href=".././riscv_insts_vext_utils.html#L198"><span class="sail-id">get_velem_oct_vec</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-id">i</span>));

    <span class="sail-keyword">let</span> <span class="sail-id">x_0</span> = <span class="sail-id">w</span>[<span class="sail-literal">0</span>] <span class="sail-operator">^</span> <span class="sail-id">w</span>[<span class="sail-literal">4</span>];
    <span class="sail-keyword">let</span> <span class="sail-id">x_1</span> = <span class="sail-id">w</span>[<span class="sail-literal">1</span>] <span class="sail-operator">^</span> <span class="sail-id">w</span>[<span class="sail-literal">5</span>];

    <span class="sail-keyword">let</span> <span class="sail-id">A1_H1</span> = <a href=".././riscv_zvk_utils.html#L146"><span class="sail-id">zvk_sm3_round</span></a>(  <span class="sail-id">A_H</span>, <span class="sail-id">w</span>[<span class="sail-literal">0</span>], <span class="sail-id">x_0</span>, <span class="sail-literal">2</span> <span class="sail-operator">*</span> <span class="sail-id">rnds</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">A2_H2</span> = <a href=".././riscv_zvk_utils.html#L146"><span class="sail-id">zvk_sm3_round</span></a>(<span class="sail-id">A1_H1</span>, <span class="sail-id">w</span>[<span class="sail-literal">1</span>], <span class="sail-id">x_1</span>, <span class="sail-literal">2</span> <span class="sail-operator">*</span> <span class="sail-id">rnds</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>);

    <a href=".././riscv_insts_vext_utils.html#L202"><span class="sail-id">write_velem_oct_vec</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>,
      <a href=".././riscv_insts_vext_utils.html#L497"><span class="sail-id">vrev8</span></a>([<span class="sail-id">A1_H1</span>[<span class="sail-literal">6</span>], <span class="sail-id">A2_H2</span>[<span class="sail-literal">6</span>], <span class="sail-id">A1_H1</span>[<span class="sail-literal">4</span>], <span class="sail-id">A2_H2</span>[<span class="sail-literal">4</span>], <span class="sail-id">A1_H1</span>[<span class="sail-literal">2</span>], <span class="sail-id">A2_H2</span>[<span class="sail-literal">2</span>], <span class="sail-id">A1_H1</span>[<span class="sail-literal">0</span>], <span class="sail-id">A2_H2</span>[<span class="sail-literal">0</span>]]), <span class="sail-id">i</span>);
  };

  <a href=".././riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VSM3C_VI</span>(<span class="sail-id">vs2</span>, <span class="sail-id">uimm</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vsm3c.vi"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">hex_bits_5</span>(<span class="sail-id">uimm</span>)
</pre>
</div>
</div>
</body>
</html>