{"Source Block": ["zipcpu/rtl/zipbones.v@144:154@HdlStmAssign", "\n\twire\tcpu_reset;\n\tassign\tcpu_reset = (cmd_reset)||(i_rst);\n\n\twire\tcpu_halt, cpu_dbg_stall;\n\tassign\tcpu_halt = (i_rst)||((cmd_halt)&&(~cmd_step));\n\twire\t[31:0]\tcmd_data;\n\t// Values:\n\t//\t0x0003f -> cmd_addr mask\n\t//\t0x00040 -> reset\n\t//\t0x00080 -> PIC interrrupts enabled\n"], "Clone Blocks": [["zipcpu/rtl/zipbones.v@145:155", "\twire\tcpu_reset;\n\tassign\tcpu_reset = (cmd_reset)||(i_rst);\n\n\twire\tcpu_halt, cpu_dbg_stall;\n\tassign\tcpu_halt = (i_rst)||((cmd_halt)&&(~cmd_step));\n\twire\t[31:0]\tcmd_data;\n\t// Values:\n\t//\t0x0003f -> cmd_addr mask\n\t//\t0x00040 -> reset\n\t//\t0x00080 -> PIC interrrupts enabled\n\t//\t0x00100 -> cmd_step\n"], ["zipcpu/rtl/zipsystem.v@341:351", "\twire\tcpu_reset;\n\tassign\tcpu_reset = (cmd_reset)||(wdt_reset)||(i_rst);\n\n\twire\tcpu_halt, cpu_dbg_stall;\n\tassign\tcpu_halt = (i_rst)||((cmd_halt)&&(~cmd_step));\n\twire\t[31:0]\tpic_data;\n\twire\t[31:0]\tcmd_data;\n\t// Values:\n\t//\t0x0003f -> cmd_addr mask\n\t//\t0x00040 -> reset\n\t//\t0x00080 -> PIC interrrupt pending\n"], ["zipcpu/rtl/zipsystem.v@342:352", "\tassign\tcpu_reset = (cmd_reset)||(wdt_reset)||(i_rst);\n\n\twire\tcpu_halt, cpu_dbg_stall;\n\tassign\tcpu_halt = (i_rst)||((cmd_halt)&&(~cmd_step));\n\twire\t[31:0]\tpic_data;\n\twire\t[31:0]\tcmd_data;\n\t// Values:\n\t//\t0x0003f -> cmd_addr mask\n\t//\t0x00040 -> reset\n\t//\t0x00080 -> PIC interrrupt pending\n\t//\t0x00100 -> cmd_step\n"], ["zipcpu/rtl/zipbones.v@143:153", "\t\t\tcmd_addr <= i_dbg_data[4:0];\n\n\twire\tcpu_reset;\n\tassign\tcpu_reset = (cmd_reset)||(i_rst);\n\n\twire\tcpu_halt, cpu_dbg_stall;\n\tassign\tcpu_halt = (i_rst)||((cmd_halt)&&(~cmd_step));\n\twire\t[31:0]\tcmd_data;\n\t// Values:\n\t//\t0x0003f -> cmd_addr mask\n\t//\t0x00040 -> reset\n"], ["zipcpu/rtl/zipbones.v@143:153", "\t\t\tcmd_addr <= i_dbg_data[4:0];\n\n\twire\tcpu_reset;\n\tassign\tcpu_reset = (cmd_reset)||(i_rst);\n\n\twire\tcpu_halt, cpu_dbg_stall;\n\tassign\tcpu_halt = (i_rst)||((cmd_halt)&&(~cmd_step));\n\twire\t[31:0]\tcmd_data;\n\t// Values:\n\t//\t0x0003f -> cmd_addr mask\n\t//\t0x00040 -> reset\n"], ["zipcpu/rtl/zipsystem.v@340:350", "\n\twire\tcpu_reset;\n\tassign\tcpu_reset = (cmd_reset)||(wdt_reset)||(i_rst);\n\n\twire\tcpu_halt, cpu_dbg_stall;\n\tassign\tcpu_halt = (i_rst)||((cmd_halt)&&(~cmd_step));\n\twire\t[31:0]\tpic_data;\n\twire\t[31:0]\tcmd_data;\n\t// Values:\n\t//\t0x0003f -> cmd_addr mask\n\t//\t0x00040 -> reset\n"]], "Diff Content": {"Delete": [[149, "\tassign\tcpu_halt = (i_rst)||((cmd_halt)&&(~cmd_step));\n"]], "Add": [[149, "\tassign\tcpu_halt = (cmd_halt);\n"]]}}