|flappybird21block
VGA_HS <= VGA_SYNC:inst10.horiz_sync_out
CLOCK_50 => pll:inst6.refclk
SW[8] => pipes:inst3.reset
SW[9] => bouncy_ball:inst11.sw9
KEY[0] => bouncy_ball:inst11.pb1
KEY[0] => background:inst5.pb1
KEY[1] => bouncy_ball:inst11.pb2
PS2_DAT <> MOUSE:inst1.mouse_data
PS2_CLK <> MOUSE:inst1.mouse_clk
VGA_VS <= vert_sync.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= BCD_to_SevenSeg:inst7.SevenSeg_out[0]
HEX0[1] <= BCD_to_SevenSeg:inst7.SevenSeg_out[1]
HEX0[2] <= BCD_to_SevenSeg:inst7.SevenSeg_out[2]
HEX0[3] <= BCD_to_SevenSeg:inst7.SevenSeg_out[3]
HEX0[4] <= BCD_to_SevenSeg:inst7.SevenSeg_out[4]
HEX0[5] <= BCD_to_SevenSeg:inst7.SevenSeg_out[5]
HEX0[6] <= BCD_to_SevenSeg:inst7.SevenSeg_out[6]
HEX1[0] <= BCD_to_SevenSeg:inst8.SevenSeg_out[0]
HEX1[1] <= BCD_to_SevenSeg:inst8.SevenSeg_out[1]
HEX1[2] <= BCD_to_SevenSeg:inst8.SevenSeg_out[2]
HEX1[3] <= BCD_to_SevenSeg:inst8.SevenSeg_out[3]
HEX1[4] <= BCD_to_SevenSeg:inst8.SevenSeg_out[4]
HEX1[5] <= BCD_to_SevenSeg:inst8.SevenSeg_out[5]
HEX1[6] <= BCD_to_SevenSeg:inst8.SevenSeg_out[6]
LEDR[1] <= MOUSE:inst1.right_button
VGA_B[0] <= VGA_SYNC:inst10.blue_out[0]
VGA_B[1] <= VGA_SYNC:inst10.blue_out[1]
VGA_B[2] <= VGA_SYNC:inst10.blue_out[2]
VGA_B[3] <= VGA_SYNC:inst10.blue_out[3]
VGA_G[0] <= VGA_SYNC:inst10.green_out[0]
VGA_G[1] <= VGA_SYNC:inst10.green_out[1]
VGA_G[2] <= VGA_SYNC:inst10.green_out[2]
VGA_G[3] <= VGA_SYNC:inst10.green_out[3]
VGA_R[0] <= VGA_SYNC:inst10.red_out[0]
VGA_R[1] <= VGA_SYNC:inst10.red_out[1]
VGA_R[2] <= VGA_SYNC:inst10.red_out[2]
VGA_R[3] <= VGA_SYNC:inst10.red_out[3]


|flappybird21block|VGA_SYNC:inst10
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out[0]~reg0.CLK
clock_25Mhz => blue_out[1]~reg0.CLK
clock_25Mhz => blue_out[2]~reg0.CLK
clock_25Mhz => blue_out[3]~reg0.CLK
clock_25Mhz => green_out[0]~reg0.CLK
clock_25Mhz => green_out[1]~reg0.CLK
clock_25Mhz => green_out[2]~reg0.CLK
clock_25Mhz => green_out[3]~reg0.CLK
clock_25Mhz => red_out[0]~reg0.CLK
clock_25Mhz => red_out[1]~reg0.CLK
clock_25Mhz => red_out[2]~reg0.CLK
clock_25Mhz => red_out[3]~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red[0] => red_out.DATAB
red[1] => red_out.DATAB
red[2] => red_out.DATAB
red[3] => red_out.DATAB
green[0] => green_out.DATAB
green[1] => green_out.DATAB
green[2] => green_out.DATAB
green[3] => green_out.DATAB
blue[0] => blue_out.DATAB
blue[1] => blue_out.DATAB
blue[2] => blue_out.DATAB
blue[3] => blue_out.DATAB
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|pll:inst6
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_0002:pll_inst.outclk_0
locked <= pll_0002:pll_inst.locked


|flappybird21block|pll:inst6|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|flappybird21block|pll:inst6|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|flappybird21block|display_controller:inst9
ball_on => red.OUTPUTSELECT
ball_on => red.OUTPUTSELECT
ball_on => red.OUTPUTSELECT
ball_on => red.OUTPUTSELECT
ball_on => green.OUTPUTSELECT
ball_on => green.OUTPUTSELECT
ball_on => green.OUTPUTSELECT
ball_on => green.OUTPUTSELECT
ball_on => blue.OUTPUTSELECT
ball_on => blue.OUTPUTSELECT
ball_on => blue.OUTPUTSELECT
ball_on => blue.OUTPUTSELECT
pipe_on => red.OUTPUTSELECT
pipe_on => red.OUTPUTSELECT
pipe_on => red.OUTPUTSELECT
pipe_on => red.OUTPUTSELECT
pipe_on => green.OUTPUTSELECT
pipe_on => green.OUTPUTSELECT
pipe_on => green.OUTPUTSELECT
pipe_on => green.OUTPUTSELECT
pipe_on => blue.OUTPUTSELECT
pipe_on => blue.OUTPUTSELECT
pipe_on => blue.OUTPUTSELECT
pipe_on => blue.OUTPUTSELECT
background_on => ~NO_FANOUT~
text_on => red.OUTPUTSELECT
text_on => red.OUTPUTSELECT
text_on => red.OUTPUTSELECT
text_on => red.OUTPUTSELECT
text_on => green.OUTPUTSELECT
text_on => green.OUTPUTSELECT
text_on => green.OUTPUTSELECT
text_on => green.OUTPUTSELECT
text_on => blue.OUTPUTSELECT
text_on => blue.OUTPUTSELECT
text_on => blue.OUTPUTSELECT
text_on => blue.OUTPUTSELECT
ground_on => red.OUTPUTSELECT
ground_on => red.OUTPUTSELECT
ground_on => red.OUTPUTSELECT
ground_on => red.OUTPUTSELECT
ground_on => green.OUTPUTSELECT
ground_on => green.OUTPUTSELECT
ground_on => green.OUTPUTSELECT
ground_on => green.OUTPUTSELECT
ground_on => blue.OUTPUTSELECT
ground_on => blue.OUTPUTSELECT
ground_on => blue.OUTPUTSELECT
ground_on => blue.OUTPUTSELECT
RGB_ball[0] => blue.DATAB
RGB_ball[1] => blue.DATAB
RGB_ball[2] => blue.DATAB
RGB_ball[3] => blue.DATAB
RGB_ball[4] => green.DATAB
RGB_ball[5] => green.DATAB
RGB_ball[6] => green.DATAB
RGB_ball[7] => green.DATAB
RGB_ball[8] => red.DATAB
RGB_ball[9] => red.DATAB
RGB_ball[10] => red.DATAB
RGB_ball[11] => red.DATAB
RGB_pipe[0] => blue.DATAB
RGB_pipe[1] => blue.DATAB
RGB_pipe[2] => blue.DATAB
RGB_pipe[3] => blue.DATAB
RGB_pipe[4] => green.DATAB
RGB_pipe[5] => green.DATAB
RGB_pipe[6] => green.DATAB
RGB_pipe[7] => green.DATAB
RGB_pipe[8] => red.DATAB
RGB_pipe[9] => red.DATAB
RGB_pipe[10] => red.DATAB
RGB_pipe[11] => red.DATAB
RGB_background[0] => blue.DATAA
RGB_background[1] => blue.DATAA
RGB_background[2] => blue.DATAA
RGB_background[3] => blue.DATAA
RGB_background[4] => green.DATAA
RGB_background[5] => green.DATAA
RGB_background[6] => green.DATAA
RGB_background[7] => green.DATAA
RGB_background[8] => red.DATAA
RGB_background[9] => red.DATAA
RGB_background[10] => red.DATAA
RGB_background[11] => red.DATAA
RGB_ground[0] => blue.DATAB
RGB_ground[1] => blue.DATAB
RGB_ground[2] => blue.DATAB
RGB_ground[3] => blue.DATAB
RGB_ground[4] => green.DATAB
RGB_ground[5] => green.DATAB
RGB_ground[6] => green.DATAB
RGB_ground[7] => green.DATAB
RGB_ground[8] => red.DATAB
RGB_ground[9] => red.DATAB
RGB_ground[10] => red.DATAB
RGB_ground[11] => red.DATAB
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|bouncy_ball:inst11
sw9 => collision_internal.OUTPUTSELECT
sw9 => Move_Ball.IN1
pb1 => ~NO_FANOUT~
pb2 => ~NO_FANOUT~
clk => sprite_rom:sprite_rom_inst.clk
clk => score[0]~reg0.CLK
clk => score[1]~reg0.CLK
clk => score[2]~reg0.CLK
clk => score[3]~reg0.CLK
clk => score[4]~reg0.CLK
clk => score[5]~reg0.CLK
clk => score[6]~reg0.CLK
clk => passed_p3.CLK
clk => passed_p2.CLK
clk => score_internal[0].CLK
clk => score_internal[1].CLK
clk => score_internal[2].CLK
clk => score_internal[3].CLK
clk => score_internal[4].CLK
clk => score_internal[5].CLK
clk => score_internal[6].CLK
clk => passed_p1.CLK
clk => collision_internal.CLK
clk => bird_address[0].CLK
clk => bird_address[1].CLK
clk => bird_address[2].CLK
clk => bird_address[3].CLK
clk => bird_address[4].CLK
clk => bird_address[5].CLK
clk => bird_address[6].CLK
clk => bird_address[7].CLK
clk => bird_address[8].CLK
clk => bird_address[9].CLK
clk => ball_on.CLK
vert_sync => prev_left_click.CLK
vert_sync => ball_y_motion[0].CLK
vert_sync => ball_y_motion[1].CLK
vert_sync => ball_y_motion[2].CLK
vert_sync => ball_y_motion[3].CLK
vert_sync => ball_y_motion[4].CLK
vert_sync => ball_y_motion[5].CLK
vert_sync => ball_y_motion[6].CLK
vert_sync => ball_y_motion[7].CLK
vert_sync => ball_y_motion[8].CLK
vert_sync => ball_y_motion[9].CLK
vert_sync => ball_x_pos[0].CLK
vert_sync => ball_x_pos[1].CLK
vert_sync => ball_x_pos[2].CLK
vert_sync => ball_x_pos[3].CLK
vert_sync => ball_x_pos[4].CLK
vert_sync => ball_x_pos[5].CLK
vert_sync => ball_x_pos[6].CLK
vert_sync => ball_x_pos[7].CLK
vert_sync => ball_x_pos[8].CLK
vert_sync => ball_x_pos[9].CLK
vert_sync => ball_x_pos[10].CLK
vert_sync => ball_y_pos[0].CLK
vert_sync => ball_y_pos[1].CLK
vert_sync => ball_y_pos[2].CLK
vert_sync => ball_y_pos[3].CLK
vert_sync => ball_y_pos[4].CLK
vert_sync => ball_y_pos[5].CLK
vert_sync => ball_y_pos[6].CLK
vert_sync => ball_y_pos[7].CLK
vert_sync => ball_y_pos[8].CLK
vert_sync => ball_y_pos[9].CLK
vert_sync => start_move.CLK
vert_sync => reset_internal.CLK
vert_sync => \Move_Ball:gravity_down[0].CLK
vert_sync => \Move_Ball:gravity_down[1].CLK
vert_sync => \Move_Ball:gravity_down[2].CLK
vert_sync => \Move_Ball:gravity_up[0].CLK
vert_sync => \Move_Ball:gravity_up[1].CLK
vert_sync => \Move_Ball:gravity_up[2].CLK
vert_sync => \Move_Ball:gravity_up[3].CLK
vert_sync => \Move_Ball:gravity_up[4].CLK
vert_sync => \Move_Ball:gravity_up[5].CLK
vert_sync => \Move_Ball:gravity_up[6].CLK
vert_sync => \Move_Ball:gravity_up[7].CLK
vert_sync => \Move_Ball:up.CLK
vert_sync => \Move_Ball:count[0].CLK
vert_sync => \Move_Ball:count[1].CLK
vert_sync => \Move_Ball:count[2].CLK
left_click => Move_Ball.IN1
left_click => prev_left_click.DATAIN
pixel_row[0] => LessThan2.IN10
pixel_row[0] => LessThan3.IN15
pixel_row[0] => Add2.IN20
pixel_row[1] => LessThan2.IN9
pixel_row[1] => LessThan3.IN14
pixel_row[1] => Add2.IN19
pixel_row[2] => LessThan2.IN8
pixel_row[2] => LessThan3.IN13
pixel_row[2] => Add2.IN18
pixel_row[3] => LessThan2.IN7
pixel_row[3] => LessThan3.IN12
pixel_row[3] => Add2.IN17
pixel_row[4] => LessThan2.IN6
pixel_row[4] => LessThan3.IN11
pixel_row[4] => Add2.IN16
pixel_row[5] => LessThan2.IN5
pixel_row[5] => LessThan3.IN10
pixel_row[5] => Add2.IN15
pixel_row[6] => LessThan2.IN4
pixel_row[6] => LessThan3.IN9
pixel_row[6] => Add2.IN14
pixel_row[7] => LessThan2.IN3
pixel_row[7] => LessThan3.IN8
pixel_row[7] => Add2.IN13
pixel_row[8] => LessThan2.IN2
pixel_row[8] => LessThan3.IN7
pixel_row[8] => Add2.IN12
pixel_row[9] => LessThan2.IN1
pixel_row[9] => LessThan3.IN6
pixel_row[9] => Add2.IN11
pixel_column[0] => LessThan0.IN11
pixel_column[0] => LessThan1.IN17
pixel_column[0] => Add3.IN22
pixel_column[1] => LessThan0.IN10
pixel_column[1] => LessThan1.IN16
pixel_column[1] => Add3.IN21
pixel_column[2] => LessThan0.IN9
pixel_column[2] => LessThan1.IN15
pixel_column[2] => Add3.IN20
pixel_column[3] => LessThan0.IN8
pixel_column[3] => LessThan1.IN14
pixel_column[3] => Add3.IN19
pixel_column[4] => LessThan0.IN7
pixel_column[4] => LessThan1.IN13
pixel_column[4] => Add3.IN18
pixel_column[5] => LessThan0.IN6
pixel_column[5] => LessThan1.IN12
pixel_column[5] => Add3.IN17
pixel_column[6] => LessThan0.IN5
pixel_column[6] => LessThan1.IN11
pixel_column[6] => Add3.IN16
pixel_column[7] => LessThan0.IN4
pixel_column[7] => LessThan1.IN10
pixel_column[7] => Add3.IN15
pixel_column[8] => LessThan0.IN3
pixel_column[8] => LessThan1.IN9
pixel_column[8] => Add3.IN14
pixel_column[9] => LessThan0.IN2
pixel_column[9] => LessThan1.IN8
pixel_column[9] => Add3.IN13
p1_x_pos[0] => LessThan4.IN35
p1_x_pos[0] => LessThan5.IN22
p1_x_pos[0] => Add19.IN22
p1_x_pos[0] => LessThan17.IN11
p1_x_pos[1] => LessThan4.IN34
p1_x_pos[1] => Add7.IN20
p1_x_pos[1] => Add19.IN21
p1_x_pos[1] => LessThan17.IN10
p1_x_pos[2] => LessThan4.IN33
p1_x_pos[2] => Add7.IN19
p1_x_pos[2] => Add19.IN20
p1_x_pos[2] => LessThan17.IN9
p1_x_pos[3] => LessThan4.IN32
p1_x_pos[3] => Add7.IN18
p1_x_pos[3] => Add19.IN19
p1_x_pos[3] => LessThan17.IN8
p1_x_pos[4] => LessThan4.IN31
p1_x_pos[4] => Add7.IN17
p1_x_pos[4] => Add19.IN18
p1_x_pos[4] => LessThan17.IN7
p1_x_pos[5] => LessThan4.IN30
p1_x_pos[5] => Add7.IN16
p1_x_pos[5] => Add19.IN17
p1_x_pos[5] => LessThan17.IN6
p1_x_pos[6] => LessThan4.IN29
p1_x_pos[6] => Add7.IN15
p1_x_pos[6] => Add19.IN16
p1_x_pos[6] => LessThan17.IN5
p1_x_pos[7] => LessThan4.IN28
p1_x_pos[7] => Add7.IN14
p1_x_pos[7] => Add19.IN15
p1_x_pos[7] => LessThan17.IN4
p1_x_pos[8] => LessThan4.IN27
p1_x_pos[8] => Add7.IN13
p1_x_pos[8] => Add19.IN14
p1_x_pos[8] => LessThan17.IN3
p1_x_pos[9] => LessThan4.IN26
p1_x_pos[9] => Add7.IN12
p1_x_pos[9] => Add19.IN13
p1_x_pos[9] => LessThan17.IN2
p1_x_pos[10] => LessThan4.IN16
p1_x_pos[10] => LessThan4.IN17
p1_x_pos[10] => LessThan4.IN18
p1_x_pos[10] => LessThan4.IN19
p1_x_pos[10] => LessThan4.IN20
p1_x_pos[10] => LessThan4.IN21
p1_x_pos[10] => LessThan4.IN22
p1_x_pos[10] => LessThan4.IN23
p1_x_pos[10] => LessThan4.IN24
p1_x_pos[10] => LessThan4.IN25
p1_x_pos[10] => Add7.IN11
p1_x_pos[10] => Add19.IN12
p1_x_pos[10] => LessThan17.IN1
p2_x_pos[0] => LessThan8.IN35
p2_x_pos[0] => LessThan9.IN22
p2_x_pos[0] => Add21.IN22
p2_x_pos[0] => LessThan19.IN11
p2_x_pos[1] => LessThan8.IN34
p2_x_pos[1] => Add13.IN20
p2_x_pos[1] => Add21.IN21
p2_x_pos[1] => LessThan19.IN10
p2_x_pos[2] => LessThan8.IN33
p2_x_pos[2] => Add13.IN19
p2_x_pos[2] => Add21.IN20
p2_x_pos[2] => LessThan19.IN9
p2_x_pos[3] => LessThan8.IN32
p2_x_pos[3] => Add13.IN18
p2_x_pos[3] => Add21.IN19
p2_x_pos[3] => LessThan19.IN8
p2_x_pos[4] => LessThan8.IN31
p2_x_pos[4] => Add13.IN17
p2_x_pos[4] => Add21.IN18
p2_x_pos[4] => LessThan19.IN7
p2_x_pos[5] => LessThan8.IN30
p2_x_pos[5] => Add13.IN16
p2_x_pos[5] => Add21.IN17
p2_x_pos[5] => LessThan19.IN6
p2_x_pos[6] => LessThan8.IN29
p2_x_pos[6] => Add13.IN15
p2_x_pos[6] => Add21.IN16
p2_x_pos[6] => LessThan19.IN5
p2_x_pos[7] => LessThan8.IN28
p2_x_pos[7] => Add13.IN14
p2_x_pos[7] => Add21.IN15
p2_x_pos[7] => LessThan19.IN4
p2_x_pos[8] => LessThan8.IN27
p2_x_pos[8] => Add13.IN13
p2_x_pos[8] => Add21.IN14
p2_x_pos[8] => LessThan19.IN3
p2_x_pos[9] => LessThan8.IN26
p2_x_pos[9] => Add13.IN12
p2_x_pos[9] => Add21.IN13
p2_x_pos[9] => LessThan19.IN2
p2_x_pos[10] => LessThan8.IN16
p2_x_pos[10] => LessThan8.IN17
p2_x_pos[10] => LessThan8.IN18
p2_x_pos[10] => LessThan8.IN19
p2_x_pos[10] => LessThan8.IN20
p2_x_pos[10] => LessThan8.IN21
p2_x_pos[10] => LessThan8.IN22
p2_x_pos[10] => LessThan8.IN23
p2_x_pos[10] => LessThan8.IN24
p2_x_pos[10] => LessThan8.IN25
p2_x_pos[10] => Add13.IN11
p2_x_pos[10] => Add21.IN12
p2_x_pos[10] => LessThan19.IN1
p3_x_pos[0] => LessThan12.IN35
p3_x_pos[0] => LessThan13.IN22
p3_x_pos[0] => Add22.IN22
p3_x_pos[0] => LessThan21.IN11
p3_x_pos[1] => LessThan12.IN34
p3_x_pos[1] => Add16.IN20
p3_x_pos[1] => Add22.IN21
p3_x_pos[1] => LessThan21.IN10
p3_x_pos[2] => LessThan12.IN33
p3_x_pos[2] => Add16.IN19
p3_x_pos[2] => Add22.IN20
p3_x_pos[2] => LessThan21.IN9
p3_x_pos[3] => LessThan12.IN32
p3_x_pos[3] => Add16.IN18
p3_x_pos[3] => Add22.IN19
p3_x_pos[3] => LessThan21.IN8
p3_x_pos[4] => LessThan12.IN31
p3_x_pos[4] => Add16.IN17
p3_x_pos[4] => Add22.IN18
p3_x_pos[4] => LessThan21.IN7
p3_x_pos[5] => LessThan12.IN30
p3_x_pos[5] => Add16.IN16
p3_x_pos[5] => Add22.IN17
p3_x_pos[5] => LessThan21.IN6
p3_x_pos[6] => LessThan12.IN29
p3_x_pos[6] => Add16.IN15
p3_x_pos[6] => Add22.IN16
p3_x_pos[6] => LessThan21.IN5
p3_x_pos[7] => LessThan12.IN28
p3_x_pos[7] => Add16.IN14
p3_x_pos[7] => Add22.IN15
p3_x_pos[7] => LessThan21.IN4
p3_x_pos[8] => LessThan12.IN27
p3_x_pos[8] => Add16.IN13
p3_x_pos[8] => Add22.IN14
p3_x_pos[8] => LessThan21.IN3
p3_x_pos[9] => LessThan12.IN26
p3_x_pos[9] => Add16.IN12
p3_x_pos[9] => Add22.IN13
p3_x_pos[9] => LessThan21.IN2
p3_x_pos[10] => LessThan12.IN16
p3_x_pos[10] => LessThan12.IN17
p3_x_pos[10] => LessThan12.IN18
p3_x_pos[10] => LessThan12.IN19
p3_x_pos[10] => LessThan12.IN20
p3_x_pos[10] => LessThan12.IN21
p3_x_pos[10] => LessThan12.IN22
p3_x_pos[10] => LessThan12.IN23
p3_x_pos[10] => LessThan12.IN24
p3_x_pos[10] => LessThan12.IN25
p3_x_pos[10] => Add16.IN11
p3_x_pos[10] => Add22.IN12
p3_x_pos[10] => LessThan21.IN1
p1_gap_center[0] => Add9.IN20
p1_gap_center[0] => Add12.IN20
p1_gap_center[1] => Add9.IN19
p1_gap_center[1] => Add12.IN19
p1_gap_center[2] => Add9.IN18
p1_gap_center[2] => Add12.IN18
p1_gap_center[3] => Add9.IN17
p1_gap_center[3] => Add12.IN17
p1_gap_center[4] => Add9.IN16
p1_gap_center[4] => Add12.IN16
p1_gap_center[5] => Add9.IN15
p1_gap_center[5] => Add12.IN15
p1_gap_center[6] => Add9.IN14
p1_gap_center[6] => Add12.IN14
p1_gap_center[7] => Add9.IN13
p1_gap_center[7] => Add12.IN13
p1_gap_center[8] => Add9.IN12
p1_gap_center[8] => Add12.IN12
p1_gap_center[9] => Add9.IN11
p1_gap_center[9] => Add12.IN11
p2_gap_center[0] => Add14.IN20
p2_gap_center[0] => Add15.IN20
p2_gap_center[1] => Add14.IN19
p2_gap_center[1] => Add15.IN19
p2_gap_center[2] => Add14.IN18
p2_gap_center[2] => Add15.IN18
p2_gap_center[3] => Add14.IN17
p2_gap_center[3] => Add15.IN17
p2_gap_center[4] => Add14.IN16
p2_gap_center[4] => Add15.IN16
p2_gap_center[5] => Add14.IN15
p2_gap_center[5] => Add15.IN15
p2_gap_center[6] => Add14.IN14
p2_gap_center[6] => Add15.IN14
p2_gap_center[7] => Add14.IN13
p2_gap_center[7] => Add15.IN13
p2_gap_center[8] => Add14.IN12
p2_gap_center[8] => Add15.IN12
p2_gap_center[9] => Add14.IN11
p2_gap_center[9] => Add15.IN11
p3_gap_center[0] => Add17.IN20
p3_gap_center[0] => Add18.IN20
p3_gap_center[1] => Add17.IN19
p3_gap_center[1] => Add18.IN19
p3_gap_center[2] => Add17.IN18
p3_gap_center[2] => Add18.IN18
p3_gap_center[3] => Add17.IN17
p3_gap_center[3] => Add18.IN17
p3_gap_center[4] => Add17.IN16
p3_gap_center[4] => Add18.IN16
p3_gap_center[5] => Add17.IN15
p3_gap_center[5] => Add18.IN15
p3_gap_center[6] => Add17.IN14
p3_gap_center[6] => Add18.IN14
p3_gap_center[7] => Add17.IN13
p3_gap_center[7] => Add18.IN13
p3_gap_center[8] => Add17.IN12
p3_gap_center[8] => Add18.IN12
p3_gap_center[9] => Add17.IN11
p3_gap_center[9] => Add18.IN11
output_on <= output_on.DB_MAX_OUTPUT_PORT_TYPE
start <= start_move.DB_MAX_OUTPUT_PORT_TYPE
collision <= collision_internal.DB_MAX_OUTPUT_PORT_TYPE
reset <= reset_internal.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[0] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[7] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[8] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[9] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[10] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[11] <= RGB.DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|bouncy_ball:inst11|sprite_rom:sprite_rom_inst
clk => altsyncram:ROM1.clock0
clk => cycle_count[0].CLK
clk => cycle_count[1].CLK
clk => cycle_count[2].CLK
clk => cycle_count[3].CLK
clk => cycle_count[4].CLK
clk => cycle_count[5].CLK
clk => cycle_count[6].CLK
clk => cycle_count[7].CLK
clk => cycle_count[8].CLK
clk => cycle_count[9].CLK
clk => cycle_count[10].CLK
clk => cycle_count[11].CLK
clk => cycle_count[12].CLK
clk => cycle_count[13].CLK
clk => cycle_count[14].CLK
clk => cycle_count[15].CLK
clk => cycle_count[16].CLK
clk => cycle_count[17].CLK
clk => cycle_count[18].CLK
clk => cycle_count[19].CLK
clk => cycle_count[20].CLK
clk => cycle_count[21].CLK
clk => prev_sprite[0].CLK
clk => prev_sprite[1].CLK
clk => sprite_index[0].CLK
clk => sprite_index[1].CLK
clk => altsyncram:ROM2.clock0
clk => altsyncram:ROM3.clock0
sprite_address[0] => altsyncram:ROM1.address_a[0]
sprite_address[0] => altsyncram:ROM2.address_a[0]
sprite_address[0] => altsyncram:ROM3.address_a[0]
sprite_address[1] => altsyncram:ROM1.address_a[1]
sprite_address[1] => altsyncram:ROM2.address_a[1]
sprite_address[1] => altsyncram:ROM3.address_a[1]
sprite_address[2] => altsyncram:ROM1.address_a[2]
sprite_address[2] => altsyncram:ROM2.address_a[2]
sprite_address[2] => altsyncram:ROM3.address_a[2]
sprite_address[3] => altsyncram:ROM1.address_a[3]
sprite_address[3] => altsyncram:ROM2.address_a[3]
sprite_address[3] => altsyncram:ROM3.address_a[3]
sprite_address[4] => altsyncram:ROM1.address_a[4]
sprite_address[4] => altsyncram:ROM2.address_a[4]
sprite_address[4] => altsyncram:ROM3.address_a[4]
sprite_address[5] => altsyncram:ROM1.address_a[5]
sprite_address[5] => altsyncram:ROM2.address_a[5]
sprite_address[5] => altsyncram:ROM3.address_a[5]
sprite_address[6] => altsyncram:ROM1.address_a[6]
sprite_address[6] => altsyncram:ROM2.address_a[6]
sprite_address[6] => altsyncram:ROM3.address_a[6]
sprite_address[7] => altsyncram:ROM1.address_a[7]
sprite_address[7] => altsyncram:ROM2.address_a[7]
sprite_address[7] => altsyncram:ROM3.address_a[7]
sprite_address[8] => altsyncram:ROM1.address_a[8]
sprite_address[8] => altsyncram:ROM2.address_a[8]
sprite_address[8] => altsyncram:ROM3.address_a[8]
sprite_address[9] => altsyncram:ROM1.address_a[9]
sprite_address[9] => altsyncram:ROM2.address_a[9]
sprite_address[9] => altsyncram:ROM3.address_a[9]
data_out[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|bouncy_ball:inst11|sprite_rom:sprite_rom_inst|altsyncram:ROM1
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_brg1:auto_generated.address_a[0]
address_a[1] => altsyncram_brg1:auto_generated.address_a[1]
address_a[2] => altsyncram_brg1:auto_generated.address_a[2]
address_a[3] => altsyncram_brg1:auto_generated.address_a[3]
address_a[4] => altsyncram_brg1:auto_generated.address_a[4]
address_a[5] => altsyncram_brg1:auto_generated.address_a[5]
address_a[6] => altsyncram_brg1:auto_generated.address_a[6]
address_a[7] => altsyncram_brg1:auto_generated.address_a[7]
address_a[8] => altsyncram_brg1:auto_generated.address_a[8]
address_a[9] => altsyncram_brg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_brg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_brg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_brg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_brg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_brg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_brg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_brg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_brg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_brg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_brg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_brg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_brg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_brg1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird21block|bouncy_ball:inst11|sprite_rom:sprite_rom_inst|altsyncram:ROM1|altsyncram_brg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|flappybird21block|bouncy_ball:inst11|sprite_rom:sprite_rom_inst|altsyncram:ROM2
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_crg1:auto_generated.address_a[0]
address_a[1] => altsyncram_crg1:auto_generated.address_a[1]
address_a[2] => altsyncram_crg1:auto_generated.address_a[2]
address_a[3] => altsyncram_crg1:auto_generated.address_a[3]
address_a[4] => altsyncram_crg1:auto_generated.address_a[4]
address_a[5] => altsyncram_crg1:auto_generated.address_a[5]
address_a[6] => altsyncram_crg1:auto_generated.address_a[6]
address_a[7] => altsyncram_crg1:auto_generated.address_a[7]
address_a[8] => altsyncram_crg1:auto_generated.address_a[8]
address_a[9] => altsyncram_crg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_crg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_crg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_crg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_crg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_crg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_crg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_crg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_crg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_crg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_crg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_crg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_crg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_crg1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird21block|bouncy_ball:inst11|sprite_rom:sprite_rom_inst|altsyncram:ROM2|altsyncram_crg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|flappybird21block|bouncy_ball:inst11|sprite_rom:sprite_rom_inst|altsyncram:ROM3
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_drg1:auto_generated.address_a[0]
address_a[1] => altsyncram_drg1:auto_generated.address_a[1]
address_a[2] => altsyncram_drg1:auto_generated.address_a[2]
address_a[3] => altsyncram_drg1:auto_generated.address_a[3]
address_a[4] => altsyncram_drg1:auto_generated.address_a[4]
address_a[5] => altsyncram_drg1:auto_generated.address_a[5]
address_a[6] => altsyncram_drg1:auto_generated.address_a[6]
address_a[7] => altsyncram_drg1:auto_generated.address_a[7]
address_a[8] => altsyncram_drg1:auto_generated.address_a[8]
address_a[9] => altsyncram_drg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_drg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_drg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_drg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_drg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_drg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_drg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_drg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_drg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_drg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_drg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_drg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_drg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_drg1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird21block|bouncy_ball:inst11|sprite_rom:sprite_rom_inst|altsyncram:ROM3|altsyncram_drg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|flappybird21block|MOUSE:inst1
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|pipes:inst3
clk => galois_lfsr:lfsr_inst.clk
vert_sync => blue_box_y_pos_internal[0].CLK
vert_sync => blue_box_y_pos_internal[1].CLK
vert_sync => blue_box_y_pos_internal[2].CLK
vert_sync => blue_box_y_pos_internal[3].CLK
vert_sync => blue_box_y_pos_internal[4].CLK
vert_sync => blue_box_y_pos_internal[5].CLK
vert_sync => blue_box_y_pos_internal[6].CLK
vert_sync => blue_box_y_pos_internal[7].CLK
vert_sync => blue_box_y_pos_internal[8].CLK
vert_sync => blue_box_y_pos_internal[9].CLK
vert_sync => blue_box_x_pos_internal[0].CLK
vert_sync => blue_box_x_pos_internal[1].CLK
vert_sync => blue_box_x_pos_internal[2].CLK
vert_sync => blue_box_x_pos_internal[3].CLK
vert_sync => blue_box_x_pos_internal[4].CLK
vert_sync => blue_box_x_pos_internal[5].CLK
vert_sync => blue_box_x_pos_internal[6].CLK
vert_sync => blue_box_x_pos_internal[7].CLK
vert_sync => blue_box_x_pos_internal[8].CLK
vert_sync => blue_box_x_pos_internal[9].CLK
vert_sync => blue_box_x_pos_internal[10].CLK
vert_sync => p3_gap_center_internal[0].CLK
vert_sync => p3_gap_center_internal[1].CLK
vert_sync => p3_gap_center_internal[2].CLK
vert_sync => p3_gap_center_internal[3].CLK
vert_sync => p3_gap_center_internal[4].CLK
vert_sync => p3_gap_center_internal[5].CLK
vert_sync => p3_gap_center_internal[6].CLK
vert_sync => p3_gap_center_internal[7].CLK
vert_sync => p3_gap_center_internal[8].CLK
vert_sync => p3_gap_center_internal[9].CLK
vert_sync => p3_x_pos_internal[0].CLK
vert_sync => p3_x_pos_internal[1].CLK
vert_sync => p3_x_pos_internal[2].CLK
vert_sync => p3_x_pos_internal[3].CLK
vert_sync => p3_x_pos_internal[4].CLK
vert_sync => p3_x_pos_internal[5].CLK
vert_sync => p3_x_pos_internal[6].CLK
vert_sync => p3_x_pos_internal[7].CLK
vert_sync => p3_x_pos_internal[8].CLK
vert_sync => p3_x_pos_internal[9].CLK
vert_sync => p3_x_pos_internal[10].CLK
vert_sync => p2_gap_center_internal[0].CLK
vert_sync => p2_gap_center_internal[1].CLK
vert_sync => p2_gap_center_internal[2].CLK
vert_sync => p2_gap_center_internal[3].CLK
vert_sync => p2_gap_center_internal[4].CLK
vert_sync => p2_gap_center_internal[5].CLK
vert_sync => p2_gap_center_internal[6].CLK
vert_sync => p2_gap_center_internal[7].CLK
vert_sync => p2_gap_center_internal[8].CLK
vert_sync => p2_gap_center_internal[9].CLK
vert_sync => p2_x_pos_internal[0].CLK
vert_sync => p2_x_pos_internal[1].CLK
vert_sync => p2_x_pos_internal[2].CLK
vert_sync => p2_x_pos_internal[3].CLK
vert_sync => p2_x_pos_internal[4].CLK
vert_sync => p2_x_pos_internal[5].CLK
vert_sync => p2_x_pos_internal[6].CLK
vert_sync => p2_x_pos_internal[7].CLK
vert_sync => p2_x_pos_internal[8].CLK
vert_sync => p2_x_pos_internal[9].CLK
vert_sync => p2_x_pos_internal[10].CLK
vert_sync => p1_gap_center_internal[0].CLK
vert_sync => p1_gap_center_internal[1].CLK
vert_sync => p1_gap_center_internal[2].CLK
vert_sync => p1_gap_center_internal[3].CLK
vert_sync => p1_gap_center_internal[4].CLK
vert_sync => p1_gap_center_internal[5].CLK
vert_sync => p1_gap_center_internal[6].CLK
vert_sync => p1_gap_center_internal[7].CLK
vert_sync => p1_gap_center_internal[8].CLK
vert_sync => p1_gap_center_internal[9].CLK
vert_sync => p1_x_pos_internal[0].CLK
vert_sync => p1_x_pos_internal[1].CLK
vert_sync => p1_x_pos_internal[2].CLK
vert_sync => p1_x_pos_internal[3].CLK
vert_sync => p1_x_pos_internal[4].CLK
vert_sync => p1_x_pos_internal[5].CLK
vert_sync => p1_x_pos_internal[6].CLK
vert_sync => p1_x_pos_internal[7].CLK
vert_sync => p1_x_pos_internal[8].CLK
vert_sync => p1_x_pos_internal[9].CLK
vert_sync => p1_x_pos_internal[10].CLK
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_x_pos_internal.OUTPUTSELECT
start => p1_gap_center_internal.OUTPUTSELECT
start => p1_gap_center_internal.OUTPUTSELECT
start => p1_gap_center_internal.OUTPUTSELECT
start => p1_gap_center_internal.OUTPUTSELECT
start => p1_gap_center_internal.OUTPUTSELECT
start => p1_gap_center_internal.OUTPUTSELECT
start => p1_gap_center_internal.OUTPUTSELECT
start => p1_gap_center_internal.OUTPUTSELECT
start => p1_gap_center_internal.OUTPUTSELECT
start => p1_gap_center_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_x_pos_internal.OUTPUTSELECT
start => p2_gap_center_internal.OUTPUTSELECT
start => p2_gap_center_internal.OUTPUTSELECT
start => p2_gap_center_internal.OUTPUTSELECT
start => p2_gap_center_internal.OUTPUTSELECT
start => p2_gap_center_internal.OUTPUTSELECT
start => p2_gap_center_internal.OUTPUTSELECT
start => p2_gap_center_internal.OUTPUTSELECT
start => p2_gap_center_internal.OUTPUTSELECT
start => p2_gap_center_internal.OUTPUTSELECT
start => p2_gap_center_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_x_pos_internal.OUTPUTSELECT
start => p3_gap_center_internal.OUTPUTSELECT
start => p3_gap_center_internal.OUTPUTSELECT
start => p3_gap_center_internal.OUTPUTSELECT
start => p3_gap_center_internal.OUTPUTSELECT
start => p3_gap_center_internal.OUTPUTSELECT
start => p3_gap_center_internal.OUTPUTSELECT
start => p3_gap_center_internal.OUTPUTSELECT
start => p3_gap_center_internal.OUTPUTSELECT
start => p3_gap_center_internal.OUTPUTSELECT
start => p3_gap_center_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_x_pos_internal.OUTPUTSELECT
start => blue_box_y_pos_internal.OUTPUTSELECT
start => blue_box_y_pos_internal.OUTPUTSELECT
start => blue_box_y_pos_internal.OUTPUTSELECT
start => blue_box_y_pos_internal.OUTPUTSELECT
start => blue_box_y_pos_internal.OUTPUTSELECT
start => blue_box_y_pos_internal.OUTPUTSELECT
start => blue_box_y_pos_internal.OUTPUTSELECT
start => blue_box_y_pos_internal.OUTPUTSELECT
start => blue_box_y_pos_internal.OUTPUTSELECT
start => blue_box_y_pos_internal.OUTPUTSELECT
reset => galois_lfsr:lfsr_inst.reset
collision => ~NO_FANOUT~
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_x_pos_internal.OUTPUTSELECT
reset_pipes => p1_gap_center_internal.OUTPUTSELECT
reset_pipes => p1_gap_center_internal.OUTPUTSELECT
reset_pipes => p1_gap_center_internal.OUTPUTSELECT
reset_pipes => p1_gap_center_internal.OUTPUTSELECT
reset_pipes => p1_gap_center_internal.OUTPUTSELECT
reset_pipes => p1_gap_center_internal.OUTPUTSELECT
reset_pipes => p1_gap_center_internal.OUTPUTSELECT
reset_pipes => p1_gap_center_internal.OUTPUTSELECT
reset_pipes => p1_gap_center_internal.OUTPUTSELECT
reset_pipes => p1_gap_center_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_x_pos_internal.OUTPUTSELECT
reset_pipes => p2_gap_center_internal.OUTPUTSELECT
reset_pipes => p2_gap_center_internal.OUTPUTSELECT
reset_pipes => p2_gap_center_internal.OUTPUTSELECT
reset_pipes => p2_gap_center_internal.OUTPUTSELECT
reset_pipes => p2_gap_center_internal.OUTPUTSELECT
reset_pipes => p2_gap_center_internal.OUTPUTSELECT
reset_pipes => p2_gap_center_internal.OUTPUTSELECT
reset_pipes => p2_gap_center_internal.OUTPUTSELECT
reset_pipes => p2_gap_center_internal.OUTPUTSELECT
reset_pipes => p2_gap_center_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_x_pos_internal.OUTPUTSELECT
reset_pipes => p3_gap_center_internal.OUTPUTSELECT
reset_pipes => p3_gap_center_internal.OUTPUTSELECT
reset_pipes => p3_gap_center_internal.OUTPUTSELECT
reset_pipes => p3_gap_center_internal.OUTPUTSELECT
reset_pipes => p3_gap_center_internal.OUTPUTSELECT
reset_pipes => p3_gap_center_internal.OUTPUTSELECT
reset_pipes => p3_gap_center_internal.OUTPUTSELECT
reset_pipes => p3_gap_center_internal.OUTPUTSELECT
reset_pipes => p3_gap_center_internal.OUTPUTSELECT
reset_pipes => p3_gap_center_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_x_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_y_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_y_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_y_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_y_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_y_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_y_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_y_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_y_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_y_pos_internal.OUTPUTSELECT
reset_pipes => blue_box_y_pos_internal.OUTPUTSELECT
pixel_row[0] => LessThan3.IN22
pixel_row[0] => LessThan4.IN22
pixel_row[0] => LessThan8.IN22
pixel_row[0] => LessThan9.IN22
pixel_row[0] => LessThan13.IN22
pixel_row[0] => LessThan14.IN22
pixel_row[0] => LessThan17.IN11
pixel_row[0] => LessThan18.IN20
pixel_row[1] => LessThan3.IN21
pixel_row[1] => LessThan4.IN21
pixel_row[1] => LessThan8.IN21
pixel_row[1] => LessThan9.IN21
pixel_row[1] => LessThan13.IN21
pixel_row[1] => LessThan14.IN21
pixel_row[1] => LessThan17.IN10
pixel_row[1] => LessThan18.IN19
pixel_row[2] => LessThan3.IN20
pixel_row[2] => LessThan4.IN20
pixel_row[2] => LessThan8.IN20
pixel_row[2] => LessThan9.IN20
pixel_row[2] => LessThan13.IN20
pixel_row[2] => LessThan14.IN20
pixel_row[2] => LessThan17.IN9
pixel_row[2] => LessThan18.IN18
pixel_row[3] => LessThan3.IN19
pixel_row[3] => LessThan4.IN19
pixel_row[3] => LessThan8.IN19
pixel_row[3] => LessThan9.IN19
pixel_row[3] => LessThan13.IN19
pixel_row[3] => LessThan14.IN19
pixel_row[3] => LessThan17.IN8
pixel_row[3] => LessThan18.IN17
pixel_row[4] => LessThan3.IN18
pixel_row[4] => LessThan4.IN18
pixel_row[4] => LessThan8.IN18
pixel_row[4] => LessThan9.IN18
pixel_row[4] => LessThan13.IN18
pixel_row[4] => LessThan14.IN18
pixel_row[4] => LessThan17.IN7
pixel_row[4] => LessThan18.IN16
pixel_row[5] => LessThan3.IN17
pixel_row[5] => LessThan4.IN17
pixel_row[5] => LessThan8.IN17
pixel_row[5] => LessThan9.IN17
pixel_row[5] => LessThan13.IN17
pixel_row[5] => LessThan14.IN17
pixel_row[5] => LessThan17.IN6
pixel_row[5] => LessThan18.IN15
pixel_row[6] => LessThan3.IN16
pixel_row[6] => LessThan4.IN16
pixel_row[6] => LessThan8.IN16
pixel_row[6] => LessThan9.IN16
pixel_row[6] => LessThan13.IN16
pixel_row[6] => LessThan14.IN16
pixel_row[6] => LessThan17.IN5
pixel_row[6] => LessThan18.IN14
pixel_row[7] => LessThan3.IN15
pixel_row[7] => LessThan4.IN15
pixel_row[7] => LessThan8.IN15
pixel_row[7] => LessThan9.IN15
pixel_row[7] => LessThan13.IN15
pixel_row[7] => LessThan14.IN15
pixel_row[7] => LessThan17.IN4
pixel_row[7] => LessThan18.IN13
pixel_row[8] => LessThan3.IN14
pixel_row[8] => LessThan4.IN14
pixel_row[8] => LessThan8.IN14
pixel_row[8] => LessThan9.IN14
pixel_row[8] => LessThan13.IN14
pixel_row[8] => LessThan14.IN14
pixel_row[8] => LessThan17.IN3
pixel_row[8] => LessThan18.IN12
pixel_row[9] => LessThan3.IN13
pixel_row[9] => LessThan4.IN13
pixel_row[9] => LessThan8.IN13
pixel_row[9] => LessThan9.IN13
pixel_row[9] => LessThan13.IN13
pixel_row[9] => LessThan14.IN13
pixel_row[9] => LessThan17.IN2
pixel_row[9] => LessThan18.IN11
pixel_column[0] => LessThan1.IN11
pixel_column[0] => LessThan2.IN23
pixel_column[0] => LessThan6.IN11
pixel_column[0] => LessThan7.IN23
pixel_column[0] => LessThan11.IN11
pixel_column[0] => LessThan12.IN23
pixel_column[0] => LessThan15.IN11
pixel_column[0] => LessThan16.IN22
pixel_column[1] => LessThan1.IN10
pixel_column[1] => LessThan2.IN22
pixel_column[1] => LessThan6.IN10
pixel_column[1] => LessThan7.IN22
pixel_column[1] => LessThan11.IN10
pixel_column[1] => LessThan12.IN22
pixel_column[1] => LessThan15.IN10
pixel_column[1] => LessThan16.IN21
pixel_column[2] => LessThan1.IN9
pixel_column[2] => LessThan2.IN21
pixel_column[2] => LessThan6.IN9
pixel_column[2] => LessThan7.IN21
pixel_column[2] => LessThan11.IN9
pixel_column[2] => LessThan12.IN21
pixel_column[2] => LessThan15.IN9
pixel_column[2] => LessThan16.IN20
pixel_column[3] => LessThan1.IN8
pixel_column[3] => LessThan2.IN20
pixel_column[3] => LessThan6.IN8
pixel_column[3] => LessThan7.IN20
pixel_column[3] => LessThan11.IN8
pixel_column[3] => LessThan12.IN20
pixel_column[3] => LessThan15.IN8
pixel_column[3] => LessThan16.IN19
pixel_column[4] => LessThan1.IN7
pixel_column[4] => LessThan2.IN19
pixel_column[4] => LessThan6.IN7
pixel_column[4] => LessThan7.IN19
pixel_column[4] => LessThan11.IN7
pixel_column[4] => LessThan12.IN19
pixel_column[4] => LessThan15.IN7
pixel_column[4] => LessThan16.IN18
pixel_column[5] => LessThan1.IN6
pixel_column[5] => LessThan2.IN18
pixel_column[5] => LessThan6.IN6
pixel_column[5] => LessThan7.IN18
pixel_column[5] => LessThan11.IN6
pixel_column[5] => LessThan12.IN18
pixel_column[5] => LessThan15.IN6
pixel_column[5] => LessThan16.IN17
pixel_column[6] => LessThan1.IN5
pixel_column[6] => LessThan2.IN17
pixel_column[6] => LessThan6.IN5
pixel_column[6] => LessThan7.IN17
pixel_column[6] => LessThan11.IN5
pixel_column[6] => LessThan12.IN17
pixel_column[6] => LessThan15.IN5
pixel_column[6] => LessThan16.IN16
pixel_column[7] => LessThan1.IN4
pixel_column[7] => LessThan2.IN16
pixel_column[7] => LessThan6.IN4
pixel_column[7] => LessThan7.IN16
pixel_column[7] => LessThan11.IN4
pixel_column[7] => LessThan12.IN16
pixel_column[7] => LessThan15.IN4
pixel_column[7] => LessThan16.IN15
pixel_column[8] => LessThan1.IN3
pixel_column[8] => LessThan2.IN15
pixel_column[8] => LessThan6.IN3
pixel_column[8] => LessThan7.IN15
pixel_column[8] => LessThan11.IN3
pixel_column[8] => LessThan12.IN15
pixel_column[8] => LessThan15.IN3
pixel_column[8] => LessThan16.IN14
pixel_column[9] => LessThan1.IN2
pixel_column[9] => LessThan2.IN14
pixel_column[9] => LessThan6.IN2
pixel_column[9] => LessThan7.IN14
pixel_column[9] => LessThan11.IN2
pixel_column[9] => LessThan12.IN14
pixel_column[9] => LessThan15.IN2
pixel_column[9] => LessThan16.IN13
output_on <= output_on.DB_MAX_OUTPUT_PORT_TYPE
RGB[0] <= blue_box_on.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= blue_box_on.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= blue_box_on.DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= blue_box_on.DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= blue_box_on.DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= <GND>
RGB[7] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[8] <= <GND>
RGB[9] <= <GND>
RGB[10] <= <GND>
RGB[11] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[0] <= p1_x_pos_internal[0].DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[1] <= p1_x_pos_internal[1].DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[2] <= p1_x_pos_internal[2].DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[3] <= p1_x_pos_internal[3].DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[4] <= p1_x_pos_internal[4].DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[5] <= p1_x_pos_internal[5].DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[6] <= p1_x_pos_internal[6].DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[7] <= p1_x_pos_internal[7].DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[8] <= p1_x_pos_internal[8].DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[9] <= p1_x_pos_internal[9].DB_MAX_OUTPUT_PORT_TYPE
p1_x_pos[10] <= p1_x_pos_internal[10].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[0] <= p2_x_pos_internal[0].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[1] <= p2_x_pos_internal[1].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[2] <= p2_x_pos_internal[2].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[3] <= p2_x_pos_internal[3].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[4] <= p2_x_pos_internal[4].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[5] <= p2_x_pos_internal[5].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[6] <= p2_x_pos_internal[6].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[7] <= p2_x_pos_internal[7].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[8] <= p2_x_pos_internal[8].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[9] <= p2_x_pos_internal[9].DB_MAX_OUTPUT_PORT_TYPE
p2_x_pos[10] <= p2_x_pos_internal[10].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[0] <= p3_x_pos_internal[0].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[1] <= p3_x_pos_internal[1].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[2] <= p3_x_pos_internal[2].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[3] <= p3_x_pos_internal[3].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[4] <= p3_x_pos_internal[4].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[5] <= p3_x_pos_internal[5].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[6] <= p3_x_pos_internal[6].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[7] <= p3_x_pos_internal[7].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[8] <= p3_x_pos_internal[8].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[9] <= p3_x_pos_internal[9].DB_MAX_OUTPUT_PORT_TYPE
p3_x_pos[10] <= p3_x_pos_internal[10].DB_MAX_OUTPUT_PORT_TYPE
p1_gap_center[0] <= p1_gap_center_internal[0].DB_MAX_OUTPUT_PORT_TYPE
p1_gap_center[1] <= p1_gap_center_internal[1].DB_MAX_OUTPUT_PORT_TYPE
p1_gap_center[2] <= p1_gap_center_internal[2].DB_MAX_OUTPUT_PORT_TYPE
p1_gap_center[3] <= p1_gap_center_internal[3].DB_MAX_OUTPUT_PORT_TYPE
p1_gap_center[4] <= p1_gap_center_internal[4].DB_MAX_OUTPUT_PORT_TYPE
p1_gap_center[5] <= p1_gap_center_internal[5].DB_MAX_OUTPUT_PORT_TYPE
p1_gap_center[6] <= p1_gap_center_internal[6].DB_MAX_OUTPUT_PORT_TYPE
p1_gap_center[7] <= p1_gap_center_internal[7].DB_MAX_OUTPUT_PORT_TYPE
p1_gap_center[8] <= p1_gap_center_internal[8].DB_MAX_OUTPUT_PORT_TYPE
p1_gap_center[9] <= p1_gap_center_internal[9].DB_MAX_OUTPUT_PORT_TYPE
p2_gap_center[0] <= p2_gap_center_internal[0].DB_MAX_OUTPUT_PORT_TYPE
p2_gap_center[1] <= p2_gap_center_internal[1].DB_MAX_OUTPUT_PORT_TYPE
p2_gap_center[2] <= p2_gap_center_internal[2].DB_MAX_OUTPUT_PORT_TYPE
p2_gap_center[3] <= p2_gap_center_internal[3].DB_MAX_OUTPUT_PORT_TYPE
p2_gap_center[4] <= p2_gap_center_internal[4].DB_MAX_OUTPUT_PORT_TYPE
p2_gap_center[5] <= p2_gap_center_internal[5].DB_MAX_OUTPUT_PORT_TYPE
p2_gap_center[6] <= p2_gap_center_internal[6].DB_MAX_OUTPUT_PORT_TYPE
p2_gap_center[7] <= p2_gap_center_internal[7].DB_MAX_OUTPUT_PORT_TYPE
p2_gap_center[8] <= p2_gap_center_internal[8].DB_MAX_OUTPUT_PORT_TYPE
p2_gap_center[9] <= p2_gap_center_internal[9].DB_MAX_OUTPUT_PORT_TYPE
p3_gap_center[0] <= p3_gap_center_internal[0].DB_MAX_OUTPUT_PORT_TYPE
p3_gap_center[1] <= p3_gap_center_internal[1].DB_MAX_OUTPUT_PORT_TYPE
p3_gap_center[2] <= p3_gap_center_internal[2].DB_MAX_OUTPUT_PORT_TYPE
p3_gap_center[3] <= p3_gap_center_internal[3].DB_MAX_OUTPUT_PORT_TYPE
p3_gap_center[4] <= p3_gap_center_internal[4].DB_MAX_OUTPUT_PORT_TYPE
p3_gap_center[5] <= p3_gap_center_internal[5].DB_MAX_OUTPUT_PORT_TYPE
p3_gap_center[6] <= p3_gap_center_internal[6].DB_MAX_OUTPUT_PORT_TYPE
p3_gap_center[7] <= p3_gap_center_internal[7].DB_MAX_OUTPUT_PORT_TYPE
p3_gap_center[8] <= p3_gap_center_internal[8].DB_MAX_OUTPUT_PORT_TYPE
p3_gap_center[9] <= p3_gap_center_internal[9].DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|pipes:inst3|galois_lfsr:lfsr_inst
clk => lfsr_reg[0].CLK
clk => lfsr_reg[1].CLK
clk => lfsr_reg[2].CLK
clk => lfsr_reg[3].CLK
clk => lfsr_reg[4].CLK
clk => lfsr_reg[5].CLK
clk => lfsr_reg[6].CLK
clk => lfsr_reg[7].CLK
clk => lfsr_reg[8].CLK
clk => lfsr_reg[9].CLK
reset => lfsr_reg[0].PRESET
reset => lfsr_reg[1].ACLR
reset => lfsr_reg[2].ACLR
reset => lfsr_reg[3].ACLR
reset => lfsr_reg[4].ACLR
reset => lfsr_reg[5].ACLR
reset => lfsr_reg[6].ACLR
reset => lfsr_reg[7].ACLR
reset => lfsr_reg[8].ACLR
reset => lfsr_reg[9].ACLR
random_value[0] <= lfsr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|text_rom:inst16
character_address[0] => ~NO_FANOUT~
character_address[1] => ~NO_FANOUT~
character_address[2] => ~NO_FANOUT~
character_address[3] => ~NO_FANOUT~
character_address[4] => ~NO_FANOUT~
character_address[5] => ~NO_FANOUT~
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[0] => fr.DATAB
pixel_row[0] => fr.DATAB
pixel_row[0] => fr.DATAB
pixel_row[0] => fr.DATAB
pixel_row[0] => LessThan10.IN20
pixel_row[0] => LessThan11.IN20
pixel_row[0] => LessThan16.IN20
pixel_row[0] => LessThan17.IN20
pixel_row[0] => LessThan25.IN20
pixel_row[0] => LessThan26.IN20
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => LessThan10.IN19
pixel_row[1] => LessThan11.IN19
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => LessThan16.IN19
pixel_row[1] => LessThan17.IN19
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[1] => LessThan25.IN19
pixel_row[1] => LessThan26.IN19
pixel_row[1] => fr.DATAB
pixel_row[1] => fr.DATAB
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => LessThan10.IN18
pixel_row[2] => LessThan11.IN18
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => LessThan16.IN18
pixel_row[2] => LessThan17.IN18
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[2] => LessThan25.IN18
pixel_row[2] => LessThan26.IN18
pixel_row[2] => fr.DATAB
pixel_row[2] => fr.DATAB
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => LessThan10.IN17
pixel_row[3] => LessThan11.IN17
pixel_row[3] => fr.DATAB
pixel_row[3] => fr.DATAB
pixel_row[3] => fr.DATAB
pixel_row[3] => fr.DATAB
pixel_row[3] => fr.DATAB
pixel_row[3] => fr.DATAB
pixel_row[3] => LessThan16.IN17
pixel_row[3] => LessThan17.IN17
pixel_row[3] => fr.DATAB
pixel_row[3] => fr.DATAB
pixel_row[3] => fr.DATAB
pixel_row[3] => fr.DATAB
pixel_row[3] => LessThan25.IN17
pixel_row[3] => LessThan26.IN17
pixel_row[3] => fr.DATAB
pixel_row[3] => fr.DATAB
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[4] => LessThan10.IN16
pixel_row[4] => LessThan11.IN16
pixel_row[4] => LessThan16.IN16
pixel_row[4] => LessThan17.IN16
pixel_row[4] => LessThan25.IN16
pixel_row[4] => LessThan26.IN16
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[5] => LessThan10.IN15
pixel_row[5] => LessThan11.IN15
pixel_row[5] => LessThan16.IN15
pixel_row[5] => LessThan17.IN15
pixel_row[5] => LessThan25.IN15
pixel_row[5] => LessThan26.IN15
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[6] => LessThan10.IN14
pixel_row[6] => LessThan11.IN14
pixel_row[6] => LessThan16.IN14
pixel_row[6] => LessThan17.IN14
pixel_row[6] => LessThan25.IN14
pixel_row[6] => LessThan26.IN14
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[7] => LessThan10.IN13
pixel_row[7] => LessThan11.IN13
pixel_row[7] => LessThan16.IN13
pixel_row[7] => LessThan17.IN13
pixel_row[7] => LessThan25.IN13
pixel_row[7] => LessThan26.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[8] => LessThan10.IN12
pixel_row[8] => LessThan11.IN12
pixel_row[8] => LessThan16.IN12
pixel_row[8] => LessThan17.IN12
pixel_row[8] => LessThan25.IN12
pixel_row[8] => LessThan26.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_row[9] => LessThan10.IN11
pixel_row[9] => LessThan11.IN11
pixel_row[9] => LessThan16.IN11
pixel_row[9] => LessThan17.IN11
pixel_row[9] => LessThan25.IN11
pixel_row[9] => LessThan26.IN11
pixel_col[0] => LessThan2.IN20
pixel_col[0] => LessThan3.IN20
pixel_col[0] => LessThan4.IN20
pixel_col[0] => LessThan5.IN20
pixel_col[0] => LessThan6.IN20
pixel_col[0] => LessThan7.IN20
pixel_col[0] => LessThan8.IN20
pixel_col[0] => LessThan9.IN20
pixel_col[0] => fc.DATAB
pixel_col[0] => fc.DATAB
pixel_col[0] => fc.DATAB
pixel_col[0] => fc.DATAB
pixel_col[0] => LessThan12.IN20
pixel_col[0] => LessThan13.IN20
pixel_col[0] => LessThan14.IN20
pixel_col[0] => LessThan15.IN20
pixel_col[0] => LessThan18.IN20
pixel_col[0] => LessThan19.IN20
pixel_col[0] => LessThan20.IN20
pixel_col[0] => LessThan21.IN20
pixel_col[0] => LessThan22.IN20
pixel_col[0] => LessThan23.IN20
pixel_col[0] => LessThan27.IN20
pixel_col[0] => LessThan28.IN20
pixel_col[1] => LessThan2.IN19
pixel_col[1] => LessThan3.IN19
pixel_col[1] => LessThan4.IN19
pixel_col[1] => LessThan5.IN19
pixel_col[1] => LessThan6.IN19
pixel_col[1] => LessThan7.IN19
pixel_col[1] => LessThan8.IN19
pixel_col[1] => LessThan9.IN19
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => LessThan12.IN19
pixel_col[1] => LessThan13.IN19
pixel_col[1] => LessThan14.IN19
pixel_col[1] => LessThan15.IN19
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => LessThan18.IN19
pixel_col[1] => LessThan19.IN19
pixel_col[1] => LessThan20.IN19
pixel_col[1] => LessThan21.IN19
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[1] => LessThan22.IN19
pixel_col[1] => LessThan23.IN19
pixel_col[1] => LessThan27.IN19
pixel_col[1] => LessThan28.IN19
pixel_col[1] => fc.DATAB
pixel_col[1] => fc.DATAB
pixel_col[2] => LessThan2.IN18
pixel_col[2] => LessThan3.IN18
pixel_col[2] => LessThan4.IN18
pixel_col[2] => LessThan5.IN18
pixel_col[2] => LessThan6.IN18
pixel_col[2] => LessThan7.IN18
pixel_col[2] => LessThan8.IN18
pixel_col[2] => LessThan9.IN18
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => LessThan12.IN18
pixel_col[2] => LessThan13.IN18
pixel_col[2] => LessThan14.IN18
pixel_col[2] => LessThan15.IN18
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => LessThan18.IN18
pixel_col[2] => LessThan19.IN18
pixel_col[2] => LessThan20.IN18
pixel_col[2] => LessThan21.IN18
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[2] => LessThan22.IN18
pixel_col[2] => LessThan23.IN18
pixel_col[2] => LessThan27.IN18
pixel_col[2] => LessThan28.IN18
pixel_col[2] => fc.DATAB
pixel_col[2] => fc.DATAB
pixel_col[3] => LessThan2.IN17
pixel_col[3] => LessThan3.IN17
pixel_col[3] => LessThan4.IN17
pixel_col[3] => LessThan5.IN17
pixel_col[3] => LessThan6.IN17
pixel_col[3] => LessThan7.IN17
pixel_col[3] => LessThan8.IN17
pixel_col[3] => LessThan9.IN17
pixel_col[3] => LessThan12.IN17
pixel_col[3] => LessThan13.IN17
pixel_col[3] => LessThan14.IN17
pixel_col[3] => LessThan15.IN17
pixel_col[3] => fc.DATAB
pixel_col[3] => fc.DATAB
pixel_col[3] => fc.DATAB
pixel_col[3] => fc.DATAB
pixel_col[3] => fc.DATAB
pixel_col[3] => fc.DATAB
pixel_col[3] => LessThan18.IN17
pixel_col[3] => LessThan19.IN17
pixel_col[3] => LessThan20.IN17
pixel_col[3] => LessThan21.IN17
pixel_col[3] => fc.DATAB
pixel_col[3] => fc.DATAB
pixel_col[3] => fc.DATAB
pixel_col[3] => fc.DATAB
pixel_col[3] => LessThan22.IN17
pixel_col[3] => LessThan23.IN17
pixel_col[3] => LessThan27.IN17
pixel_col[3] => LessThan28.IN17
pixel_col[3] => fc.DATAB
pixel_col[3] => fc.DATAB
pixel_col[4] => LessThan2.IN16
pixel_col[4] => LessThan3.IN16
pixel_col[4] => LessThan4.IN16
pixel_col[4] => LessThan5.IN16
pixel_col[4] => LessThan6.IN16
pixel_col[4] => LessThan7.IN16
pixel_col[4] => LessThan8.IN16
pixel_col[4] => LessThan9.IN16
pixel_col[4] => LessThan12.IN16
pixel_col[4] => LessThan13.IN16
pixel_col[4] => LessThan14.IN16
pixel_col[4] => LessThan15.IN16
pixel_col[4] => LessThan18.IN16
pixel_col[4] => LessThan19.IN16
pixel_col[4] => LessThan20.IN16
pixel_col[4] => LessThan21.IN16
pixel_col[4] => LessThan22.IN16
pixel_col[4] => LessThan23.IN16
pixel_col[4] => LessThan27.IN16
pixel_col[4] => LessThan28.IN16
pixel_col[5] => LessThan2.IN15
pixel_col[5] => LessThan3.IN15
pixel_col[5] => LessThan4.IN15
pixel_col[5] => LessThan5.IN15
pixel_col[5] => LessThan6.IN15
pixel_col[5] => LessThan7.IN15
pixel_col[5] => LessThan8.IN15
pixel_col[5] => LessThan9.IN15
pixel_col[5] => LessThan12.IN15
pixel_col[5] => LessThan13.IN15
pixel_col[5] => LessThan14.IN15
pixel_col[5] => LessThan15.IN15
pixel_col[5] => LessThan18.IN15
pixel_col[5] => LessThan19.IN15
pixel_col[5] => LessThan20.IN15
pixel_col[5] => LessThan21.IN15
pixel_col[5] => LessThan22.IN15
pixel_col[5] => LessThan23.IN15
pixel_col[5] => LessThan27.IN15
pixel_col[5] => LessThan28.IN15
pixel_col[6] => LessThan2.IN14
pixel_col[6] => LessThan3.IN14
pixel_col[6] => LessThan4.IN14
pixel_col[6] => LessThan5.IN14
pixel_col[6] => LessThan6.IN14
pixel_col[6] => LessThan7.IN14
pixel_col[6] => LessThan8.IN14
pixel_col[6] => LessThan9.IN14
pixel_col[6] => LessThan12.IN14
pixel_col[6] => LessThan13.IN14
pixel_col[6] => LessThan14.IN14
pixel_col[6] => LessThan15.IN14
pixel_col[6] => LessThan18.IN14
pixel_col[6] => LessThan19.IN14
pixel_col[6] => LessThan20.IN14
pixel_col[6] => LessThan21.IN14
pixel_col[6] => LessThan22.IN14
pixel_col[6] => LessThan23.IN14
pixel_col[6] => LessThan27.IN14
pixel_col[6] => LessThan28.IN14
pixel_col[7] => LessThan2.IN13
pixel_col[7] => LessThan3.IN13
pixel_col[7] => LessThan4.IN13
pixel_col[7] => LessThan5.IN13
pixel_col[7] => LessThan6.IN13
pixel_col[7] => LessThan7.IN13
pixel_col[7] => LessThan8.IN13
pixel_col[7] => LessThan9.IN13
pixel_col[7] => LessThan12.IN13
pixel_col[7] => LessThan13.IN13
pixel_col[7] => LessThan14.IN13
pixel_col[7] => LessThan15.IN13
pixel_col[7] => LessThan18.IN13
pixel_col[7] => LessThan19.IN13
pixel_col[7] => LessThan20.IN13
pixel_col[7] => LessThan21.IN13
pixel_col[7] => LessThan22.IN13
pixel_col[7] => LessThan23.IN13
pixel_col[7] => LessThan27.IN13
pixel_col[7] => LessThan28.IN13
pixel_col[8] => LessThan2.IN12
pixel_col[8] => LessThan3.IN12
pixel_col[8] => LessThan4.IN12
pixel_col[8] => LessThan5.IN12
pixel_col[8] => LessThan6.IN12
pixel_col[8] => LessThan7.IN12
pixel_col[8] => LessThan8.IN12
pixel_col[8] => LessThan9.IN12
pixel_col[8] => LessThan12.IN12
pixel_col[8] => LessThan13.IN12
pixel_col[8] => LessThan14.IN12
pixel_col[8] => LessThan15.IN12
pixel_col[8] => LessThan18.IN12
pixel_col[8] => LessThan19.IN12
pixel_col[8] => LessThan20.IN12
pixel_col[8] => LessThan21.IN12
pixel_col[8] => LessThan22.IN12
pixel_col[8] => LessThan23.IN12
pixel_col[8] => LessThan27.IN12
pixel_col[8] => LessThan28.IN12
pixel_col[9] => LessThan2.IN11
pixel_col[9] => LessThan3.IN11
pixel_col[9] => LessThan4.IN11
pixel_col[9] => LessThan5.IN11
pixel_col[9] => LessThan6.IN11
pixel_col[9] => LessThan7.IN11
pixel_col[9] => LessThan8.IN11
pixel_col[9] => LessThan9.IN11
pixel_col[9] => LessThan12.IN11
pixel_col[9] => LessThan13.IN11
pixel_col[9] => LessThan14.IN11
pixel_col[9] => LessThan15.IN11
pixel_col[9] => LessThan18.IN11
pixel_col[9] => LessThan19.IN11
pixel_col[9] => LessThan20.IN11
pixel_col[9] => LessThan21.IN11
pixel_col[9] => LessThan22.IN11
pixel_col[9] => LessThan23.IN11
pixel_col[9] => LessThan27.IN11
pixel_col[9] => LessThan28.IN11
clk => char_rom:char_rom_inst.clock
clk => units_digit[0].CLK
clk => units_digit[1].CLK
clk => units_digit[2].CLK
clk => units_digit[3].CLK
clk => tens_digit[0].CLK
clk => tens_digit[1].CLK
clk => tens_digit[2].CLK
clk => tens_digit[3].CLK
clk => fr[0].CLK
clk => fr[1].CLK
clk => fr[2].CLK
clk => fc[0].CLK
clk => fc[1].CLK
clk => fc[2].CLK
clk => char_address[0].CLK
clk => char_address[1].CLK
clk => char_address[2].CLK
clk => char_address[3].CLK
clk => char_address[4].CLK
clk => char_address[5].CLK
clk => reset_text.CLK
clk => collision_occured.CLK
clk => disp_score.CLK
clk => init_disp.CLK
start => init_disp.OUTPUTSELECT
start => disp_score.OUTPUTSELECT
reset => init_disp.OUTPUTSELECT
reset => disp_score.OUTPUTSELECT
reset => collision_occured.OUTPUTSELECT
reset => reset_text.OUTPUTSELECT
collision => collision_occured.OUTPUTSELECT
left_click => process_0.IN1
score[0] => Div0.IN10
score[0] => Mod0.IN13
score[0] => LessThan24.IN14
score[1] => Div0.IN9
score[1] => Mod0.IN12
score[1] => LessThan24.IN13
score[2] => Div0.IN8
score[2] => Mod0.IN11
score[2] => LessThan24.IN12
score[3] => Div0.IN7
score[3] => Mod0.IN10
score[3] => LessThan24.IN11
score[4] => Div0.IN6
score[4] => Mod0.IN9
score[4] => LessThan24.IN10
score[5] => Div0.IN5
score[5] => Mod0.IN8
score[5] => LessThan24.IN9
score[6] => Div0.IN4
score[6] => Mod0.IN7
score[6] => LessThan24.IN8
output <= char_rom:char_rom_inst.rom_mux_output


|flappybird21block|text_rom:inst16|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|text_rom:inst16|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird21block|text_rom:inst16|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappybird21block|BCD_to_SevenSeg:inst7
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|BCD_to_SevenSeg:inst8
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|ground:inst113
clk => floor_rom:floor_rom_inst.clk
clk => ground_address[0].CLK
clk => ground_address[1].CLK
clk => ground_address[2].CLK
clk => ground_address[3].CLK
clk => ground_address[4].CLK
clk => ground_address[5].CLK
clk => ground_address[6].CLK
clk => ground_address[7].CLK
clk => ground_address[8].CLK
clk => ground_address[9].CLK
clk => ground_address[10].CLK
clk => ground_address[11].CLK
clk => ground_address[12].CLK
clk => ground_address[13].CLK
clk => ground_address[14].CLK
clk => ground_address[15].CLK
clk => ground_on[0].CLK
clk => ground_on[1].CLK
clk => ground_on[2].CLK
vert_sync => ground_x_pos[2][0].CLK
vert_sync => ground_x_pos[2][1].CLK
vert_sync => ground_x_pos[2][2].CLK
vert_sync => ground_x_pos[2][3].CLK
vert_sync => ground_x_pos[2][4].CLK
vert_sync => ground_x_pos[2][5].CLK
vert_sync => ground_x_pos[2][6].CLK
vert_sync => ground_x_pos[2][7].CLK
vert_sync => ground_x_pos[2][8].CLK
vert_sync => ground_x_pos[2][9].CLK
vert_sync => ground_x_pos[2][10].CLK
vert_sync => ground_x_pos[1][0].CLK
vert_sync => ground_x_pos[1][1].CLK
vert_sync => ground_x_pos[1][2].CLK
vert_sync => ground_x_pos[1][3].CLK
vert_sync => ground_x_pos[1][4].CLK
vert_sync => ground_x_pos[1][5].CLK
vert_sync => ground_x_pos[1][6].CLK
vert_sync => ground_x_pos[1][7].CLK
vert_sync => ground_x_pos[1][8].CLK
vert_sync => ground_x_pos[1][9].CLK
vert_sync => ground_x_pos[1][10].CLK
vert_sync => ground_x_pos[0][0].CLK
vert_sync => ground_x_pos[0][1].CLK
vert_sync => ground_x_pos[0][2].CLK
vert_sync => ground_x_pos[0][3].CLK
vert_sync => ground_x_pos[0][4].CLK
vert_sync => ground_x_pos[0][5].CLK
vert_sync => ground_x_pos[0][6].CLK
vert_sync => ground_x_pos[0][7].CLK
vert_sync => ground_x_pos[0][8].CLK
vert_sync => ground_x_pos[0][9].CLK
vert_sync => ground_x_pos[0][10].CLK
vert_sync => reset_ground.CLK
vert_sync => collision_occurred.CLK
vert_sync => start_move.CLK
left_click => Move_Ground.IN1
collision => start_move.OUTPUTSELECT
collision => collision_occurred.OUTPUTSELECT
reset => ~NO_FANOUT~
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Add2.IN22
pixel_row[0] => Add4.IN30
pixel_row[0] => Add7.IN30
pixel_row[0] => Add10.IN30
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Add1.IN18
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Add1.IN17
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Add1.IN16
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Add1.IN15
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Add1.IN14
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Add1.IN13
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Add1.IN12
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Add1.IN11
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Add1.IN10
pixel_column[0] => LessThan0.IN11
pixel_column[0] => LessThan1.IN18
pixel_column[0] => Add3.IN22
pixel_column[0] => LessThan4.IN11
pixel_column[0] => LessThan5.IN18
pixel_column[0] => Add6.IN22
pixel_column[0] => LessThan6.IN11
pixel_column[0] => LessThan7.IN18
pixel_column[0] => Add9.IN22
pixel_column[1] => LessThan0.IN10
pixel_column[1] => LessThan1.IN17
pixel_column[1] => Add3.IN21
pixel_column[1] => LessThan4.IN10
pixel_column[1] => LessThan5.IN17
pixel_column[1] => Add6.IN21
pixel_column[1] => LessThan6.IN10
pixel_column[1] => LessThan7.IN17
pixel_column[1] => Add9.IN21
pixel_column[2] => LessThan0.IN9
pixel_column[2] => LessThan1.IN16
pixel_column[2] => Add3.IN20
pixel_column[2] => LessThan4.IN9
pixel_column[2] => LessThan5.IN16
pixel_column[2] => Add6.IN20
pixel_column[2] => LessThan6.IN9
pixel_column[2] => LessThan7.IN16
pixel_column[2] => Add9.IN20
pixel_column[3] => LessThan0.IN8
pixel_column[3] => LessThan1.IN15
pixel_column[3] => Add3.IN19
pixel_column[3] => LessThan4.IN8
pixel_column[3] => LessThan5.IN15
pixel_column[3] => Add6.IN19
pixel_column[3] => LessThan6.IN8
pixel_column[3] => LessThan7.IN15
pixel_column[3] => Add9.IN19
pixel_column[4] => LessThan0.IN7
pixel_column[4] => LessThan1.IN14
pixel_column[4] => Add3.IN18
pixel_column[4] => LessThan4.IN7
pixel_column[4] => LessThan5.IN14
pixel_column[4] => Add6.IN18
pixel_column[4] => LessThan6.IN7
pixel_column[4] => LessThan7.IN14
pixel_column[4] => Add9.IN18
pixel_column[5] => LessThan0.IN6
pixel_column[5] => LessThan1.IN13
pixel_column[5] => Add3.IN17
pixel_column[5] => LessThan4.IN6
pixel_column[5] => LessThan5.IN13
pixel_column[5] => Add6.IN17
pixel_column[5] => LessThan6.IN6
pixel_column[5] => LessThan7.IN13
pixel_column[5] => Add9.IN17
pixel_column[6] => LessThan0.IN5
pixel_column[6] => LessThan1.IN12
pixel_column[6] => Add3.IN16
pixel_column[6] => LessThan4.IN5
pixel_column[6] => LessThan5.IN12
pixel_column[6] => Add6.IN16
pixel_column[6] => LessThan6.IN5
pixel_column[6] => LessThan7.IN12
pixel_column[6] => Add9.IN16
pixel_column[7] => LessThan0.IN4
pixel_column[7] => LessThan1.IN11
pixel_column[7] => Add3.IN15
pixel_column[7] => LessThan4.IN4
pixel_column[7] => LessThan5.IN11
pixel_column[7] => Add6.IN15
pixel_column[7] => LessThan6.IN4
pixel_column[7] => LessThan7.IN11
pixel_column[7] => Add9.IN15
pixel_column[8] => LessThan0.IN3
pixel_column[8] => LessThan1.IN10
pixel_column[8] => Add3.IN14
pixel_column[8] => LessThan4.IN3
pixel_column[8] => LessThan5.IN10
pixel_column[8] => Add6.IN14
pixel_column[8] => LessThan6.IN3
pixel_column[8] => LessThan7.IN10
pixel_column[8] => Add9.IN14
pixel_column[9] => LessThan0.IN2
pixel_column[9] => LessThan1.IN9
pixel_column[9] => Add3.IN13
pixel_column[9] => LessThan4.IN2
pixel_column[9] => LessThan5.IN9
pixel_column[9] => Add6.IN13
pixel_column[9] => LessThan6.IN2
pixel_column[9] => LessThan7.IN9
pixel_column[9] => Add9.IN13
output_on <= LessThan8.DB_MAX_OUTPUT_PORT_TYPE
RGB[0] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[7] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[8] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[9] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[10] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[11] <= RGB.DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|ground:inst113|floor_rom:floor_rom_inst
clk => altsyncram:floor_rom_sync.clock0
floor_address[0] => altsyncram:floor_rom_sync.address_a[0]
floor_address[1] => altsyncram:floor_rom_sync.address_a[1]
floor_address[2] => altsyncram:floor_rom_sync.address_a[2]
floor_address[3] => altsyncram:floor_rom_sync.address_a[3]
floor_address[4] => altsyncram:floor_rom_sync.address_a[4]
floor_address[5] => altsyncram:floor_rom_sync.address_a[5]
floor_address[6] => altsyncram:floor_rom_sync.address_a[6]
floor_address[7] => altsyncram:floor_rom_sync.address_a[7]
floor_address[8] => altsyncram:floor_rom_sync.address_a[8]
floor_address[9] => altsyncram:floor_rom_sync.address_a[9]
floor_address[10] => altsyncram:floor_rom_sync.address_a[10]
floor_address[11] => altsyncram:floor_rom_sync.address_a[11]
floor_address[12] => altsyncram:floor_rom_sync.address_a[12]
floor_address[13] => altsyncram:floor_rom_sync.address_a[13]
floor_address[14] => altsyncram:floor_rom_sync.address_a[14]
floor_address[15] => altsyncram:floor_rom_sync.address_a[15]
data_out[0] <= altsyncram:floor_rom_sync.q_a[0]
data_out[1] <= altsyncram:floor_rom_sync.q_a[1]
data_out[2] <= altsyncram:floor_rom_sync.q_a[2]
data_out[3] <= altsyncram:floor_rom_sync.q_a[3]
data_out[4] <= altsyncram:floor_rom_sync.q_a[4]
data_out[5] <= altsyncram:floor_rom_sync.q_a[5]
data_out[6] <= altsyncram:floor_rom_sync.q_a[6]
data_out[7] <= altsyncram:floor_rom_sync.q_a[7]
data_out[8] <= altsyncram:floor_rom_sync.q_a[8]
data_out[9] <= altsyncram:floor_rom_sync.q_a[9]
data_out[10] <= altsyncram:floor_rom_sync.q_a[10]
data_out[11] <= altsyncram:floor_rom_sync.q_a[11]


|flappybird21block|ground:inst113|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_18g1:auto_generated.address_a[0]
address_a[1] => altsyncram_18g1:auto_generated.address_a[1]
address_a[2] => altsyncram_18g1:auto_generated.address_a[2]
address_a[3] => altsyncram_18g1:auto_generated.address_a[3]
address_a[4] => altsyncram_18g1:auto_generated.address_a[4]
address_a[5] => altsyncram_18g1:auto_generated.address_a[5]
address_a[6] => altsyncram_18g1:auto_generated.address_a[6]
address_a[7] => altsyncram_18g1:auto_generated.address_a[7]
address_a[8] => altsyncram_18g1:auto_generated.address_a[8]
address_a[9] => altsyncram_18g1:auto_generated.address_a[9]
address_a[10] => altsyncram_18g1:auto_generated.address_a[10]
address_a[11] => altsyncram_18g1:auto_generated.address_a[11]
address_a[12] => altsyncram_18g1:auto_generated.address_a[12]
address_a[13] => altsyncram_18g1:auto_generated.address_a[13]
address_a[14] => altsyncram_18g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_18g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_18g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_18g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_18g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_18g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_18g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_18g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_18g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_18g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_18g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_18g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_18g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_18g1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird21block|ground:inst113|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync|altsyncram_18g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
q_a[3] <= mux_2hb:mux2.result[3]
q_a[4] <= mux_2hb:mux2.result[4]
q_a[5] <= mux_2hb:mux2.result[5]
q_a[6] <= mux_2hb:mux2.result[6]
q_a[7] <= mux_2hb:mux2.result[7]
q_a[8] <= mux_2hb:mux2.result[8]
q_a[9] <= mux_2hb:mux2.result[9]
q_a[10] <= mux_2hb:mux2.result[10]
q_a[11] <= mux_2hb:mux2.result[11]


|flappybird21block|ground:inst113|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync|altsyncram_18g1:auto_generated|decode_01a:rden_decode
data[0] => w_anode157w[1].IN0
data[0] => w_anode171w[1].IN1
data[0] => w_anode180w[1].IN0
data[0] => w_anode189w[1].IN1
data[1] => w_anode157w[2].IN0
data[1] => w_anode171w[2].IN0
data[1] => w_anode180w[2].IN1
data[1] => w_anode189w[2].IN1
eq[0] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode171w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode180w[2].DB_MAX_OUTPUT_PORT_TYPE


|flappybird21block|ground:inst113|floor_rom:floor_rom_inst|altsyncram:floor_rom_sync|altsyncram_18g1:auto_generated|mux_2hb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data1_wire[0].IN0
data[13] => data1_wire[1].IN0
data[14] => data1_wire[2].IN0
data[15] => data1_wire[3].IN0
data[16] => data1_wire[4].IN0
data[17] => data1_wire[5].IN0
data[18] => data1_wire[6].IN0
data[19] => data1_wire[7].IN0
data[20] => data1_wire[8].IN0
data[21] => data1_wire[9].IN0
data[22] => data1_wire[10].IN0
data[23] => data1_wire[11].IN0
data[24] => data2_wire[0].IN0
data[25] => data2_wire[1].IN0
data[26] => data2_wire[2].IN0
data[27] => data2_wire[3].IN0
data[28] => data2_wire[4].IN0
data[29] => data2_wire[5].IN0
data[30] => data2_wire[6].IN0
data[31] => data2_wire[7].IN0
data[32] => data2_wire[8].IN0
data[33] => data2_wire[9].IN0
data[34] => data2_wire[10].IN0
data[35] => data2_wire[11].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[11].IN0
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|flappybird21block|background:inst5
pixel_row[0] => Mult1.IN4
pixel_row[0] => Mult1.IN5
pixel_row[0] => Equal0.IN9
pixel_row[0] => Equal2.IN9
pixel_row[0] => Equal4.IN9
pixel_row[0] => Equal6.IN9
pixel_row[0] => Equal8.IN9
pixel_row[0] => Equal10.IN9
pixel_row[0] => Equal12.IN9
pixel_row[0] => Equal14.IN9
pixel_row[0] => Equal16.IN3
pixel_row[0] => Equal18.IN5
pixel_row[0] => Equal20.IN3
pixel_row[0] => Equal22.IN6
pixel_row[0] => Equal24.IN5
pixel_row[0] => Equal26.IN3
pixel_row[0] => Equal28.IN3
pixel_row[0] => Equal30.IN4
pixel_row[0] => Equal32.IN6
pixel_row[1] => Mult1.IN2
pixel_row[1] => Mult1.IN3
pixel_row[1] => Equal0.IN2
pixel_row[1] => Equal2.IN3
pixel_row[1] => Equal4.IN5
pixel_row[1] => Equal6.IN5
pixel_row[1] => Equal8.IN8
pixel_row[1] => Equal10.IN8
pixel_row[1] => Equal12.IN8
pixel_row[1] => Equal14.IN8
pixel_row[1] => Equal16.IN2
pixel_row[1] => Equal18.IN4
pixel_row[1] => Equal20.IN2
pixel_row[1] => Equal22.IN5
pixel_row[1] => Equal24.IN9
pixel_row[1] => Equal26.IN9
pixel_row[1] => Equal28.IN9
pixel_row[1] => Equal30.IN9
pixel_row[1] => Equal32.IN5
pixel_row[2] => Mult1.IN0
pixel_row[2] => Mult1.IN1
pixel_row[2] => Equal0.IN8
pixel_row[2] => Equal2.IN2
pixel_row[2] => Equal4.IN8
pixel_row[2] => Equal6.IN4
pixel_row[2] => Equal8.IN2
pixel_row[2] => Equal10.IN7
pixel_row[2] => Equal12.IN3
pixel_row[2] => Equal14.IN7
pixel_row[2] => Equal16.IN9
pixel_row[2] => Equal18.IN3
pixel_row[2] => Equal20.IN9
pixel_row[2] => Equal22.IN4
pixel_row[2] => Equal24.IN4
pixel_row[2] => Equal26.IN8
pixel_row[2] => Equal28.IN2
pixel_row[2] => Equal30.IN8
pixel_row[2] => Equal32.IN9
pixel_row[3] => Add21.IN14
pixel_row[3] => Equal0.IN7
pixel_row[3] => Equal2.IN8
pixel_row[3] => Equal4.IN4
pixel_row[3] => Equal6.IN3
pixel_row[3] => Equal8.IN7
pixel_row[3] => Equal10.IN2
pixel_row[3] => Equal12.IN2
pixel_row[3] => Equal14.IN6
pixel_row[3] => Equal16.IN1
pixel_row[3] => Equal18.IN2
pixel_row[3] => Equal20.IN8
pixel_row[3] => Equal22.IN9
pixel_row[3] => Equal24.IN3
pixel_row[3] => Equal26.IN7
pixel_row[3] => Equal28.IN8
pixel_row[3] => Equal30.IN3
pixel_row[3] => Equal32.IN4
pixel_row[4] => Add21.IN13
pixel_row[4] => Equal0.IN1
pixel_row[4] => Equal2.IN1
pixel_row[4] => Equal4.IN3
pixel_row[4] => Equal6.IN2
pixel_row[4] => Equal8.IN6
pixel_row[4] => Equal10.IN6
pixel_row[4] => Equal12.IN7
pixel_row[4] => Equal14.IN2
pixel_row[4] => Equal16.IN8
pixel_row[4] => Equal18.IN9
pixel_row[4] => Equal20.IN1
pixel_row[4] => Equal22.IN3
pixel_row[4] => Equal24.IN2
pixel_row[4] => Equal26.IN6
pixel_row[4] => Equal28.IN7
pixel_row[4] => Equal30.IN7
pixel_row[4] => Equal32.IN3
pixel_row[5] => Add21.IN12
pixel_row[5] => Equal0.IN0
pixel_row[5] => Equal2.IN7
pixel_row[5] => Equal4.IN2
pixel_row[5] => Equal6.IN8
pixel_row[5] => Equal8.IN1
pixel_row[5] => Equal10.IN5
pixel_row[5] => Equal12.IN1
pixel_row[5] => Equal14.IN5
pixel_row[5] => Equal16.IN7
pixel_row[5] => Equal18.IN1
pixel_row[5] => Equal20.IN7
pixel_row[5] => Equal22.IN2
pixel_row[5] => Equal24.IN1
pixel_row[5] => Equal26.IN2
pixel_row[5] => Equal28.IN6
pixel_row[5] => Equal30.IN2
pixel_row[5] => Equal32.IN8
pixel_row[6] => Add21.IN11
pixel_row[6] => Equal0.IN6
pixel_row[6] => Equal2.IN6
pixel_row[6] => Equal4.IN1
pixel_row[6] => Equal6.IN1
pixel_row[6] => Equal8.IN0
pixel_row[6] => Equal10.IN1
pixel_row[6] => Equal12.IN6
pixel_row[6] => Equal14.IN4
pixel_row[6] => Equal16.IN0
pixel_row[6] => Equal18.IN8
pixel_row[6] => Equal20.IN6
pixel_row[6] => Equal22.IN1
pixel_row[6] => Equal24.IN0
pixel_row[6] => Equal26.IN1
pixel_row[6] => Equal28.IN1
pixel_row[6] => Equal30.IN6
pixel_row[6] => Equal32.IN2
pixel_row[7] => Add21.IN10
pixel_row[7] => Equal0.IN5
pixel_row[7] => Equal2.IN0
pixel_row[7] => Equal4.IN0
pixel_row[7] => Equal6.IN7
pixel_row[7] => Equal8.IN5
pixel_row[7] => Equal10.IN0
pixel_row[7] => Equal12.IN5
pixel_row[7] => Equal14.IN1
pixel_row[7] => Equal16.IN6
pixel_row[7] => Equal18.IN0
pixel_row[7] => Equal20.IN5
pixel_row[7] => Equal22.IN8
pixel_row[7] => Equal24.IN8
pixel_row[7] => Equal26.IN0
pixel_row[7] => Equal28.IN5
pixel_row[7] => Equal30.IN1
pixel_row[7] => Equal32.IN1
pixel_row[8] => Add21.IN9
pixel_row[8] => Equal0.IN4
pixel_row[8] => Equal2.IN5
pixel_row[8] => Equal4.IN7
pixel_row[8] => Equal6.IN0
pixel_row[8] => Equal8.IN4
pixel_row[8] => Equal10.IN4
pixel_row[8] => Equal12.IN0
pixel_row[8] => Equal14.IN0
pixel_row[8] => Equal16.IN5
pixel_row[8] => Equal18.IN7
pixel_row[8] => Equal20.IN0
pixel_row[8] => Equal22.IN0
pixel_row[8] => Equal24.IN7
pixel_row[8] => Equal26.IN5
pixel_row[8] => Equal28.IN0
pixel_row[8] => Equal30.IN0
pixel_row[8] => Equal32.IN0
pixel_row[9] => Add21.IN8
pixel_row[9] => Equal0.IN3
pixel_row[9] => Equal2.IN4
pixel_row[9] => Equal4.IN6
pixel_row[9] => Equal6.IN6
pixel_row[9] => Equal8.IN3
pixel_row[9] => Equal10.IN3
pixel_row[9] => Equal12.IN4
pixel_row[9] => Equal14.IN3
pixel_row[9] => Equal16.IN4
pixel_row[9] => Equal18.IN6
pixel_row[9] => Equal20.IN4
pixel_row[9] => Equal22.IN7
pixel_row[9] => Equal24.IN6
pixel_row[9] => Equal26.IN4
pixel_row[9] => Equal28.IN4
pixel_row[9] => Equal30.IN5
pixel_row[9] => Equal32.IN7
pixel_column[0] => Mult0.IN2
pixel_column[0] => Mult0.IN3
pixel_column[0] => Equal1.IN9
pixel_column[0] => Equal3.IN9
pixel_column[0] => Equal5.IN9
pixel_column[0] => Equal7.IN9
pixel_column[0] => Equal9.IN9
pixel_column[0] => Equal11.IN9
pixel_column[0] => Equal13.IN9
pixel_column[0] => Equal15.IN9
pixel_column[0] => Equal17.IN9
pixel_column[0] => Equal19.IN9
pixel_column[0] => Equal21.IN9
pixel_column[0] => Equal23.IN9
pixel_column[0] => Equal25.IN9
pixel_column[0] => Equal27.IN9
pixel_column[0] => Equal29.IN9
pixel_column[0] => Equal31.IN9
pixel_column[0] => Equal33.IN9
pixel_column[0] => Equal34.IN9
pixel_column[0] => Equal35.IN9
pixel_column[0] => Equal36.IN9
pixel_column[1] => Mult0.IN0
pixel_column[1] => Mult0.IN1
pixel_column[1] => Equal1.IN8
pixel_column[1] => Equal3.IN8
pixel_column[1] => Equal5.IN8
pixel_column[1] => Equal7.IN8
pixel_column[1] => Equal9.IN8
pixel_column[1] => Equal11.IN8
pixel_column[1] => Equal13.IN8
pixel_column[1] => Equal15.IN8
pixel_column[1] => Equal17.IN8
pixel_column[1] => Equal19.IN8
pixel_column[1] => Equal21.IN8
pixel_column[1] => Equal23.IN8
pixel_column[1] => Equal25.IN8
pixel_column[1] => Equal27.IN8
pixel_column[1] => Equal29.IN8
pixel_column[1] => Equal31.IN8
pixel_column[1] => Equal33.IN8
pixel_column[1] => Equal34.IN8
pixel_column[1] => Equal35.IN8
pixel_column[1] => Equal36.IN8
pixel_column[2] => Add20.IN16
pixel_column[2] => Equal1.IN7
pixel_column[2] => Equal3.IN7
pixel_column[2] => Equal5.IN7
pixel_column[2] => Equal7.IN7
pixel_column[2] => Equal9.IN7
pixel_column[2] => Equal11.IN7
pixel_column[2] => Equal13.IN7
pixel_column[2] => Equal15.IN7
pixel_column[2] => Equal17.IN7
pixel_column[2] => Equal19.IN7
pixel_column[2] => Equal21.IN7
pixel_column[2] => Equal23.IN7
pixel_column[2] => Equal25.IN7
pixel_column[2] => Equal27.IN7
pixel_column[2] => Equal29.IN7
pixel_column[2] => Equal31.IN7
pixel_column[2] => Equal33.IN7
pixel_column[2] => Equal34.IN7
pixel_column[2] => Equal35.IN7
pixel_column[2] => Equal36.IN7
pixel_column[3] => Add20.IN15
pixel_column[3] => Equal1.IN6
pixel_column[3] => Equal3.IN6
pixel_column[3] => Equal5.IN6
pixel_column[3] => Equal7.IN6
pixel_column[3] => Equal9.IN6
pixel_column[3] => Equal11.IN6
pixel_column[3] => Equal13.IN6
pixel_column[3] => Equal15.IN6
pixel_column[3] => Equal17.IN6
pixel_column[3] => Equal19.IN6
pixel_column[3] => Equal21.IN6
pixel_column[3] => Equal23.IN6
pixel_column[3] => Equal25.IN6
pixel_column[3] => Equal27.IN6
pixel_column[3] => Equal29.IN6
pixel_column[3] => Equal31.IN6
pixel_column[3] => Equal33.IN6
pixel_column[3] => Equal34.IN6
pixel_column[3] => Equal35.IN6
pixel_column[3] => Equal36.IN6
pixel_column[4] => Add20.IN14
pixel_column[4] => Equal1.IN5
pixel_column[4] => Equal3.IN5
pixel_column[4] => Equal5.IN5
pixel_column[4] => Equal7.IN5
pixel_column[4] => Equal9.IN5
pixel_column[4] => Equal11.IN5
pixel_column[4] => Equal13.IN5
pixel_column[4] => Equal15.IN5
pixel_column[4] => Equal17.IN5
pixel_column[4] => Equal19.IN5
pixel_column[4] => Equal21.IN5
pixel_column[4] => Equal23.IN5
pixel_column[4] => Equal25.IN5
pixel_column[4] => Equal27.IN5
pixel_column[4] => Equal29.IN5
pixel_column[4] => Equal31.IN5
pixel_column[4] => Equal33.IN5
pixel_column[4] => Equal34.IN5
pixel_column[4] => Equal35.IN5
pixel_column[4] => Equal36.IN5
pixel_column[5] => Add20.IN13
pixel_column[5] => Equal1.IN4
pixel_column[5] => Equal3.IN4
pixel_column[5] => Equal5.IN4
pixel_column[5] => Equal7.IN4
pixel_column[5] => Equal9.IN4
pixel_column[5] => Equal11.IN4
pixel_column[5] => Equal13.IN4
pixel_column[5] => Equal15.IN4
pixel_column[5] => Equal17.IN4
pixel_column[5] => Equal19.IN4
pixel_column[5] => Equal21.IN4
pixel_column[5] => Equal23.IN4
pixel_column[5] => Equal25.IN4
pixel_column[5] => Equal27.IN4
pixel_column[5] => Equal29.IN4
pixel_column[5] => Equal31.IN4
pixel_column[5] => Equal33.IN4
pixel_column[5] => Equal34.IN4
pixel_column[5] => Equal35.IN4
pixel_column[5] => Equal36.IN4
pixel_column[6] => Add20.IN12
pixel_column[6] => Equal1.IN3
pixel_column[6] => Equal3.IN3
pixel_column[6] => Equal5.IN3
pixel_column[6] => Equal7.IN3
pixel_column[6] => Equal9.IN3
pixel_column[6] => Equal11.IN3
pixel_column[6] => Equal13.IN3
pixel_column[6] => Equal15.IN3
pixel_column[6] => Equal17.IN3
pixel_column[6] => Equal19.IN3
pixel_column[6] => Equal21.IN3
pixel_column[6] => Equal23.IN3
pixel_column[6] => Equal25.IN3
pixel_column[6] => Equal27.IN3
pixel_column[6] => Equal29.IN3
pixel_column[6] => Equal31.IN3
pixel_column[6] => Equal33.IN3
pixel_column[6] => Equal34.IN3
pixel_column[6] => Equal35.IN3
pixel_column[6] => Equal36.IN3
pixel_column[7] => Add20.IN11
pixel_column[7] => Equal1.IN2
pixel_column[7] => Equal3.IN2
pixel_column[7] => Equal5.IN2
pixel_column[7] => Equal7.IN2
pixel_column[7] => Equal9.IN2
pixel_column[7] => Equal11.IN2
pixel_column[7] => Equal13.IN2
pixel_column[7] => Equal15.IN2
pixel_column[7] => Equal17.IN2
pixel_column[7] => Equal19.IN2
pixel_column[7] => Equal21.IN2
pixel_column[7] => Equal23.IN2
pixel_column[7] => Equal25.IN2
pixel_column[7] => Equal27.IN2
pixel_column[7] => Equal29.IN2
pixel_column[7] => Equal31.IN2
pixel_column[7] => Equal33.IN2
pixel_column[7] => Equal34.IN2
pixel_column[7] => Equal35.IN2
pixel_column[7] => Equal36.IN2
pixel_column[8] => Add20.IN10
pixel_column[8] => Equal1.IN1
pixel_column[8] => Equal3.IN1
pixel_column[8] => Equal5.IN1
pixel_column[8] => Equal7.IN1
pixel_column[8] => Equal9.IN1
pixel_column[8] => Equal11.IN1
pixel_column[8] => Equal13.IN1
pixel_column[8] => Equal15.IN1
pixel_column[8] => Equal17.IN1
pixel_column[8] => Equal19.IN1
pixel_column[8] => Equal21.IN1
pixel_column[8] => Equal23.IN1
pixel_column[8] => Equal25.IN1
pixel_column[8] => Equal27.IN1
pixel_column[8] => Equal29.IN1
pixel_column[8] => Equal31.IN1
pixel_column[8] => Equal33.IN1
pixel_column[8] => Equal34.IN1
pixel_column[8] => Equal35.IN1
pixel_column[8] => Equal36.IN1
pixel_column[9] => Add20.IN9
pixel_column[9] => Equal1.IN0
pixel_column[9] => Equal3.IN0
pixel_column[9] => Equal5.IN0
pixel_column[9] => Equal7.IN0
pixel_column[9] => Equal9.IN0
pixel_column[9] => Equal11.IN0
pixel_column[9] => Equal13.IN0
pixel_column[9] => Equal15.IN0
pixel_column[9] => Equal17.IN0
pixel_column[9] => Equal19.IN0
pixel_column[9] => Equal21.IN0
pixel_column[9] => Equal23.IN0
pixel_column[9] => Equal25.IN0
pixel_column[9] => Equal27.IN0
pixel_column[9] => Equal29.IN0
pixel_column[9] => Equal31.IN0
pixel_column[9] => Equal33.IN0
pixel_column[9] => Equal34.IN0
pixel_column[9] => Equal35.IN0
pixel_column[9] => Equal36.IN0
pb1 => Toggle_Background.IN1
pb1 => pb1_prev.DATAIN
clk => pb1_prev.CLK
clk => toggle_state.CLK
vert_sync => star_x_positions[19][0].CLK
vert_sync => star_x_positions[19][1].CLK
vert_sync => star_x_positions[19][2].CLK
vert_sync => star_x_positions[19][3].CLK
vert_sync => star_x_positions[19][4].CLK
vert_sync => star_x_positions[19][5].CLK
vert_sync => star_x_positions[19][6].CLK
vert_sync => star_x_positions[19][7].CLK
vert_sync => star_x_positions[19][8].CLK
vert_sync => star_x_positions[19][9].CLK
vert_sync => star_x_positions[18][0].CLK
vert_sync => star_x_positions[18][1].CLK
vert_sync => star_x_positions[18][2].CLK
vert_sync => star_x_positions[18][3].CLK
vert_sync => star_x_positions[18][4].CLK
vert_sync => star_x_positions[18][5].CLK
vert_sync => star_x_positions[18][6].CLK
vert_sync => star_x_positions[18][7].CLK
vert_sync => star_x_positions[18][8].CLK
vert_sync => star_x_positions[18][9].CLK
vert_sync => star_x_positions[17][0].CLK
vert_sync => star_x_positions[17][1].CLK
vert_sync => star_x_positions[17][2].CLK
vert_sync => star_x_positions[17][3].CLK
vert_sync => star_x_positions[17][4].CLK
vert_sync => star_x_positions[17][5].CLK
vert_sync => star_x_positions[17][6].CLK
vert_sync => star_x_positions[17][7].CLK
vert_sync => star_x_positions[17][8].CLK
vert_sync => star_x_positions[17][9].CLK
vert_sync => star_x_positions[16][0].CLK
vert_sync => star_x_positions[16][1].CLK
vert_sync => star_x_positions[16][2].CLK
vert_sync => star_x_positions[16][3].CLK
vert_sync => star_x_positions[16][4].CLK
vert_sync => star_x_positions[16][5].CLK
vert_sync => star_x_positions[16][6].CLK
vert_sync => star_x_positions[16][7].CLK
vert_sync => star_x_positions[16][8].CLK
vert_sync => star_x_positions[16][9].CLK
vert_sync => star_x_positions[15][0].CLK
vert_sync => star_x_positions[15][1].CLK
vert_sync => star_x_positions[15][2].CLK
vert_sync => star_x_positions[15][3].CLK
vert_sync => star_x_positions[15][4].CLK
vert_sync => star_x_positions[15][5].CLK
vert_sync => star_x_positions[15][6].CLK
vert_sync => star_x_positions[15][7].CLK
vert_sync => star_x_positions[15][8].CLK
vert_sync => star_x_positions[15][9].CLK
vert_sync => star_x_positions[14][0].CLK
vert_sync => star_x_positions[14][1].CLK
vert_sync => star_x_positions[14][2].CLK
vert_sync => star_x_positions[14][3].CLK
vert_sync => star_x_positions[14][4].CLK
vert_sync => star_x_positions[14][5].CLK
vert_sync => star_x_positions[14][6].CLK
vert_sync => star_x_positions[14][7].CLK
vert_sync => star_x_positions[14][8].CLK
vert_sync => star_x_positions[14][9].CLK
vert_sync => star_x_positions[13][0].CLK
vert_sync => star_x_positions[13][1].CLK
vert_sync => star_x_positions[13][2].CLK
vert_sync => star_x_positions[13][3].CLK
vert_sync => star_x_positions[13][4].CLK
vert_sync => star_x_positions[13][5].CLK
vert_sync => star_x_positions[13][6].CLK
vert_sync => star_x_positions[13][7].CLK
vert_sync => star_x_positions[13][8].CLK
vert_sync => star_x_positions[13][9].CLK
vert_sync => star_x_positions[12][0].CLK
vert_sync => star_x_positions[12][1].CLK
vert_sync => star_x_positions[12][2].CLK
vert_sync => star_x_positions[12][3].CLK
vert_sync => star_x_positions[12][4].CLK
vert_sync => star_x_positions[12][5].CLK
vert_sync => star_x_positions[12][6].CLK
vert_sync => star_x_positions[12][7].CLK
vert_sync => star_x_positions[12][8].CLK
vert_sync => star_x_positions[12][9].CLK
vert_sync => star_x_positions[11][0].CLK
vert_sync => star_x_positions[11][1].CLK
vert_sync => star_x_positions[11][2].CLK
vert_sync => star_x_positions[11][3].CLK
vert_sync => star_x_positions[11][4].CLK
vert_sync => star_x_positions[11][5].CLK
vert_sync => star_x_positions[11][6].CLK
vert_sync => star_x_positions[11][7].CLK
vert_sync => star_x_positions[11][8].CLK
vert_sync => star_x_positions[11][9].CLK
vert_sync => star_x_positions[10][0].CLK
vert_sync => star_x_positions[10][1].CLK
vert_sync => star_x_positions[10][2].CLK
vert_sync => star_x_positions[10][3].CLK
vert_sync => star_x_positions[10][4].CLK
vert_sync => star_x_positions[10][5].CLK
vert_sync => star_x_positions[10][6].CLK
vert_sync => star_x_positions[10][7].CLK
vert_sync => star_x_positions[10][8].CLK
vert_sync => star_x_positions[10][9].CLK
vert_sync => star_x_positions[9][0].CLK
vert_sync => star_x_positions[9][1].CLK
vert_sync => star_x_positions[9][2].CLK
vert_sync => star_x_positions[9][3].CLK
vert_sync => star_x_positions[9][4].CLK
vert_sync => star_x_positions[9][5].CLK
vert_sync => star_x_positions[9][6].CLK
vert_sync => star_x_positions[9][7].CLK
vert_sync => star_x_positions[9][8].CLK
vert_sync => star_x_positions[9][9].CLK
vert_sync => star_x_positions[8][0].CLK
vert_sync => star_x_positions[8][1].CLK
vert_sync => star_x_positions[8][2].CLK
vert_sync => star_x_positions[8][3].CLK
vert_sync => star_x_positions[8][4].CLK
vert_sync => star_x_positions[8][5].CLK
vert_sync => star_x_positions[8][6].CLK
vert_sync => star_x_positions[8][7].CLK
vert_sync => star_x_positions[8][8].CLK
vert_sync => star_x_positions[8][9].CLK
vert_sync => star_x_positions[7][0].CLK
vert_sync => star_x_positions[7][1].CLK
vert_sync => star_x_positions[7][2].CLK
vert_sync => star_x_positions[7][3].CLK
vert_sync => star_x_positions[7][4].CLK
vert_sync => star_x_positions[7][5].CLK
vert_sync => star_x_positions[7][6].CLK
vert_sync => star_x_positions[7][7].CLK
vert_sync => star_x_positions[7][8].CLK
vert_sync => star_x_positions[7][9].CLK
vert_sync => star_x_positions[6][0].CLK
vert_sync => star_x_positions[6][1].CLK
vert_sync => star_x_positions[6][2].CLK
vert_sync => star_x_positions[6][3].CLK
vert_sync => star_x_positions[6][4].CLK
vert_sync => star_x_positions[6][5].CLK
vert_sync => star_x_positions[6][6].CLK
vert_sync => star_x_positions[6][7].CLK
vert_sync => star_x_positions[6][8].CLK
vert_sync => star_x_positions[6][9].CLK
vert_sync => star_x_positions[5][0].CLK
vert_sync => star_x_positions[5][1].CLK
vert_sync => star_x_positions[5][2].CLK
vert_sync => star_x_positions[5][3].CLK
vert_sync => star_x_positions[5][4].CLK
vert_sync => star_x_positions[5][5].CLK
vert_sync => star_x_positions[5][6].CLK
vert_sync => star_x_positions[5][7].CLK
vert_sync => star_x_positions[5][8].CLK
vert_sync => star_x_positions[5][9].CLK
vert_sync => star_x_positions[4][0].CLK
vert_sync => star_x_positions[4][1].CLK
vert_sync => star_x_positions[4][2].CLK
vert_sync => star_x_positions[4][3].CLK
vert_sync => star_x_positions[4][4].CLK
vert_sync => star_x_positions[4][5].CLK
vert_sync => star_x_positions[4][6].CLK
vert_sync => star_x_positions[4][7].CLK
vert_sync => star_x_positions[4][8].CLK
vert_sync => star_x_positions[4][9].CLK
vert_sync => star_x_positions[3][0].CLK
vert_sync => star_x_positions[3][1].CLK
vert_sync => star_x_positions[3][2].CLK
vert_sync => star_x_positions[3][3].CLK
vert_sync => star_x_positions[3][4].CLK
vert_sync => star_x_positions[3][5].CLK
vert_sync => star_x_positions[3][6].CLK
vert_sync => star_x_positions[3][7].CLK
vert_sync => star_x_positions[3][8].CLK
vert_sync => star_x_positions[3][9].CLK
vert_sync => star_x_positions[2][0].CLK
vert_sync => star_x_positions[2][1].CLK
vert_sync => star_x_positions[2][2].CLK
vert_sync => star_x_positions[2][3].CLK
vert_sync => star_x_positions[2][4].CLK
vert_sync => star_x_positions[2][5].CLK
vert_sync => star_x_positions[2][6].CLK
vert_sync => star_x_positions[2][7].CLK
vert_sync => star_x_positions[2][8].CLK
vert_sync => star_x_positions[2][9].CLK
vert_sync => star_x_positions[1][0].CLK
vert_sync => star_x_positions[1][1].CLK
vert_sync => star_x_positions[1][2].CLK
vert_sync => star_x_positions[1][3].CLK
vert_sync => star_x_positions[1][4].CLK
vert_sync => star_x_positions[1][5].CLK
vert_sync => star_x_positions[1][6].CLK
vert_sync => star_x_positions[1][7].CLK
vert_sync => star_x_positions[1][8].CLK
vert_sync => star_x_positions[1][9].CLK
vert_sync => star_x_positions[0][0].CLK
vert_sync => star_x_positions[0][1].CLK
vert_sync => star_x_positions[0][2].CLK
vert_sync => star_x_positions[0][3].CLK
vert_sync => star_x_positions[0][4].CLK
vert_sync => star_x_positions[0][5].CLK
vert_sync => star_x_positions[0][6].CLK
vert_sync => star_x_positions[0][7].CLK
vert_sync => star_x_positions[0][8].CLK
vert_sync => star_x_positions[0][9].CLK
vert_sync => reset_background.CLK
vert_sync => collision_occurred.CLK
vert_sync => start_move.CLK
left_click => Move_Stars.IN1
collision => start_move.OUTPUTSELECT
collision => collision_occurred.OUTPUTSELECT
reset => ~NO_FANOUT~
output_on <= <GND>
RGB[0] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[7] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[8] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[9] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[10] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[11] <= RGB.DB_MAX_OUTPUT_PORT_TYPE


