[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4|PGGen",
    "duplicate":"~Adder4|Adder4/PGGen:PGGen",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4|PGGen_1",
    "duplicate":"~Adder4|Adder4/PGGen_1:PGGen",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4|PGGen_2",
    "duplicate":"~Adder4|Adder4/PGGen_2:PGGen",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4|PGGen_3",
    "duplicate":"~Adder4|Adder4/PGGen_3:PGGen",
    "index":0.6
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder4|Adder4>io_s",
    "sources":[
      "~Adder4|Adder4>io_cIn",
      "~Adder4|Adder4>io_a",
      "~Adder4|Adder4>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder4|Adder4>io_cOut",
    "sources":[
      "~Adder4|Adder4>io_cIn",
      "~Adder4|Adder4>io_a",
      "~Adder4|Adder4>io_b"
    ]
  }
]