

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>kdrag.contrib.yosys &mdash; knuckledragger 0.1 documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css?v=9edc463e" />

  
      <script src="../_static/jquery.js?v=5d32c60e"></script>
      <script src="../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../_static/documentation_options.js?v=2709fde1"></script>
      <script src="../_static/doctools.js?v=fd6eb6e6"></script>
      <script src="../_static/sphinx_highlight.js?v=6ffebe34"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="kdrag.contrib.yosys.call_yosys_functional" href="kdrag.contrib.yosys.call_yosys_functional.html" />
    <link rel="prev" title="kdrag.contrib.rust.initialize" href="kdrag.contrib.rust.initialize.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            knuckledragger
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="kdrag.html">kdrag</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="kdrag.ComplexSort.html">kdrag.ComplexSort</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.FinP.html">kdrag.FinP</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.Head.html">kdrag.Head</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.Id.html">kdrag.Id</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.ListSort.html">kdrag.ListSort</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.NatSort.html">kdrag.NatSort</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.OptionSort.html">kdrag.OptionSort</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.SeqVecP.html">kdrag.SeqVecP</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.Some.html">kdrag.Some</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.Tail.html">kdrag.Tail</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.TupleSort.html">kdrag.TupleSort</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.Undef.html">kdrag.Undef</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.UnitSort.html">kdrag.UnitSort</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.define_const.html">kdrag.define_const</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.list.html">kdrag.list</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.seq.html">kdrag.seq</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.tuple_.html">kdrag.tuple_</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.Calc"><code class="docutils literal notranslate"><span class="pre">Calc</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.FreshVar"><code class="docutils literal notranslate"><span class="pre">FreshVar()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.FreshVars"><code class="docutils literal notranslate"><span class="pre">FreshVars()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.Inductive"><code class="docutils literal notranslate"><span class="pre">Inductive()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.Lemma"><code class="docutils literal notranslate"><span class="pre">Lemma()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.NewType"><code class="docutils literal notranslate"><span class="pre">NewType()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.PTheorem"><code class="docutils literal notranslate"><span class="pre">PTheorem()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.Proof"><code class="docutils literal notranslate"><span class="pre">Proof</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.QExists"><code class="docutils literal notranslate"><span class="pre">QExists()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.QForAll"><code class="docutils literal notranslate"><span class="pre">QForAll()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.QImplies"><code class="docutils literal notranslate"><span class="pre">QImplies()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.Struct"><code class="docutils literal notranslate"><span class="pre">Struct()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.Theorem"><code class="docutils literal notranslate"><span class="pre">Theorem()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.axiom"><code class="docutils literal notranslate"><span class="pre">axiom()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.cond"><code class="docutils literal notranslate"><span class="pre">cond()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.define"><code class="docutils literal notranslate"><span class="pre">define()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.prove"><code class="docutils literal notranslate"><span class="pre">prove()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.search"><code class="docutils literal notranslate"><span class="pre">search()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.html#kdrag.simp"><code class="docutils literal notranslate"><span class="pre">simp()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.all.html">kdrag.all</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.cast.html">kdrag.cast</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.config.html">kdrag.config</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.contracts.html">kdrag.contracts</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="kdrag.contrib.html">kdrag.contrib</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="kdrag.contrib.absint.html">kdrag.contrib.absint</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdrag.contrib.cpp.html">kdrag.contrib.cpp</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdrag.contrib.data_modulo.html">kdrag.contrib.data_modulo</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdrag.contrib.expr.html">kdrag.contrib.expr</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdrag.contrib.fast.html">kdrag.contrib.fast</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdrag.contrib.hoare.html">kdrag.contrib.hoare</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdrag.contrib.ir.html">kdrag.contrib.ir</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdrag.contrib.pcode.html">kdrag.contrib.pcode</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdrag.contrib.rust.html">kdrag.contrib.rust</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">kdrag.contrib.yosys</a><ul>
<li class="toctree-l4"><a class="reference internal" href="kdrag.contrib.yosys.call_yosys_functional.html">kdrag.contrib.yosys.call_yosys_functional</a></li>
<li class="toctree-l4"><a class="reference internal" href="kdrag.contrib.yosys.read_yosys_relational.html">kdrag.contrib.yosys.read_yosys_relational</a></li>
<li class="toctree-l4"><a class="reference internal" href="kdrag.contrib.yosys.smt_metadata.html">kdrag.contrib.yosys.smt_metadata</a></li>
<li class="toctree-l4"><a class="reference internal" href="#kdrag.contrib.yosys.SmtModInfo"><code class="docutils literal notranslate"><span class="pre">SmtModInfo</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#kdrag.contrib.yosys.VerilogModule"><code class="docutils literal notranslate"><span class="pre">VerilogModule</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#kdrag.contrib.yosys.VerilogModuleRel"><code class="docutils literal notranslate"><span class="pre">VerilogModuleRel</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#kdrag.contrib.yosys.call_yosys_functional"><code class="docutils literal notranslate"><span class="pre">call_yosys_functional()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#kdrag.contrib.yosys.read_yosys_relational"><code class="docutils literal notranslate"><span class="pre">read_yosys_relational()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#kdrag.contrib.yosys.smt_metadata"><code class="docutils literal notranslate"><span class="pre">smt_metadata()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.datatype.html">kdrag.datatype</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.hypothesis.html">kdrag.hypothesis</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.kernel.html">kdrag.kernel</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.modal.html">kdrag.modal</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.notation.html">kdrag.notation</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.parsers.html">kdrag.parsers</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.printers.html">kdrag.printers</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.property.html">kdrag.property</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.reflect.html">kdrag.reflect</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.rewrite.html">kdrag.rewrite</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.smt.html">kdrag.smt</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.solvers.html">kdrag.solvers</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.tactics.html">kdrag.tactics</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.tele.html">kdrag.tele</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.theories.html">kdrag.theories</a></li>
<li class="toctree-l2"><a class="reference internal" href="kdrag.utils.html">kdrag.utils</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">knuckledragger</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="kdrag.html">kdrag</a></li>
          <li class="breadcrumb-item"><a href="kdrag.contrib.html">kdrag.contrib</a></li>
      <li class="breadcrumb-item active">kdrag.contrib.yosys</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/_autosummary/kdrag.contrib.yosys.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="module-kdrag.contrib.yosys">
<span id="kdrag-contrib-yosys"></span><h1>kdrag.contrib.yosys<a class="headerlink" href="#module-kdrag.contrib.yosys" title="Link to this heading"></a></h1>
<p>Importing verilog to SMT via Yosys</p>
<p class="rubric">Functions</p>
<table class="autosummary longtable docutils align-default">
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="kdrag.contrib.yosys.call_yosys_functional.html#kdrag.contrib.yosys.call_yosys_functional" title="kdrag.contrib.yosys.call_yosys_functional"><code class="xref py py-obj docutils literal notranslate"><span class="pre">call_yosys_functional</span></code></a>(mod_name, verilog_filename)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="kdrag.contrib.yosys.read_yosys_relational.html#kdrag.contrib.yosys.read_yosys_relational" title="kdrag.contrib.yosys.read_yosys_relational"><code class="xref py py-obj docutils literal notranslate"><span class="pre">read_yosys_relational</span></code></a>(filepath)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="kdrag.contrib.yosys.smt_metadata.html#kdrag.contrib.yosys.smt_metadata" title="kdrag.contrib.yosys.smt_metadata"><code class="xref py py-obj docutils literal notranslate"><span class="pre">smt_metadata</span></code></a>(filename)</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
<p class="rubric">Classes</p>
<table class="autosummary longtable docutils align-default">
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="#kdrag.contrib.yosys.SmtModInfo" title="kdrag.contrib.yosys.SmtModInfo"><code class="xref py py-obj docutils literal notranslate"><span class="pre">SmtModInfo</span></code></a>(inputs, outputs, registers, ...)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#kdrag.contrib.yosys.VerilogModule" title="kdrag.contrib.yosys.VerilogModule"><code class="xref py py-obj docutils literal notranslate"><span class="pre">VerilogModule</span></code></a>(input_sort, output_sort, ...)</p></td>
<td><p>Data defining a functional model of a verilog module as a (input, state) -&gt; (output, state) function.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#kdrag.contrib.yosys.VerilogModuleRel" title="kdrag.contrib.yosys.VerilogModuleRel"><code class="xref py py-obj docutils literal notranslate"><span class="pre">VerilogModuleRel</span></code></a>(name, state_sort, trans, ...)</p></td>
<td><p>A relational model of a verilog module using yosys write_smt2 backend</p></td>
</tr>
</tbody>
</table>
<dl class="py class">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo">
<span class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></span><span class="sig-prename descclassname"><span class="pre">kdrag.contrib.yosys.</span></span><span class="sig-name descname"><span class="pre">SmtModInfo</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">inputs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">outputs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">registers</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memories</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">wires</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">wsize</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">clocks</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cells</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">asserts</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">assumes</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">covers</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">maximize</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">minimize</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">anyconsts</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">anyseqs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">allconsts</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">allseqs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">asize</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">witness</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">list</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">&lt;factory&gt;</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>inputs</strong> (<em>set</em>)</p></li>
<li><p><strong>outputs</strong> (<em>set</em>)</p></li>
<li><p><strong>registers</strong> (<em>set</em>)</p></li>
<li><p><strong>memories</strong> (<em>dict</em>)</p></li>
<li><p><strong>wires</strong> (<em>set</em>)</p></li>
<li><p><strong>wsize</strong> (<em>dict</em>)</p></li>
<li><p><strong>clocks</strong> (<em>dict</em>)</p></li>
<li><p><strong>cells</strong> (<em>dict</em>)</p></li>
<li><p><strong>asserts</strong> (<em>dict</em>)</p></li>
<li><p><strong>assumes</strong> (<em>dict</em>)</p></li>
<li><p><strong>covers</strong> (<em>dict</em>)</p></li>
<li><p><strong>maximize</strong> (<em>set</em>)</p></li>
<li><p><strong>minimize</strong> (<em>set</em>)</p></li>
<li><p><strong>anyconsts</strong> (<em>dict</em>)</p></li>
<li><p><strong>anyseqs</strong> (<em>dict</em>)</p></li>
<li><p><strong>allconsts</strong> (<em>dict</em>)</p></li>
<li><p><strong>allseqs</strong> (<em>dict</em>)</p></li>
<li><p><strong>asize</strong> (<em>dict</em>)</p></li>
<li><p><strong>witness</strong> (<em>list</em>)</p></li>
</ul>
</dd>
</dl>
<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.allconsts">
<span class="sig-name descname"><span class="pre">allconsts</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.allconsts" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.allseqs">
<span class="sig-name descname"><span class="pre">allseqs</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.allseqs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.anyconsts">
<span class="sig-name descname"><span class="pre">anyconsts</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.anyconsts" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.anyseqs">
<span class="sig-name descname"><span class="pre">anyseqs</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.anyseqs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.asize">
<span class="sig-name descname"><span class="pre">asize</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.asize" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.asserts">
<span class="sig-name descname"><span class="pre">asserts</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.asserts" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.assumes">
<span class="sig-name descname"><span class="pre">assumes</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.assumes" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.cells">
<span class="sig-name descname"><span class="pre">cells</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.cells" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.clocks">
<span class="sig-name descname"><span class="pre">clocks</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.clocks" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.covers">
<span class="sig-name descname"><span class="pre">covers</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.covers" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.inputs">
<span class="sig-name descname"><span class="pre">inputs</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">set</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.inputs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.maximize">
<span class="sig-name descname"><span class="pre">maximize</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">set</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.maximize" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.memories">
<span class="sig-name descname"><span class="pre">memories</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.memories" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.minimize">
<span class="sig-name descname"><span class="pre">minimize</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">set</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.minimize" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.outputs">
<span class="sig-name descname"><span class="pre">outputs</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">set</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.outputs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.registers">
<span class="sig-name descname"><span class="pre">registers</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">set</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.registers" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.wires">
<span class="sig-name descname"><span class="pre">wires</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">set</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.wires" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.witness">
<span class="sig-name descname"><span class="pre">witness</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">list</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.witness" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.SmtModInfo.wsize">
<span class="sig-name descname"><span class="pre">wsize</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span></span><a class="headerlink" href="#kdrag.contrib.yosys.SmtModInfo.wsize" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModule">
<span class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></span><span class="sig-prename descclassname"><span class="pre">kdrag.contrib.yosys.</span></span><span class="sig-name descname"><span class="pre">VerilogModule</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">input_sort</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">SortRef</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">output_sort</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">SortRef</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">state_sort</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">SortRef</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">init_constrs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">list</span><span class="p"><span class="pre">[</span></span><span class="pre">ExprRef</span><span class="p"><span class="pre">]</span></span></span></em>, <em class="sig-param"><span class="n"><span class="pre">trans_fun</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">FuncDeclRef</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModule" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Data defining a functional model of a verilog module as a (input, state) -&gt; (output, state) function.
The fields of the inputs are <cite>&lt;module_name&gt;_Inputs_&lt;wire_name&gt;</cite>
The output of the transition function is a pair`trans_fun(inputs,state).first` is the output Struct
and <cite>trans_fun(inputs,state).second</cite> is the state Struct
The fields of the outputs are <cite>&lt;module_name&gt;_Outputs_&lt;wire_name&gt;</cite></p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>input_sort</strong> (<em>SortRef</em>)</p></li>
<li><p><strong>output_sort</strong> (<em>SortRef</em>)</p></li>
<li><p><strong>state_sort</strong> (<em>SortRef</em>)</p></li>
<li><p><strong>init_constrs</strong> (<em>list</em><em>[</em><em>ExprRef</em><em>]</em>)</p></li>
<li><p><strong>trans_fun</strong> (<em>FuncDeclRef</em>)</p></li>
</ul>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModule.from_file">
<span class="property"><span class="k"><span class="pre">classmethod</span></span><span class="w"> </span></span><span class="sig-name descname"><span class="pre">from_file</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">mod_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">verilog_filename</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModule.from_file" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModule.init_constrs">
<span class="sig-name descname"><span class="pre">init_constrs</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">list</span><span class="p"><span class="pre">[</span></span><span class="pre">ExprRef</span><span class="p"><span class="pre">]</span></span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModule.init_constrs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModule.input_sort">
<span class="sig-name descname"><span class="pre">input_sort</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">SortRef</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModule.input_sort" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModule.output_sort">
<span class="sig-name descname"><span class="pre">output_sort</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">SortRef</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModule.output_sort" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModule.state_sort">
<span class="sig-name descname"><span class="pre">state_sort</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">SortRef</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModule.state_sort" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModule.trans_fun">
<span class="sig-name descname"><span class="pre">trans_fun</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">FuncDeclRef</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModule.trans_fun" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModuleRel">
<span class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></span><span class="sig-prename descclassname"><span class="pre">kdrag.contrib.yosys.</span></span><span class="sig-name descname"><span class="pre">VerilogModuleRel</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">state_sort</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">SortRef</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">trans</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">FuncDeclRef</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">init</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">FuncDeclRef</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">init_unconstr</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">FuncDeclRef</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">asserts</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">FuncDeclRef</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">assumes</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">FuncDeclRef</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">wires</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="pre">FuncDeclRef</span><span class="p"><span class="pre">]</span></span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModuleRel" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>A relational model of a verilog module using yosys write_smt2 backend</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>name</strong> (<em>str</em>)</p></li>
<li><p><strong>state_sort</strong> (<em>SortRef</em>)</p></li>
<li><p><strong>trans</strong> (<em>FuncDeclRef</em>)</p></li>
<li><p><strong>init</strong> (<em>FuncDeclRef</em>)</p></li>
<li><p><strong>init_unconstr</strong> (<em>FuncDeclRef</em>)</p></li>
<li><p><strong>asserts</strong> (<em>FuncDeclRef</em>)</p></li>
<li><p><strong>assumes</strong> (<em>FuncDeclRef</em>)</p></li>
<li><p><strong>wires</strong> (<em>dict</em><em>[</em><em>str</em><em>, </em><em>FuncDeclRef</em><em>]</em>)</p></li>
</ul>
</dd>
</dl>
<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModuleRel.asserts">
<span class="sig-name descname"><span class="pre">asserts</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">FuncDeclRef</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModuleRel.asserts" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModuleRel.assumes">
<span class="sig-name descname"><span class="pre">assumes</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">FuncDeclRef</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModuleRel.assumes" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModuleRel.from_file">
<span class="property"><span class="k"><span class="pre">classmethod</span></span><span class="w"> </span></span><span class="sig-name descname"><span class="pre">from_file</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">wire_names</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">list</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></em>, <em class="sig-param"><span class="n"><span class="pre">filepath</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModuleRel.from_file" title="Link to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>name</strong> (<em>str</em>)</p></li>
<li><p><strong>wire_names</strong> (<em>list</em><em>[</em><em>str</em><em>]</em>)</p></li>
<li><p><strong>filepath</strong> (<em>str</em>)</p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModuleRel.init">
<span class="sig-name descname"><span class="pre">init</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">FuncDeclRef</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModuleRel.init" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModuleRel.init_unconstr">
<span class="sig-name descname"><span class="pre">init_unconstr</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">FuncDeclRef</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModuleRel.init_unconstr" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModuleRel.name">
<span class="sig-name descname"><span class="pre">name</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModuleRel.name" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModuleRel.state_sort">
<span class="sig-name descname"><span class="pre">state_sort</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">SortRef</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModuleRel.state_sort" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModuleRel.trans">
<span class="sig-name descname"><span class="pre">trans</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">FuncDeclRef</span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModuleRel.trans" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.VerilogModuleRel.wires">
<span class="sig-name descname"><span class="pre">wires</span></span><span class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">dict</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="pre">FuncDeclRef</span><span class="p"><span class="pre">]</span></span></span><a class="headerlink" href="#kdrag.contrib.yosys.VerilogModuleRel.wires" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.call_yosys_functional">
<span class="sig-prename descclassname"><span class="pre">kdrag.contrib.yosys.</span></span><span class="sig-name descname"><span class="pre">call_yosys_functional</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">mod_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">verilog_filename</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#kdrag.contrib.yosys.call_yosys_functional" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.read_yosys_relational">
<span class="sig-prename descclassname"><span class="pre">kdrag.contrib.yosys.</span></span><span class="sig-name descname"><span class="pre">read_yosys_relational</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">filepath</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">str</span></span></span><a class="headerlink" href="#kdrag.contrib.yosys.read_yosys_relational" title="Link to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>filepath</strong> (<em>str</em>)</p>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>str</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="kdrag.contrib.yosys.smt_metadata">
<span class="sig-prename descclassname"><span class="pre">kdrag.contrib.yosys.</span></span><span class="sig-name descname"><span class="pre">smt_metadata</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">filename</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#kdrag.contrib.yosys.smt_metadata" title="Link to this definition"></a></dt>
<dd></dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="kdrag.contrib.rust.initialize.html" class="btn btn-neutral float-left" title="kdrag.contrib.rust.initialize" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="kdrag.contrib.yosys.call_yosys_functional.html" class="btn btn-neutral float-right" title="kdrag.contrib.yosys.call_yosys_functional" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, Philip Zucker.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>