// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of rows
//        bit 31~0 - rows[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of cols
//        bit 31~0 - cols[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 ~
// 0x2f : Memory 'baseAddr' (3 * 32b)
//        Word n : bit [31:0] - baseAddr[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XSTREAM2MEM_AXILITES_ADDR_ROWS_DATA     0x10
#define XSTREAM2MEM_AXILITES_BITS_ROWS_DATA     32
#define XSTREAM2MEM_AXILITES_ADDR_COLS_DATA     0x18
#define XSTREAM2MEM_AXILITES_BITS_COLS_DATA     32
#define XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE 0x20
#define XSTREAM2MEM_AXILITES_ADDR_BASEADDR_HIGH 0x2f
#define XSTREAM2MEM_AXILITES_WIDTH_BASEADDR     32
#define XSTREAM2MEM_AXILITES_DEPTH_BASEADDR     3

