

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_19_1'
================================================================
* Date:           Tue Jun 20 15:44:14 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%crc_V = alloca i32 1"   --->   Operation 5 'alloca' 'crc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%crc_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'crc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%crc_V_2 = alloca i32 1"   --->   Operation 7 'alloca' 'crc_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crc_V_3 = alloca i32 1"   --->   Operation 8 'alloca' 'crc_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crc_V_4 = alloca i32 1"   --->   Operation 9 'alloca' 'crc_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crc_V_5 = alloca i32 1"   --->   Operation 10 'alloca' 'crc_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crc_V_6 = alloca i32 1"   --->   Operation 11 'alloca' 'crc_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_V_7 = alloca i32 1"   --->   Operation 12 'alloca' 'crc_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %d_V"   --->   Operation 13 'read' 'd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j"   --->   Operation 16 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.72ns)   --->   "%icmp_ln19 = icmp_eq  i4 %j_1, i4 8" [../codes/crc.cpp:19]   --->   Operation 17 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%j_2 = add i4 %j_1, i4 1" [../codes/crc.cpp:19]   --->   Operation 19 'add' 'j_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %for.inc35.preheader.exitStub" [../codes/crc.cpp:19]   --->   Operation 20 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../codes/crc.cpp:20]   --->   Operation 21 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../codes/crc.cpp:13]   --->   Operation 22 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln779 = trunc i4 %j_1"   --->   Operation 23 'trunc' 'trunc_ln779' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln779 = zext i3 %trunc_ln779"   --->   Operation 24 'zext' 'zext_ln779' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%crc_V_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %d_V_read, i8 %zext_ln779"   --->   Operation 25 'bitselect' 'crc_V_84' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%switch_ln21 = switch i3 %trunc_ln779, void %arrayidx.0.0.0277.case.7, i3 0, void %for.inc.split.arrayidx.0.0.0277.exit_crit_edge2, i3 1, void %arrayidx.0.0.0277.case.1, i3 2, void %arrayidx.0.0.0277.case.2, i3 3, void %arrayidx.0.0.0277.case.3, i3 4, void %arrayidx.0.0.0277.case.4, i3 5, void %arrayidx.0.0.0277.case.5, i3 6, void %for.inc.split.arrayidx.0.0.0277.exit_crit_edge" [../codes/crc.cpp:21]   --->   Operation 26 'switch' 'switch_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.44>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln21 = store i1 %crc_V_84, i1 %crc_V_6" [../codes/crc.cpp:21]   --->   Operation 27 'store' 'store_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.0.0.0277.exit" [../codes/crc.cpp:21]   --->   Operation 28 'br' 'br_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 6)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln21 = store i1 %crc_V_84, i1 %crc_V_5" [../codes/crc.cpp:21]   --->   Operation 29 'store' 'store_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 5)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.0.0.0277.exit" [../codes/crc.cpp:21]   --->   Operation 30 'br' 'br_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 5)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln21 = store i1 %crc_V_84, i1 %crc_V_4" [../codes/crc.cpp:21]   --->   Operation 31 'store' 'store_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 4)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.0.0.0277.exit" [../codes/crc.cpp:21]   --->   Operation 32 'br' 'br_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 4)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln21 = store i1 %crc_V_84, i1 %crc_V_3" [../codes/crc.cpp:21]   --->   Operation 33 'store' 'store_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.0.0.0277.exit" [../codes/crc.cpp:21]   --->   Operation 34 'br' 'br_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln21 = store i1 %crc_V_84, i1 %crc_V_2" [../codes/crc.cpp:21]   --->   Operation 35 'store' 'store_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.0.0.0277.exit" [../codes/crc.cpp:21]   --->   Operation 36 'br' 'br_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln21 = store i1 %crc_V_84, i1 %crc_V_1" [../codes/crc.cpp:21]   --->   Operation 37 'store' 'store_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.0.0.0277.exit" [../codes/crc.cpp:21]   --->   Operation 38 'br' 'br_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln21 = store i1 %crc_V_84, i1 %crc_V" [../codes/crc.cpp:21]   --->   Operation 39 'store' 'store_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 0)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.0.0.0277.exit" [../codes/crc.cpp:21]   --->   Operation 40 'br' 'br_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 0)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln21 = store i1 %crc_V_84, i1 %crc_V_7" [../codes/crc.cpp:21]   --->   Operation 41 'store' 'store_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 7)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.0.0.0277.exit" [../codes/crc.cpp:21]   --->   Operation 42 'br' 'br_ln21' <Predicate = (!icmp_ln19 & trunc_ln779 == 7)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln19 = store i4 %j_2, i4 %j" [../codes/crc.cpp:19]   --->   Operation 43 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [../codes/crc.cpp:19]   --->   Operation 44 'br' 'br_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%crc_V_load = load i1 %crc_V"   --->   Operation 45 'load' 'crc_V_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%crc_V_1_load = load i1 %crc_V_1"   --->   Operation 46 'load' 'crc_V_1_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%crc_V_2_load = load i1 %crc_V_2"   --->   Operation 47 'load' 'crc_V_2_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%crc_V_3_load = load i1 %crc_V_3"   --->   Operation 48 'load' 'crc_V_3_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%crc_V_4_load = load i1 %crc_V_4"   --->   Operation 49 'load' 'crc_V_4_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%crc_V_5_load = load i1 %crc_V_5"   --->   Operation 50 'load' 'crc_V_5_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%crc_V_6_load = load i1 %crc_V_6"   --->   Operation 51 'load' 'crc_V_6_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%crc_V_7_load = load i1 %crc_V_7"   --->   Operation 52 'load' 'crc_V_7_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_7_out, i1 %crc_V_7_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_6_out, i1 %crc_V_6_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_5_out, i1 %crc_V_5_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_4_out, i1 %crc_V_4_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_3_out, i1 %crc_V_3_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_2_out, i1 %crc_V_2_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_1_out, i1 %crc_V_1_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_out, i1 %crc_V_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ crc_V_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ crc_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ crc_V_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ crc_V_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ crc_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ crc_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ crc_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 01]
crc_V             (alloca           ) [ 01]
crc_V_1           (alloca           ) [ 01]
crc_V_2           (alloca           ) [ 01]
crc_V_3           (alloca           ) [ 01]
crc_V_4           (alloca           ) [ 01]
crc_V_5           (alloca           ) [ 01]
crc_V_6           (alloca           ) [ 01]
crc_V_7           (alloca           ) [ 01]
d_V_read          (read             ) [ 00]
store_ln0         (store            ) [ 00]
br_ln0            (br               ) [ 00]
j_1               (load             ) [ 00]
icmp_ln19         (icmp             ) [ 01]
empty             (speclooptripcount) [ 00]
j_2               (add              ) [ 00]
br_ln19           (br               ) [ 00]
specpipeline_ln20 (specpipeline     ) [ 00]
specloopname_ln13 (specloopname     ) [ 00]
trunc_ln779       (trunc            ) [ 01]
zext_ln779        (zext             ) [ 00]
crc_V_84          (bitselect        ) [ 00]
switch_ln21       (switch           ) [ 00]
store_ln21        (store            ) [ 00]
br_ln21           (br               ) [ 00]
store_ln21        (store            ) [ 00]
br_ln21           (br               ) [ 00]
store_ln21        (store            ) [ 00]
br_ln21           (br               ) [ 00]
store_ln21        (store            ) [ 00]
br_ln21           (br               ) [ 00]
store_ln21        (store            ) [ 00]
br_ln21           (br               ) [ 00]
store_ln21        (store            ) [ 00]
br_ln21           (br               ) [ 00]
store_ln21        (store            ) [ 00]
br_ln21           (br               ) [ 00]
store_ln21        (store            ) [ 00]
br_ln21           (br               ) [ 00]
store_ln19        (store            ) [ 00]
br_ln19           (br               ) [ 00]
crc_V_load        (load             ) [ 00]
crc_V_1_load      (load             ) [ 00]
crc_V_2_load      (load             ) [ 00]
crc_V_3_load      (load             ) [ 00]
crc_V_4_load      (load             ) [ 00]
crc_V_5_load      (load             ) [ 00]
crc_V_6_load      (load             ) [ 00]
crc_V_7_load      (load             ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
ret_ln0           (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="crc_V_7_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crc_V_6_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_6_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="crc_V_5_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="crc_V_4_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_4_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="crc_V_3_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_3_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crc_V_2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crc_V_1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="crc_V_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="crc_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="crc_V_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="crc_V_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="crc_V_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="crc_V_4_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="crc_V_5_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_5/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="crc_V_6_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_6/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="crc_V_7_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="d_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln0_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln0_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="j_1_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln19_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln779_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln779_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln779/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="crc_V_84_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_84/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln21_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln21_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln21_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln21_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln21_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln21_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln21_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln21_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln19_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="crc_V_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="crc_V_1_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_1_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="crc_V_2_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_2_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="crc_V_3_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_3_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="crc_V_4_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_4_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="crc_V_5_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_5_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="crc_V_6_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_6_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="crc_V_7_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_7_load/1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="j_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="278" class="1005" name="crc_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V "/>
</bind>
</comp>

<comp id="284" class="1005" name="crc_V_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="crc_V_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="crc_V_3_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="crc_V_4_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="crc_V_5_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_5 "/>
</bind>
</comp>

<comp id="314" class="1005" name="crc_V_6_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_6 "/>
</bind>
</comp>

<comp id="320" class="1005" name="crc_V_7_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="crc_V_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="163" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="163" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="96" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="186" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="186" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="186" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="186" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="186" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="186" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="186" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="172" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="274"><net_src comp="60" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="281"><net_src comp="64" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="287"><net_src comp="68" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="293"><net_src comp="72" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="299"><net_src comp="76" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="305"><net_src comp="80" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="311"><net_src comp="84" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="317"><net_src comp="88" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="323"><net_src comp="92" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="267" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: crc_V_7_out | {1 }
	Port: crc_V_6_out | {1 }
	Port: crc_V_5_out | {1 }
	Port: crc_V_4_out | {1 }
	Port: crc_V_3_out | {1 }
	Port: crc_V_2_out | {1 }
	Port: crc_V_1_out | {1 }
	Port: crc_V_out | {1 }
 - Input state : 
	Port: crc24a_Pipeline_VITIS_LOOP_19_1 : d_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln19 : 2
		j_2 : 2
		br_ln19 : 3
		trunc_ln779 : 2
		zext_ln779 : 3
		crc_V_84 : 4
		switch_ln21 : 3
		store_ln21 : 5
		store_ln21 : 5
		store_ln21 : 5
		store_ln21 : 5
		store_ln21 : 5
		store_ln21 : 5
		store_ln21 : 5
		store_ln21 : 5
		store_ln19 : 3
		crc_V_load : 1
		crc_V_1_load : 1
		crc_V_2_load : 1
		crc_V_3_load : 1
		crc_V_4_load : 1
		crc_V_5_load : 1
		crc_V_6_load : 1
		crc_V_7_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |       j_2_fu_172       |    0    |    12   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln19_fu_166    |    0    |    9    |
|----------|------------------------|---------|---------|
|   read   |   d_V_read_read_fu_96  |    0    |    0    |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_102 |    0    |    0    |
|          | write_ln0_write_fu_109 |    0    |    0    |
|          | write_ln0_write_fu_116 |    0    |    0    |
|   write  | write_ln0_write_fu_123 |    0    |    0    |
|          | write_ln0_write_fu_130 |    0    |    0    |
|          | write_ln0_write_fu_137 |    0    |    0    |
|          | write_ln0_write_fu_144 |    0    |    0    |
|          | write_ln0_write_fu_151 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln779_fu_178   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln779_fu_182   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|     crc_V_84_fu_186    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    21   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|crc_V_1_reg_284|    1   |
|crc_V_2_reg_290|    1   |
|crc_V_3_reg_296|    1   |
|crc_V_4_reg_302|    1   |
|crc_V_5_reg_308|    1   |
|crc_V_6_reg_314|    1   |
|crc_V_7_reg_320|    1   |
| crc_V_reg_278 |    1   |
|   j_reg_271   |    4   |
+---------------+--------+
|     Total     |   12   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   21   |
+-----------+--------+--------+
