(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2014-01-12T12:45:36Z")
 (DESIGN "LIN_Mst_test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "cydsfit")
 (VERSION "No Version Information Found")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "LIN_Mst_test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb PS2_IN\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PS2_IN\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:TXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PS2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PS2\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:TXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb lin_timer_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb uart_rx_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb uart_tx_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_2 (2.306:2.306:2.306))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_3 (2.306:2.306:2.306))
    (INTERCONNECT MODIN1_0.q \\LIN\:BUART\:rx_postpoll\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_2 (2.301:2.301:2.301))
    (INTERCONNECT MODIN1_1.q \\LIN\:BUART\:rx_postpoll\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_3 \\LIN\:BUART\:rx_break_detect\\.main_10 (2.896:2.896:2.896))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_3 \\LIN\:BUART\:rx_status_1\\.main_9 (2.896:2.896:2.896))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_break_detect\\.main_9 (4.089:4.089:4.089))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_load_fifo\\.main_7 (2.339:2.339:2.339))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_state_0\\.main_9 (4.669:4.669:4.669))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_state_2_split\\.main_10 (2.339:2.339:2.339))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_state_3\\.main_7 (4.089:4.089:4.089))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_status_1\\.main_8 (4.089:4.089:4.089))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_break_detect\\.main_8 (3.343:3.343:3.343))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_load_fifo\\.main_6 (2.327:2.327:2.327))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_state_0\\.main_8 (3.359:3.359:3.359))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_state_2_split\\.main_9 (2.327:2.327:2.327))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_state_3\\.main_6 (3.343:3.343:3.343))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_status_1\\.main_7 (3.343:3.343:3.343))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_break_detect\\.main_7 (3.349:3.349:3.349))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_load_fifo\\.main_5 (2.330:2.330:2.330))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_state_0\\.main_7 (3.365:3.365:3.365))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_state_2_split\\.main_8 (2.330:2.330:2.330))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_state_3\\.main_5 (3.349:3.349:3.349))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_status_1\\.main_6 (3.349:3.349:3.349))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_285.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_141.q Tx_1\(0\).pin_input (6.579:6.579:6.579))
    (INTERCONNECT Rx_1\(0\).fb Rx_1\(0\)_SYNC.in (5.906:5.906:5.906))
    (INTERCONNECT Rx_1\(0\)_SYNC.out MODIN1_0.main_3 (2.794:2.794:2.794))
    (INTERCONNECT Rx_1\(0\)_SYNC.out MODIN1_1.main_4 (2.794:2.794:2.794))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\LIN\:BUART\:rx_last\\.main_0 (2.794:2.794:2.794))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\LIN\:BUART\:rx_postpoll\\.main_2 (2.794:2.794:2.794))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\LIN\:BUART\:rx_state_2_split\\.main_11 (2.785:2.785:2.785))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxSts\\.interrupt \\LIN\:TXInternalInterrupt\\.interrupt (7.465:7.465:7.465))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxSts\\.interrupt uart_tx_isr.interrupt (7.933:7.933:7.933))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxSts\\.interrupt \\LIN\:RXInternalInterrupt\\.interrupt (6.206:6.206:6.206))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxSts\\.interrupt uart_rx_isr.interrupt (7.006:7.006:7.006))
    (INTERCONNECT ClockBlock.dclk_4 isr_1.interrupt (5.594:5.594:5.594))
    (INTERCONNECT Net_171.q Tx_2\(0\).pin_input (5.759:5.759:5.759))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxSts\\.interrupt \\UART_2\:TXInternalInterrupt\\.interrupt (5.434:5.434:5.434))
    (INTERCONNECT Net_285.q lin_timer_isr.interrupt (5.017:5.017:5.017))
    (INTERCONNECT PS2_IN\(0\).fb PS2_IN\(0\)_SYNC.in (6.837:6.837:6.837))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:pollcount_0\\.main_3 (2.943:2.943:2.943))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:pollcount_1\\.main_4 (2.943:2.943:2.943))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:rx_last\\.main_0 (2.943:2.943:2.943))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:rx_postpoll\\.main_2 (2.943:2.943:2.943))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:rx_state_0\\.main_10 (3.123:3.123:3.123))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:rx_state_2\\.main_9 (3.123:3.123:3.123))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:rx_status_3\\.main_7 (3.128:3.128:3.128))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxSts\\.interrupt \\PS2\:RXInternalInterrupt\\.interrupt (7.909:7.909:7.909))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_2\(0\).pad_out Tx_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LIN\:BUART\:counter_load_not\\.q \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.914:2.914:2.914))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_break_detect\\.main_2 (4.166:4.166:4.166))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_load_fifo\\.main_2 (2.606:2.606:2.606))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_0\\.main_2 (5.166:5.166:5.166))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_1\\.main_2 (2.604:2.604:2.604))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_2\\.main_2 (2.604:2.604:2.604))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_2_split\\.main_2 (2.606:2.606:2.606))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_3\\.main_2 (4.166:4.166:4.166))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_status_1\\.main_2 (4.166:4.166:4.166))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_status_3\\.main_2 (2.604:2.604:2.604))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.119:5.119:5.119))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_break_detect\\.main_6 (2.622:2.622:2.622))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_state_0\\.main_6 (2.621:2.621:2.621))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_state_1\\.main_6 (3.713:3.713:3.713))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_state_2_split\\.main_6 (3.724:3.724:3.724))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_status_1\\.main_5 (2.622:2.622:2.622))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_0 \\LIN\:BUART\:rx_bitclk_enable\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_1 (2.610:2.610:2.610))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_1 (2.610:2.610:2.610))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_1 \\LIN\:BUART\:rx_bitclk_enable\\.main_1 (2.614:2.614:2.614))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_0 (2.800:2.800:2.800))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_0 (2.800:2.800:2.800))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_2 \\LIN\:BUART\:rx_bitclk_enable\\.main_0 (2.787:2.787:2.787))
    (INTERCONNECT \\LIN\:BUART\:rx_counter_load\\.q \\LIN\:BUART\:sRX\:RxBitCounter\\.load (2.910:2.910:2.910))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:rx_status_4\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\LIN\:BUART\:rx_status_5\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\LIN\:BUART\:rx_last\\.q \\LIN\:BUART\:rx_state_2_split\\.main_7 (4.260:4.260:4.260))
    (INTERCONNECT \\LIN\:BUART\:rx_load_fifo\\.q \\LIN\:BUART\:rx_status_4\\.main_0 (4.584:4.584:4.584))
    (INTERCONNECT \\LIN\:BUART\:rx_load_fifo\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.136:5.136:5.136))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_break_detect\\.main_3 (3.997:3.997:3.997))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_0\\.main_3 (3.875:3.875:3.875))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_1\\.main_3 (3.124:3.124:3.124))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_2\\.main_3 (3.124:3.124:3.124))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_2_split\\.main_3 (3.103:3.103:3.103))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_status_3\\.main_3 (3.124:3.124:3.124))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.route_si (4.796:4.796:4.796))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_break_detect\\.main_1 (3.535:3.535:3.535))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_counter_load\\.main_1 (3.830:3.830:3.830))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_load_fifo\\.main_1 (6.117:6.117:6.117))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_0\\.main_1 (3.830:3.830:3.830))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_1\\.main_1 (6.674:6.674:6.674))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_2\\.main_1 (6.674:6.674:6.674))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_2_split\\.main_1 (6.117:6.117:6.117))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_3\\.main_1 (3.535:3.535:3.535))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_1 (3.830:3.830:3.830))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_status_1\\.main_1 (3.535:3.535:3.535))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_status_3\\.main_1 (6.674:6.674:6.674))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.868:3.868:3.868))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_break_detect\\.main_0 (5.159:5.159:5.159))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_counter_load\\.main_0 (6.317:6.317:6.317))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_load_fifo\\.main_0 (2.796:2.796:2.796))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_0\\.main_0 (6.317:6.317:6.317))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_1\\.main_0 (2.790:2.790:2.790))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_2\\.main_0 (2.790:2.790:2.790))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_2_split\\.main_0 (2.796:2.796:2.796))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_3\\.main_0 (5.159:5.159:5.159))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_0 (6.317:6.317:6.317))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_status_1\\.main_0 (5.159:5.159:5.159))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_status_3\\.main_0 (2.790:2.790:2.790))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (9.668:9.668:9.668))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_break_detect\\.main_5 (5.184:5.184:5.184))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_counter_load\\.main_3 (4.232:4.232:4.232))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_load_fifo\\.main_4 (2.937:2.937:2.937))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_0\\.main_5 (4.232:4.232:4.232))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_1\\.main_5 (2.943:2.943:2.943))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_2\\.main_4 (2.943:2.943:2.943))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_2_split\\.main_5 (2.937:2.937:2.937))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_3\\.main_4 (5.184:5.184:5.184))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_3 (4.232:4.232:4.232))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_status_1\\.main_4 (5.184:5.184:5.184))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_status_3\\.main_5 (2.943:2.943:2.943))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2_split\\.q \\LIN\:BUART\:rx_state_2\\.main_5 (2.298:2.298:2.298))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_break_detect\\.main_4 (3.213:3.213:3.213))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_counter_load\\.main_2 (3.510:3.510:3.510))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_load_fifo\\.main_3 (5.021:5.021:5.021))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_0\\.main_4 (3.510:3.510:3.510))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_1\\.main_4 (5.012:5.012:5.012))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_2_split\\.main_4 (5.021:5.021:5.021))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_3\\.main_3 (3.213:3.213:3.213))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_2 (3.510:3.510:3.510))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_status_1\\.main_3 (3.213:3.213:3.213))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_status_3\\.main_4 (5.012:5.012:5.012))
    (INTERCONNECT \\LIN\:BUART\:rx_state_stop1_reg\\.q \\LIN\:BUART\:rx_status_5\\.main_1 (2.920:2.920:2.920))
    (INTERCONNECT \\LIN\:BUART\:rx_status_1\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_1 (3.676:3.676:3.676))
    (INTERCONNECT \\LIN\:BUART\:rx_status_3\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_3 (4.425:4.425:4.425))
    (INTERCONNECT \\LIN\:BUART\:rx_status_4\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_4 (2.939:2.939:2.939))
    (INTERCONNECT \\LIN\:BUART\:rx_status_5\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_5 (2.921:2.921:2.921))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:counter_load_not\\.main_3 (2.612:2.612:2.612))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_state_0\\.main_4 (3.411:3.411:3.411))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_state_1\\.main_3 (2.612:2.612:2.612))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_state_2\\.main_3 (2.612:2.612:2.612))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_status_0\\.main_4 (3.411:3.411:3.411))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:txn\\.main_5 (3.526:3.526:3.526))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\LIN\:BUART\:tx_bitclk\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\LIN\:BUART\:tx_bitclk_enable_pre\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk_enable_pre\\.q \\LIN\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.502:5.502:5.502))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LIN\:BUART\:tx_state_1\\.main_4 (3.233:3.233:3.233))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LIN\:BUART\:tx_state_2\\.main_4 (3.233:3.233:3.233))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LIN\:BUART\:txn\\.main_6 (2.315:2.315:2.315))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:sTX\:TxSts\\.status_1 (5.634:5.634:5.634))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:tx_state_0\\.main_2 (4.204:4.204:4.204))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:tx_status_0\\.main_2 (4.204:4.204:4.204))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LIN\:BUART\:sTX\:TxSts\\.status_3 (3.080:3.080:3.080))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LIN\:BUART\:tx_status_2\\.main_0 (3.092:3.092:3.092))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\LIN\:BUART\:txn\\.main_3 (2.895:2.895:2.895))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:counter_load_not\\.main_1 (4.302:4.302:4.302))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.882:4.882:4.882))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_state_0\\.main_1 (2.618:2.618:2.618))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_state_1\\.main_1 (4.302:4.302:4.302))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_state_2\\.main_1 (4.302:4.302:4.302))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_status_0\\.main_1 (2.618:2.618:2.618))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:txn\\.main_2 (5.794:5.794:5.794))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:counter_load_not\\.main_0 (3.469:3.469:3.469))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.201:3.201:3.201))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_state_0\\.main_0 (4.815:4.815:4.815))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_state_1\\.main_0 (3.469:3.469:3.469))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_state_2\\.main_0 (3.469:3.469:3.469))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_status_0\\.main_0 (4.815:4.815:4.815))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:txn\\.main_1 (4.115:4.115:4.115))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:counter_load_not\\.main_2 (2.928:2.928:2.928))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_state_0\\.main_3 (3.715:3.715:3.715))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_state_1\\.main_2 (2.928:2.928:2.928))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_state_2\\.main_2 (2.928:2.928:2.928))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_status_0\\.main_3 (3.715:3.715:3.715))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:txn\\.main_4 (3.725:3.725:3.725))
    (INTERCONNECT \\LIN\:BUART\:tx_status_0\\.q \\LIN\:BUART\:sTX\:TxSts\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\LIN\:BUART\:tx_status_2\\.q \\LIN\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\LIN\:BUART\:txn\\.q Net_141.main_0 (2.762:2.762:2.762))
    (INTERCONNECT \\LIN\:BUART\:txn\\.q \\LIN\:BUART\:txn\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_break_detect\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_285.main_0 (2.678:2.678:2.678))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_1 (3.430:3.430:3.430))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\LIN_Timer\:TimerUDB\:status_tc\\.main_0 (2.678:2.678:2.678))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb Net_285.main_1 (3.180:3.180:3.180))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_0 (2.286:2.286:2.286))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\LIN_Timer\:TimerUDB\:status_tc\\.main_1 (3.180:3.180:3.180))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.f0_blk_stat_comb \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.919:2.919:2.919))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.f0_bus_stat_comb \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:status_tc\\.q \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PS2\:BUART\:pollcount_0\\.q \\PS2\:BUART\:pollcount_0\\.main_2 (4.020:4.020:4.020))
    (INTERCONNECT \\PS2\:BUART\:pollcount_0\\.q \\PS2\:BUART\:pollcount_1\\.main_3 (4.020:4.020:4.020))
    (INTERCONNECT \\PS2\:BUART\:pollcount_0\\.q \\PS2\:BUART\:rx_postpoll\\.main_1 (4.020:4.020:4.020))
    (INTERCONNECT \\PS2\:BUART\:pollcount_0\\.q \\PS2\:BUART\:rx_state_0\\.main_9 (4.734:4.734:4.734))
    (INTERCONNECT \\PS2\:BUART\:pollcount_0\\.q \\PS2\:BUART\:rx_status_3\\.main_6 (4.742:4.742:4.742))
    (INTERCONNECT \\PS2\:BUART\:pollcount_1\\.q \\PS2\:BUART\:pollcount_1\\.main_2 (4.077:4.077:4.077))
    (INTERCONNECT \\PS2\:BUART\:pollcount_1\\.q \\PS2\:BUART\:rx_postpoll\\.main_0 (4.077:4.077:4.077))
    (INTERCONNECT \\PS2\:BUART\:pollcount_1\\.q \\PS2\:BUART\:rx_state_0\\.main_8 (4.648:4.648:4.648))
    (INTERCONNECT \\PS2\:BUART\:pollcount_1\\.q \\PS2\:BUART\:rx_status_3\\.main_5 (3.256:3.256:3.256))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_counter_load\\.main_0 (3.080:3.080:3.080))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_load_fifo\\.main_0 (3.080:3.080:3.080))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_state_0\\.main_0 (3.080:3.080:3.080))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_state_2\\.main_0 (3.080:3.080:3.080))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_state_3\\.main_0 (3.080:3.080:3.080))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_state_stop1_reg\\.main_0 (3.080:3.080:3.080))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_status_3\\.main_0 (3.080:3.080:3.080))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.961:2.961:2.961))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:rx_load_fifo\\.main_2 (6.831:6.831:6.831))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:rx_state_0\\.main_2 (6.822:6.822:6.822))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:rx_state_2\\.main_2 (6.822:6.822:6.822))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:rx_state_3\\.main_2 (6.822:6.822:6.822))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:rx_status_3\\.main_2 (6.831:6.831:6.831))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (6.244:6.244:6.244))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_0 \\PS2\:BUART\:rx_bitclk_enable\\.main_2 (2.907:2.907:2.907))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_1 \\PS2\:BUART\:pollcount_0\\.main_1 (3.672:3.672:3.672))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_1 \\PS2\:BUART\:pollcount_1\\.main_1 (3.672:3.672:3.672))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_1 \\PS2\:BUART\:rx_bitclk_enable\\.main_1 (2.906:2.906:2.906))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_2 \\PS2\:BUART\:pollcount_0\\.main_0 (3.670:3.670:3.670))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_2 \\PS2\:BUART\:pollcount_1\\.main_0 (3.670:3.670:3.670))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_2 \\PS2\:BUART\:rx_bitclk_enable\\.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\PS2\:BUART\:rx_load_fifo\\.main_7 (4.631:4.631:4.631))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\PS2\:BUART\:rx_state_0\\.main_7 (5.193:5.193:5.193))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\PS2\:BUART\:rx_state_2\\.main_7 (5.193:5.193:5.193))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\PS2\:BUART\:rx_state_3\\.main_7 (5.193:5.193:5.193))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\PS2\:BUART\:rx_load_fifo\\.main_6 (4.650:4.650:4.650))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\PS2\:BUART\:rx_state_0\\.main_6 (5.209:5.209:5.209))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\PS2\:BUART\:rx_state_2\\.main_6 (5.209:5.209:5.209))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\PS2\:BUART\:rx_state_3\\.main_6 (5.209:5.209:5.209))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\PS2\:BUART\:rx_load_fifo\\.main_5 (4.654:4.654:4.654))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\PS2\:BUART\:rx_state_0\\.main_5 (5.213:5.213:5.213))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\PS2\:BUART\:rx_state_2\\.main_5 (5.213:5.213:5.213))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\PS2\:BUART\:rx_state_3\\.main_5 (5.213:5.213:5.213))
    (INTERCONNECT \\PS2\:BUART\:rx_counter_load\\.q \\PS2\:BUART\:sRX\:RxBitCounter\\.load (3.682:3.682:3.682))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\PS2\:BUART\:rx_status_4\\.main_1 (4.385:4.385:4.385))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\PS2\:BUART\:rx_status_5\\.main_0 (2.309:2.309:2.309))
    (INTERCONNECT \\PS2\:BUART\:rx_last\\.q \\PS2\:BUART\:rx_state_2\\.main_8 (2.287:2.287:2.287))
    (INTERCONNECT \\PS2\:BUART\:rx_load_fifo\\.q \\PS2\:BUART\:rx_status_4\\.main_0 (4.705:4.705:4.705))
    (INTERCONNECT \\PS2\:BUART\:rx_load_fifo\\.q \\PS2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.316:2.316:2.316))
    (INTERCONNECT \\PS2\:BUART\:rx_postpoll\\.q \\PS2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.321:2.321:2.321))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_counter_load\\.main_1 (3.247:3.247:3.247))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_load_fifo\\.main_1 (3.247:3.247:3.247))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_state_0\\.main_1 (4.673:4.673:4.673))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_state_2\\.main_1 (4.673:4.673:4.673))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_state_3\\.main_1 (4.673:4.673:4.673))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_state_stop1_reg\\.main_1 (3.247:3.247:3.247))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_status_3\\.main_1 (3.247:3.247:3.247))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.105:4.105:4.105))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_counter_load\\.main_3 (2.802:2.802:2.802))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_load_fifo\\.main_4 (2.802:2.802:2.802))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_state_0\\.main_4 (2.794:2.794:2.794))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_state_2\\.main_4 (2.794:2.794:2.794))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_state_3\\.main_4 (2.794:2.794:2.794))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_state_stop1_reg\\.main_3 (2.802:2.802:2.802))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_status_3\\.main_4 (2.802:2.802:2.802))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_counter_load\\.main_2 (3.608:3.608:3.608))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_load_fifo\\.main_3 (3.608:3.608:3.608))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_state_0\\.main_3 (4.180:4.180:4.180))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_state_2\\.main_3 (4.180:4.180:4.180))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_state_3\\.main_3 (4.180:4.180:4.180))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_state_stop1_reg\\.main_2 (3.608:3.608:3.608))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_status_3\\.main_3 (3.608:3.608:3.608))
    (INTERCONNECT \\PS2\:BUART\:rx_state_stop1_reg\\.q \\PS2\:BUART\:rx_status_5\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\PS2\:BUART\:rx_status_3\\.q \\PS2\:BUART\:sRX\:RxSts\\.status_3 (2.312:2.312:2.312))
    (INTERCONNECT \\PS2\:BUART\:rx_status_4\\.q \\PS2\:BUART\:sRX\:RxSts\\.status_4 (6.703:6.703:6.703))
    (INTERCONNECT \\PS2\:BUART\:rx_status_5\\.q \\PS2\:BUART\:sRX\:RxSts\\.status_5 (2.331:2.331:2.331))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART_2\:BUART\:counter_load_not\\.q \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (4.396:4.396:4.396))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:counter_load_not\\.main_3 (4.310:4.310:4.310))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_0\\.main_4 (4.702:4.702:4.702))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_1\\.main_3 (5.272:5.272:5.272))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_2\\.main_3 (4.702:4.702:4.702))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_status_0\\.main_4 (4.310:4.310:4.310))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:txn\\.main_5 (5.272:5.272:5.272))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\UART_2\:BUART\:tx_bitclk\\.main_0 (3.226:3.226:3.226))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\UART_2\:BUART\:tx_bitclk_enable_pre\\.main_0 (4.734:4.734:4.734))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk_enable_pre\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.293:2.293:2.293))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\UART_2\:BUART\:tx_state_1\\.main_4 (4.538:4.538:4.538))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\UART_2\:BUART\:tx_state_2\\.main_4 (4.537:4.537:4.537))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\UART_2\:BUART\:txn\\.main_6 (4.538:4.538:4.538))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:sTX\:TxSts\\.status_1 (3.707:3.707:3.707))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:tx_state_0\\.main_2 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:tx_status_0\\.main_2 (2.786:2.786:2.786))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_2\:BUART\:sTX\:TxSts\\.status_3 (3.070:3.070:3.070))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_2\:BUART\:tx_status_2\\.main_0 (3.098:3.098:3.098))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_2\:BUART\:txn\\.main_3 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:counter_load_not\\.main_1 (6.420:6.420:6.420))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.983:4.983:4.983))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_0\\.main_1 (4.994:4.994:4.994))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_1\\.main_1 (4.996:4.996:4.996))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_2\\.main_1 (4.994:4.994:4.994))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_status_0\\.main_1 (6.420:6.420:6.420))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:txn\\.main_2 (4.996:4.996:4.996))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:counter_load_not\\.main_0 (3.197:3.197:3.197))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.203:3.203:3.203))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_0\\.main_0 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_1\\.main_0 (3.194:3.194:3.194))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_2\\.main_0 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_status_0\\.main_0 (3.197:3.197:3.197))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:txn\\.main_1 (3.194:3.194:3.194))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:counter_load_not\\.main_2 (4.117:4.117:4.117))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_0\\.main_3 (3.281:3.281:3.281))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_1\\.main_2 (4.675:4.675:4.675))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_2\\.main_2 (3.281:3.281:3.281))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_status_0\\.main_3 (4.117:4.117:4.117))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:txn\\.main_4 (4.675:4.675:4.675))
    (INTERCONNECT \\UART_2\:BUART\:tx_status_0\\.q \\UART_2\:BUART\:sTX\:TxSts\\.status_0 (5.251:5.251:5.251))
    (INTERCONNECT \\UART_2\:BUART\:tx_status_2\\.q \\UART_2\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_2\:BUART\:txn\\.q Net_171.main_0 (2.808:2.808:2.808))
    (INTERCONNECT \\UART_2\:BUART\:txn\\.q \\UART_2\:BUART\:txn\\.main_0 (2.802:2.802:2.802))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT PS2_IN\(0\)_PAD PS2_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_2\(0\).pad_out Tx_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_2\(0\)_PAD Tx_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_1\(0\)_PAD air_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_2\(0\)_PAD air_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_3\(0\)_PAD air_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_4\(0\)_PAD air_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_5\(0\)_PAD air_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_6\(0\)_PAD air_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_7\(0\)_PAD air_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_8\(0\)_PAD air_8\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
