
RTOS_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029ac  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002b4c  08002b4c  00012b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b8c  08002b8c  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08002b8c  08002b8c  00012b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002b94  08002b94  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b94  08002b94  00012b94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b98  08002b98  00012b98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08002b9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fcc  20000010  08002bac  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003fdc  08002bac  00023fdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a7e0  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e9b  00000000  00000000  0002a820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b0  00000000  00000000  0002c6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007c8  00000000  00000000  0002cf70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015cce  00000000  00000000  0002d738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009628  00000000  00000000  00043406  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089f61  00000000  00000000  0004ca2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d698f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002160  00000000  00000000  000d69e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002b34 	.word	0x08002b34

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08002b34 	.word	0x08002b34

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96e 	b.w	80004d4 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468c      	mov	ip, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	f040 8083 	bne.w	8000326 <__udivmoddi4+0x116>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d947      	bls.n	80002b6 <__udivmoddi4+0xa6>
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b142      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022c:	f1c2 0020 	rsb	r0, r2, #32
 8000230:	fa24 f000 	lsr.w	r0, r4, r0
 8000234:	4091      	lsls	r1, r2
 8000236:	4097      	lsls	r7, r2
 8000238:	ea40 0c01 	orr.w	ip, r0, r1
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbbc f6f8 	udiv	r6, ip, r8
 8000248:	fa1f fe87 	uxth.w	lr, r7
 800024c:	fb08 c116 	mls	r1, r8, r6, ip
 8000250:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000254:	fb06 f10e 	mul.w	r1, r6, lr
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18fb      	adds	r3, r7, r3
 800025e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000262:	f080 8119 	bcs.w	8000498 <__udivmoddi4+0x288>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8116 	bls.w	8000498 <__udivmoddi4+0x288>
 800026c:	3e02      	subs	r6, #2
 800026e:	443b      	add	r3, r7
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0f8 	udiv	r0, r3, r8
 8000278:	fb08 3310 	mls	r3, r8, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fe0e 	mul.w	lr, r0, lr
 8000284:	45a6      	cmp	lr, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	193c      	adds	r4, r7, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8105 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000292:	45a6      	cmp	lr, r4
 8000294:	f240 8102 	bls.w	800049c <__udivmoddi4+0x28c>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a0:	eba4 040e 	sub.w	r4, r4, lr
 80002a4:	2600      	movs	r6, #0
 80002a6:	b11d      	cbz	r5, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c5 4300 	strd	r4, r3, [r5]
 80002b0:	4631      	mov	r1, r6
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	b902      	cbnz	r2, 80002ba <__udivmoddi4+0xaa>
 80002b8:	deff      	udf	#255	; 0xff
 80002ba:	fab2 f282 	clz	r2, r2
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d150      	bne.n	8000364 <__udivmoddi4+0x154>
 80002c2:	1bcb      	subs	r3, r1, r7
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f f887 	uxth.w	r8, r7
 80002cc:	2601      	movs	r6, #1
 80002ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80002d2:	0c21      	lsrs	r1, r4, #16
 80002d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002dc:	fb08 f30c 	mul.w	r3, r8, ip
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0xe4>
 80002e4:	1879      	adds	r1, r7, r1
 80002e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0xe2>
 80002ec:	428b      	cmp	r3, r1
 80002ee:	f200 80e9 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 80002f2:	4684      	mov	ip, r0
 80002f4:	1ac9      	subs	r1, r1, r3
 80002f6:	b2a3      	uxth	r3, r4
 80002f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000300:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000304:	fb08 f800 	mul.w	r8, r8, r0
 8000308:	45a0      	cmp	r8, r4
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x10c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x10a>
 8000314:	45a0      	cmp	r8, r4
 8000316:	f200 80d9 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 800031a:	4618      	mov	r0, r3
 800031c:	eba4 0408 	sub.w	r4, r4, r8
 8000320:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000324:	e7bf      	b.n	80002a6 <__udivmoddi4+0x96>
 8000326:	428b      	cmp	r3, r1
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x12e>
 800032a:	2d00      	cmp	r5, #0
 800032c:	f000 80b1 	beq.w	8000492 <__udivmoddi4+0x282>
 8000330:	2600      	movs	r6, #0
 8000332:	e9c5 0100 	strd	r0, r1, [r5]
 8000336:	4630      	mov	r0, r6
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f683 	clz	r6, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d14a      	bne.n	80003dc <__udivmoddi4+0x1cc>
 8000346:	428b      	cmp	r3, r1
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0x140>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80b8 	bhi.w	80004c0 <__udivmoddi4+0x2b0>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb61 0103 	sbc.w	r1, r1, r3
 8000356:	2001      	movs	r0, #1
 8000358:	468c      	mov	ip, r1
 800035a:	2d00      	cmp	r5, #0
 800035c:	d0a8      	beq.n	80002b0 <__udivmoddi4+0xa0>
 800035e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000362:	e7a5      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000364:	f1c2 0320 	rsb	r3, r2, #32
 8000368:	fa20 f603 	lsr.w	r6, r0, r3
 800036c:	4097      	lsls	r7, r2
 800036e:	fa01 f002 	lsl.w	r0, r1, r2
 8000372:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000376:	40d9      	lsrs	r1, r3
 8000378:	4330      	orrs	r0, r6
 800037a:	0c03      	lsrs	r3, r0, #16
 800037c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000380:	fa1f f887 	uxth.w	r8, r7
 8000384:	fb0e 1116 	mls	r1, lr, r6, r1
 8000388:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800038c:	fb06 f108 	mul.w	r1, r6, r8
 8000390:	4299      	cmp	r1, r3
 8000392:	fa04 f402 	lsl.w	r4, r4, r2
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x19c>
 8000398:	18fb      	adds	r3, r7, r3
 800039a:	f106 3cff 	add.w	ip, r6, #4294967295
 800039e:	f080 808d 	bcs.w	80004bc <__udivmoddi4+0x2ac>
 80003a2:	4299      	cmp	r1, r3
 80003a4:	f240 808a 	bls.w	80004bc <__udivmoddi4+0x2ac>
 80003a8:	3e02      	subs	r6, #2
 80003aa:	443b      	add	r3, r7
 80003ac:	1a5b      	subs	r3, r3, r1
 80003ae:	b281      	uxth	r1, r0
 80003b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb00 f308 	mul.w	r3, r0, r8
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x1c4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ca:	d273      	bcs.n	80004b4 <__udivmoddi4+0x2a4>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d971      	bls.n	80004b4 <__udivmoddi4+0x2a4>
 80003d0:	3802      	subs	r0, #2
 80003d2:	4439      	add	r1, r7
 80003d4:	1acb      	subs	r3, r1, r3
 80003d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003da:	e778      	b.n	80002ce <__udivmoddi4+0xbe>
 80003dc:	f1c6 0c20 	rsb	ip, r6, #32
 80003e0:	fa03 f406 	lsl.w	r4, r3, r6
 80003e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e8:	431c      	orrs	r4, r3
 80003ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80003ee:	fa01 f306 	lsl.w	r3, r1, r6
 80003f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003fa:	431f      	orrs	r7, r3
 80003fc:	0c3b      	lsrs	r3, r7, #16
 80003fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000402:	fa1f f884 	uxth.w	r8, r4
 8000406:	fb0e 1119 	mls	r1, lr, r9, r1
 800040a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800040e:	fb09 fa08 	mul.w	sl, r9, r8
 8000412:	458a      	cmp	sl, r1
 8000414:	fa02 f206 	lsl.w	r2, r2, r6
 8000418:	fa00 f306 	lsl.w	r3, r0, r6
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x220>
 800041e:	1861      	adds	r1, r4, r1
 8000420:	f109 30ff 	add.w	r0, r9, #4294967295
 8000424:	d248      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000426:	458a      	cmp	sl, r1
 8000428:	d946      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800042a:	f1a9 0902 	sub.w	r9, r9, #2
 800042e:	4421      	add	r1, r4
 8000430:	eba1 010a 	sub.w	r1, r1, sl
 8000434:	b2bf      	uxth	r7, r7
 8000436:	fbb1 f0fe 	udiv	r0, r1, lr
 800043a:	fb0e 1110 	mls	r1, lr, r0, r1
 800043e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000442:	fb00 f808 	mul.w	r8, r0, r8
 8000446:	45b8      	cmp	r8, r7
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x24a>
 800044a:	19e7      	adds	r7, r4, r7
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000450:	d22e      	bcs.n	80004b0 <__udivmoddi4+0x2a0>
 8000452:	45b8      	cmp	r8, r7
 8000454:	d92c      	bls.n	80004b0 <__udivmoddi4+0x2a0>
 8000456:	3802      	subs	r0, #2
 8000458:	4427      	add	r7, r4
 800045a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045e:	eba7 0708 	sub.w	r7, r7, r8
 8000462:	fba0 8902 	umull	r8, r9, r0, r2
 8000466:	454f      	cmp	r7, r9
 8000468:	46c6      	mov	lr, r8
 800046a:	4649      	mov	r1, r9
 800046c:	d31a      	bcc.n	80004a4 <__udivmoddi4+0x294>
 800046e:	d017      	beq.n	80004a0 <__udivmoddi4+0x290>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x27a>
 8000472:	ebb3 020e 	subs.w	r2, r3, lr
 8000476:	eb67 0701 	sbc.w	r7, r7, r1
 800047a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800047e:	40f2      	lsrs	r2, r6
 8000480:	ea4c 0202 	orr.w	r2, ip, r2
 8000484:	40f7      	lsrs	r7, r6
 8000486:	e9c5 2700 	strd	r2, r7, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e70b      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e9      	b.n	8000270 <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fd      	b.n	800029c <__udivmoddi4+0x8c>
 80004a0:	4543      	cmp	r3, r8
 80004a2:	d2e5      	bcs.n	8000470 <__udivmoddi4+0x260>
 80004a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a8:	eb69 0104 	sbc.w	r1, r9, r4
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7df      	b.n	8000470 <__udivmoddi4+0x260>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e7d2      	b.n	800045a <__udivmoddi4+0x24a>
 80004b4:	4660      	mov	r0, ip
 80004b6:	e78d      	b.n	80003d4 <__udivmoddi4+0x1c4>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e7b9      	b.n	8000430 <__udivmoddi4+0x220>
 80004bc:	4666      	mov	r6, ip
 80004be:	e775      	b.n	80003ac <__udivmoddi4+0x19c>
 80004c0:	4630      	mov	r0, r6
 80004c2:	e74a      	b.n	800035a <__udivmoddi4+0x14a>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	4439      	add	r1, r7
 80004ca:	e713      	b.n	80002f4 <__udivmoddi4+0xe4>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	e724      	b.n	800031c <__udivmoddi4+0x10c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004d8:	b480      	push	{r7}
 80004da:	b085      	sub	sp, #20
 80004dc:	af00      	add	r7, sp, #0
 80004de:	60f8      	str	r0, [r7, #12]
 80004e0:	60b9      	str	r1, [r7, #8]
 80004e2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	4a07      	ldr	r2, [pc, #28]	; (8000504 <vApplicationGetIdleTaskMemory+0x2c>)
 80004e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004ea:	68bb      	ldr	r3, [r7, #8]
 80004ec:	4a06      	ldr	r2, [pc, #24]	; (8000508 <vApplicationGetIdleTaskMemory+0x30>)
 80004ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	2280      	movs	r2, #128	; 0x80
 80004f4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004f6:	bf00      	nop
 80004f8:	3714      	adds	r7, #20
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop
 8000504:	2000002c 	.word	0x2000002c
 8000508:	20000080 	.word	0x20000080

0800050c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800050c:	b5b0      	push	{r4, r5, r7, lr}
 800050e:	b088      	sub	sp, #32
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000512:	f000 f951 	bl	80007b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000516:	f000 f81b 	bl	8000550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051a:	f000 f879 	bl	8000610 <MX_GPIO_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800051e:	4b0a      	ldr	r3, [pc, #40]	; (8000548 <main+0x3c>)
 8000520:	1d3c      	adds	r4, r7, #4
 8000522:	461d      	mov	r5, r3
 8000524:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000526:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000528:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800052c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000530:	1d3b      	adds	r3, r7, #4
 8000532:	2100      	movs	r1, #0
 8000534:	4618      	mov	r0, r3
 8000536:	f001 f882 	bl	800163e <osThreadCreate>
 800053a:	4603      	mov	r3, r0
 800053c:	4a03      	ldr	r2, [pc, #12]	; (800054c <main+0x40>)
 800053e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000540:	f001 f876 	bl	8001630 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000544:	e7fe      	b.n	8000544 <main+0x38>
 8000546:	bf00      	nop
 8000548:	08002b58 	.word	0x08002b58
 800054c:	20003fd4 	.word	0x20003fd4

08000550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b094      	sub	sp, #80	; 0x50
 8000554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000556:	f107 0320 	add.w	r3, r7, #32
 800055a:	2230      	movs	r2, #48	; 0x30
 800055c:	2100      	movs	r1, #0
 800055e:	4618      	mov	r0, r3
 8000560:	f002 fae0 	bl	8002b24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000564:	f107 030c 	add.w	r3, r7, #12
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
 8000572:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000574:	2300      	movs	r3, #0
 8000576:	60bb      	str	r3, [r7, #8]
 8000578:	4b23      	ldr	r3, [pc, #140]	; (8000608 <SystemClock_Config+0xb8>)
 800057a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800057c:	4a22      	ldr	r2, [pc, #136]	; (8000608 <SystemClock_Config+0xb8>)
 800057e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000582:	6413      	str	r3, [r2, #64]	; 0x40
 8000584:	4b20      	ldr	r3, [pc, #128]	; (8000608 <SystemClock_Config+0xb8>)
 8000586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800058c:	60bb      	str	r3, [r7, #8]
 800058e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000590:	2300      	movs	r3, #0
 8000592:	607b      	str	r3, [r7, #4]
 8000594:	4b1d      	ldr	r3, [pc, #116]	; (800060c <SystemClock_Config+0xbc>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800059c:	4a1b      	ldr	r2, [pc, #108]	; (800060c <SystemClock_Config+0xbc>)
 800059e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005a2:	6013      	str	r3, [r2, #0]
 80005a4:	4b19      	ldr	r3, [pc, #100]	; (800060c <SystemClock_Config+0xbc>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005ac:	607b      	str	r3, [r7, #4]
 80005ae:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005b0:	2302      	movs	r3, #2
 80005b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005b4:	2301      	movs	r3, #1
 80005b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005b8:	2310      	movs	r3, #16
 80005ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005bc:	2300      	movs	r3, #0
 80005be:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c0:	f107 0320 	add.w	r3, r7, #32
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 fc07 	bl	8000dd8 <HAL_RCC_OscConfig>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005d0:	f000 f860 	bl	8000694 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d4:	230f      	movs	r3, #15
 80005d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005d8:	2300      	movs	r3, #0
 80005da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005dc:	2300      	movs	r3, #0
 80005de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005e0:	2300      	movs	r3, #0
 80005e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f000 fe6a 	bl	80012c8 <HAL_RCC_ClockConfig>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0xae>
  {
    Error_Handler();
 80005fa:	f000 f84b 	bl	8000694 <Error_Handler>
  }
}
 80005fe:	bf00      	nop
 8000600:	3750      	adds	r7, #80	; 0x50
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40023800 	.word	0x40023800
 800060c:	40007000 	.word	0x40007000

08000610 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b086      	sub	sp, #24
 8000614:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000624:	2300      	movs	r3, #0
 8000626:	603b      	str	r3, [r7, #0]
 8000628:	4b10      	ldr	r3, [pc, #64]	; (800066c <MX_GPIO_Init+0x5c>)
 800062a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062c:	4a0f      	ldr	r2, [pc, #60]	; (800066c <MX_GPIO_Init+0x5c>)
 800062e:	f043 0301 	orr.w	r3, r3, #1
 8000632:	6313      	str	r3, [r2, #48]	; 0x30
 8000634:	4b0d      	ldr	r3, [pc, #52]	; (800066c <MX_GPIO_Init+0x5c>)
 8000636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000638:	f003 0301 	and.w	r3, r3, #1
 800063c:	603b      	str	r3, [r7, #0]
 800063e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_Green_GPIO_Port, LD2_Green_Pin, GPIO_PIN_RESET);
 8000640:	2200      	movs	r2, #0
 8000642:	2120      	movs	r1, #32
 8000644:	480a      	ldr	r0, [pc, #40]	; (8000670 <MX_GPIO_Init+0x60>)
 8000646:	f000 fb93 	bl	8000d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Green_Pin */
  GPIO_InitStruct.Pin = LD2_Green_Pin;
 800064a:	2320      	movs	r3, #32
 800064c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800064e:	2301      	movs	r3, #1
 8000650:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000652:	2300      	movs	r3, #0
 8000654:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000656:	2300      	movs	r3, #0
 8000658:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LD2_Green_GPIO_Port, &GPIO_InitStruct);
 800065a:	1d3b      	adds	r3, r7, #4
 800065c:	4619      	mov	r1, r3
 800065e:	4804      	ldr	r0, [pc, #16]	; (8000670 <MX_GPIO_Init+0x60>)
 8000660:	f000 fa02 	bl	8000a68 <HAL_GPIO_Init>

}
 8000664:	bf00      	nop
 8000666:	3718      	adds	r7, #24
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40023800 	.word	0x40023800
 8000670:	40020000 	.word	0x40020000

08000674 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(500);
 800067c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000680:	f001 f829 	bl	80016d6 <osDelay>
    HAL_GPIO_TogglePin(LD2_Green_GPIO_Port, LD2_Green_Pin);
 8000684:	2120      	movs	r1, #32
 8000686:	4802      	ldr	r0, [pc, #8]	; (8000690 <StartDefaultTask+0x1c>)
 8000688:	f000 fb8b 	bl	8000da2 <HAL_GPIO_TogglePin>
    osDelay(500);
 800068c:	e7f6      	b.n	800067c <StartDefaultTask+0x8>
 800068e:	bf00      	nop
 8000690:	40020000 	.word	0x40020000

08000694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000698:	b672      	cpsid	i
}
 800069a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800069c:	e7fe      	b.n	800069c <Error_Handler+0x8>
	...

080006a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a6:	2300      	movs	r3, #0
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <HAL_MspInit+0x54>)
 80006ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ae:	4a11      	ldr	r2, [pc, #68]	; (80006f4 <HAL_MspInit+0x54>)
 80006b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b4:	6453      	str	r3, [r2, #68]	; 0x44
 80006b6:	4b0f      	ldr	r3, [pc, #60]	; (80006f4 <HAL_MspInit+0x54>)
 80006b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	603b      	str	r3, [r7, #0]
 80006c6:	4b0b      	ldr	r3, [pc, #44]	; (80006f4 <HAL_MspInit+0x54>)
 80006c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ca:	4a0a      	ldr	r2, [pc, #40]	; (80006f4 <HAL_MspInit+0x54>)
 80006cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006d0:	6413      	str	r3, [r2, #64]	; 0x40
 80006d2:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <HAL_MspInit+0x54>)
 80006d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006da:	603b      	str	r3, [r7, #0]
 80006dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80006de:	2200      	movs	r2, #0
 80006e0:	210f      	movs	r1, #15
 80006e2:	f06f 0001 	mvn.w	r0, #1
 80006e6:	f000 f996 	bl	8000a16 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ea:	bf00      	nop
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40023800 	.word	0x40023800

080006f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006fc:	e7fe      	b.n	80006fc <NMI_Handler+0x4>

080006fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006fe:	b480      	push	{r7}
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000702:	e7fe      	b.n	8000702 <HardFault_Handler+0x4>

08000704 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000708:	e7fe      	b.n	8000708 <MemManage_Handler+0x4>

0800070a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800070a:	b480      	push	{r7}
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800070e:	e7fe      	b.n	800070e <BusFault_Handler+0x4>

08000710 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000714:	e7fe      	b.n	8000714 <UsageFault_Handler+0x4>

08000716 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000716:	b480      	push	{r7}
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800071a:	bf00      	nop
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000728:	f000 f898 	bl	800085c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800072c:	f001 fd56 	bl	80021dc <xTaskGetSchedulerState>
 8000730:	4603      	mov	r3, r0
 8000732:	2b01      	cmp	r3, #1
 8000734:	d001      	beq.n	800073a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000736:	f001 ff97 	bl	8002668 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
	...

08000740 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000744:	4b06      	ldr	r3, [pc, #24]	; (8000760 <SystemInit+0x20>)
 8000746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800074a:	4a05      	ldr	r2, [pc, #20]	; (8000760 <SystemInit+0x20>)
 800074c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000750:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	e000ed00 	.word	0xe000ed00

08000764 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000764:	f8df d034 	ldr.w	sp, [pc, #52]	; 800079c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000768:	480d      	ldr	r0, [pc, #52]	; (80007a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800076a:	490e      	ldr	r1, [pc, #56]	; (80007a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800076c:	4a0e      	ldr	r2, [pc, #56]	; (80007a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800076e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000770:	e002      	b.n	8000778 <LoopCopyDataInit>

08000772 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000772:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000774:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000776:	3304      	adds	r3, #4

08000778 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000778:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800077a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800077c:	d3f9      	bcc.n	8000772 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800077e:	4a0b      	ldr	r2, [pc, #44]	; (80007ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000780:	4c0b      	ldr	r4, [pc, #44]	; (80007b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000782:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000784:	e001      	b.n	800078a <LoopFillZerobss>

08000786 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000786:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000788:	3204      	adds	r2, #4

0800078a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800078a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800078c:	d3fb      	bcc.n	8000786 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800078e:	f7ff ffd7 	bl	8000740 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000792:	f002 f9a3 	bl	8002adc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000796:	f7ff feb9 	bl	800050c <main>
  bx  lr    
 800079a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800079c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80007a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007a4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80007a8:	08002b9c 	.word	0x08002b9c
  ldr r2, =_sbss
 80007ac:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80007b0:	20003fdc 	.word	0x20003fdc

080007b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007b4:	e7fe      	b.n	80007b4 <ADC_IRQHandler>
	...

080007b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80007bc:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <HAL_Init+0x40>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a0d      	ldr	r2, [pc, #52]	; (80007f8 <HAL_Init+0x40>)
 80007c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80007c8:	4b0b      	ldr	r3, [pc, #44]	; (80007f8 <HAL_Init+0x40>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a0a      	ldr	r2, [pc, #40]	; (80007f8 <HAL_Init+0x40>)
 80007ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007d4:	4b08      	ldr	r3, [pc, #32]	; (80007f8 <HAL_Init+0x40>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a07      	ldr	r2, [pc, #28]	; (80007f8 <HAL_Init+0x40>)
 80007da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007e0:	2003      	movs	r0, #3
 80007e2:	f000 f90d 	bl	8000a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007e6:	200f      	movs	r0, #15
 80007e8:	f000 f808 	bl	80007fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007ec:	f7ff ff58 	bl	80006a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007f0:	2300      	movs	r3, #0
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40023c00 	.word	0x40023c00

080007fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000804:	4b12      	ldr	r3, [pc, #72]	; (8000850 <HAL_InitTick+0x54>)
 8000806:	681a      	ldr	r2, [r3, #0]
 8000808:	4b12      	ldr	r3, [pc, #72]	; (8000854 <HAL_InitTick+0x58>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	4619      	mov	r1, r3
 800080e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000812:	fbb3 f3f1 	udiv	r3, r3, r1
 8000816:	fbb2 f3f3 	udiv	r3, r2, r3
 800081a:	4618      	mov	r0, r3
 800081c:	f000 f917 	bl	8000a4e <HAL_SYSTICK_Config>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000826:	2301      	movs	r3, #1
 8000828:	e00e      	b.n	8000848 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2b0f      	cmp	r3, #15
 800082e:	d80a      	bhi.n	8000846 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000830:	2200      	movs	r2, #0
 8000832:	6879      	ldr	r1, [r7, #4]
 8000834:	f04f 30ff 	mov.w	r0, #4294967295
 8000838:	f000 f8ed 	bl	8000a16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800083c:	4a06      	ldr	r2, [pc, #24]	; (8000858 <HAL_InitTick+0x5c>)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000842:	2300      	movs	r3, #0
 8000844:	e000      	b.n	8000848 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000846:	2301      	movs	r3, #1
}
 8000848:	4618      	mov	r0, r3
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	20000000 	.word	0x20000000
 8000854:	20000008 	.word	0x20000008
 8000858:	20000004 	.word	0x20000004

0800085c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <HAL_IncTick+0x20>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	461a      	mov	r2, r3
 8000866:	4b06      	ldr	r3, [pc, #24]	; (8000880 <HAL_IncTick+0x24>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4413      	add	r3, r2
 800086c:	4a04      	ldr	r2, [pc, #16]	; (8000880 <HAL_IncTick+0x24>)
 800086e:	6013      	str	r3, [r2, #0]
}
 8000870:	bf00      	nop
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	20000008 	.word	0x20000008
 8000880:	20003fd8 	.word	0x20003fd8

08000884 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  return uwTick;
 8000888:	4b03      	ldr	r3, [pc, #12]	; (8000898 <HAL_GetTick+0x14>)
 800088a:	681b      	ldr	r3, [r3, #0]
}
 800088c:	4618      	mov	r0, r3
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	20003fd8 	.word	0x20003fd8

0800089c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	f003 0307 	and.w	r3, r3, #7
 80008aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008ac:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <__NVIC_SetPriorityGrouping+0x44>)
 80008ae:	68db      	ldr	r3, [r3, #12]
 80008b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008b2:	68ba      	ldr	r2, [r7, #8]
 80008b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008b8:	4013      	ands	r3, r2
 80008ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ce:	4a04      	ldr	r2, [pc, #16]	; (80008e0 <__NVIC_SetPriorityGrouping+0x44>)
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	60d3      	str	r3, [r2, #12]
}
 80008d4:	bf00      	nop
 80008d6:	3714      	adds	r7, #20
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr
 80008e0:	e000ed00 	.word	0xe000ed00

080008e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008e8:	4b04      	ldr	r3, [pc, #16]	; (80008fc <__NVIC_GetPriorityGrouping+0x18>)
 80008ea:	68db      	ldr	r3, [r3, #12]
 80008ec:	0a1b      	lsrs	r3, r3, #8
 80008ee:	f003 0307 	and.w	r3, r3, #7
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	e000ed00 	.word	0xe000ed00

08000900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	6039      	str	r1, [r7, #0]
 800090a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800090c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000910:	2b00      	cmp	r3, #0
 8000912:	db0a      	blt.n	800092a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	b2da      	uxtb	r2, r3
 8000918:	490c      	ldr	r1, [pc, #48]	; (800094c <__NVIC_SetPriority+0x4c>)
 800091a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091e:	0112      	lsls	r2, r2, #4
 8000920:	b2d2      	uxtb	r2, r2
 8000922:	440b      	add	r3, r1
 8000924:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000928:	e00a      	b.n	8000940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	b2da      	uxtb	r2, r3
 800092e:	4908      	ldr	r1, [pc, #32]	; (8000950 <__NVIC_SetPriority+0x50>)
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	f003 030f 	and.w	r3, r3, #15
 8000936:	3b04      	subs	r3, #4
 8000938:	0112      	lsls	r2, r2, #4
 800093a:	b2d2      	uxtb	r2, r2
 800093c:	440b      	add	r3, r1
 800093e:	761a      	strb	r2, [r3, #24]
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr
 800094c:	e000e100 	.word	0xe000e100
 8000950:	e000ed00 	.word	0xe000ed00

08000954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000954:	b480      	push	{r7}
 8000956:	b089      	sub	sp, #36	; 0x24
 8000958:	af00      	add	r7, sp, #0
 800095a:	60f8      	str	r0, [r7, #12]
 800095c:	60b9      	str	r1, [r7, #8]
 800095e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	f003 0307 	and.w	r3, r3, #7
 8000966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000968:	69fb      	ldr	r3, [r7, #28]
 800096a:	f1c3 0307 	rsb	r3, r3, #7
 800096e:	2b04      	cmp	r3, #4
 8000970:	bf28      	it	cs
 8000972:	2304      	movcs	r3, #4
 8000974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	3304      	adds	r3, #4
 800097a:	2b06      	cmp	r3, #6
 800097c:	d902      	bls.n	8000984 <NVIC_EncodePriority+0x30>
 800097e:	69fb      	ldr	r3, [r7, #28]
 8000980:	3b03      	subs	r3, #3
 8000982:	e000      	b.n	8000986 <NVIC_EncodePriority+0x32>
 8000984:	2300      	movs	r3, #0
 8000986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000988:	f04f 32ff 	mov.w	r2, #4294967295
 800098c:	69bb      	ldr	r3, [r7, #24]
 800098e:	fa02 f303 	lsl.w	r3, r2, r3
 8000992:	43da      	mvns	r2, r3
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	401a      	ands	r2, r3
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800099c:	f04f 31ff 	mov.w	r1, #4294967295
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	fa01 f303 	lsl.w	r3, r1, r3
 80009a6:	43d9      	mvns	r1, r3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009ac:	4313      	orrs	r3, r2
         );
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3724      	adds	r7, #36	; 0x24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
	...

080009bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	3b01      	subs	r3, #1
 80009c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009cc:	d301      	bcc.n	80009d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ce:	2301      	movs	r3, #1
 80009d0:	e00f      	b.n	80009f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009d2:	4a0a      	ldr	r2, [pc, #40]	; (80009fc <SysTick_Config+0x40>)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	3b01      	subs	r3, #1
 80009d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009da:	210f      	movs	r1, #15
 80009dc:	f04f 30ff 	mov.w	r0, #4294967295
 80009e0:	f7ff ff8e 	bl	8000900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e4:	4b05      	ldr	r3, [pc, #20]	; (80009fc <SysTick_Config+0x40>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ea:	4b04      	ldr	r3, [pc, #16]	; (80009fc <SysTick_Config+0x40>)
 80009ec:	2207      	movs	r2, #7
 80009ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009f0:	2300      	movs	r3, #0
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	e000e010 	.word	0xe000e010

08000a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff47 	bl	800089c <__NVIC_SetPriorityGrouping>
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b086      	sub	sp, #24
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	60b9      	str	r1, [r7, #8]
 8000a20:	607a      	str	r2, [r7, #4]
 8000a22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a28:	f7ff ff5c 	bl	80008e4 <__NVIC_GetPriorityGrouping>
 8000a2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	68b9      	ldr	r1, [r7, #8]
 8000a32:	6978      	ldr	r0, [r7, #20]
 8000a34:	f7ff ff8e 	bl	8000954 <NVIC_EncodePriority>
 8000a38:	4602      	mov	r2, r0
 8000a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a3e:	4611      	mov	r1, r2
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff ff5d 	bl	8000900 <__NVIC_SetPriority>
}
 8000a46:	bf00      	nop
 8000a48:	3718      	adds	r7, #24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	b082      	sub	sp, #8
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff ffb0 	bl	80009bc <SysTick_Config>
 8000a5c:	4603      	mov	r3, r0
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
	...

08000a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b089      	sub	sp, #36	; 0x24
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000a76:	2300      	movs	r3, #0
 8000a78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a7e:	2300      	movs	r3, #0
 8000a80:	61fb      	str	r3, [r7, #28]
 8000a82:	e159      	b.n	8000d38 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000a84:	2201      	movs	r2, #1
 8000a86:	69fb      	ldr	r3, [r7, #28]
 8000a88:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	697a      	ldr	r2, [r7, #20]
 8000a94:	4013      	ands	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	f040 8148 	bne.w	8000d32 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f003 0303 	and.w	r3, r3, #3
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d005      	beq.n	8000aba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ab6:	2b02      	cmp	r3, #2
 8000ab8:	d130      	bne.n	8000b1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ac0:	69fb      	ldr	r3, [r7, #28]
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	2203      	movs	r2, #3
 8000ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aca:	43db      	mvns	r3, r3
 8000acc:	69ba      	ldr	r2, [r7, #24]
 8000ace:	4013      	ands	r3, r2
 8000ad0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	68da      	ldr	r2, [r3, #12]
 8000ad6:	69fb      	ldr	r3, [r7, #28]
 8000ad8:	005b      	lsls	r3, r3, #1
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	69ba      	ldr	r2, [r7, #24]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	69ba      	ldr	r2, [r7, #24]
 8000ae8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000af0:	2201      	movs	r2, #1
 8000af2:	69fb      	ldr	r3, [r7, #28]
 8000af4:	fa02 f303 	lsl.w	r3, r2, r3
 8000af8:	43db      	mvns	r3, r3
 8000afa:	69ba      	ldr	r2, [r7, #24]
 8000afc:	4013      	ands	r3, r2
 8000afe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	091b      	lsrs	r3, r3, #4
 8000b06:	f003 0201 	and.w	r2, r3, #1
 8000b0a:	69fb      	ldr	r3, [r7, #28]
 8000b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b10:	69ba      	ldr	r2, [r7, #24]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	69ba      	ldr	r2, [r7, #24]
 8000b1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f003 0303 	and.w	r3, r3, #3
 8000b24:	2b03      	cmp	r3, #3
 8000b26:	d017      	beq.n	8000b58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000b2e:	69fb      	ldr	r3, [r7, #28]
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	2203      	movs	r2, #3
 8000b34:	fa02 f303 	lsl.w	r3, r2, r3
 8000b38:	43db      	mvns	r3, r3
 8000b3a:	69ba      	ldr	r2, [r7, #24]
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	689a      	ldr	r2, [r3, #8]
 8000b44:	69fb      	ldr	r3, [r7, #28]
 8000b46:	005b      	lsls	r3, r3, #1
 8000b48:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4c:	69ba      	ldr	r2, [r7, #24]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	69ba      	ldr	r2, [r7, #24]
 8000b56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	f003 0303 	and.w	r3, r3, #3
 8000b60:	2b02      	cmp	r3, #2
 8000b62:	d123      	bne.n	8000bac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b64:	69fb      	ldr	r3, [r7, #28]
 8000b66:	08da      	lsrs	r2, r3, #3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	3208      	adds	r2, #8
 8000b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	f003 0307 	and.w	r3, r3, #7
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	220f      	movs	r2, #15
 8000b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b80:	43db      	mvns	r3, r3
 8000b82:	69ba      	ldr	r2, [r7, #24]
 8000b84:	4013      	ands	r3, r2
 8000b86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	691a      	ldr	r2, [r3, #16]
 8000b8c:	69fb      	ldr	r3, [r7, #28]
 8000b8e:	f003 0307 	and.w	r3, r3, #7
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	fa02 f303 	lsl.w	r3, r2, r3
 8000b98:	69ba      	ldr	r2, [r7, #24]
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000b9e:	69fb      	ldr	r3, [r7, #28]
 8000ba0:	08da      	lsrs	r2, r3, #3
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	3208      	adds	r2, #8
 8000ba6:	69b9      	ldr	r1, [r7, #24]
 8000ba8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	2203      	movs	r2, #3
 8000bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	69ba      	ldr	r2, [r7, #24]
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f003 0203 	and.w	r2, r3, #3
 8000bcc:	69fb      	ldr	r3, [r7, #28]
 8000bce:	005b      	lsls	r3, r3, #1
 8000bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd4:	69ba      	ldr	r2, [r7, #24]
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	69ba      	ldr	r2, [r7, #24]
 8000bde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	f000 80a2 	beq.w	8000d32 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	4b57      	ldr	r3, [pc, #348]	; (8000d50 <HAL_GPIO_Init+0x2e8>)
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf6:	4a56      	ldr	r2, [pc, #344]	; (8000d50 <HAL_GPIO_Init+0x2e8>)
 8000bf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8000bfe:	4b54      	ldr	r3, [pc, #336]	; (8000d50 <HAL_GPIO_Init+0x2e8>)
 8000c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c0a:	4a52      	ldr	r2, [pc, #328]	; (8000d54 <HAL_GPIO_Init+0x2ec>)
 8000c0c:	69fb      	ldr	r3, [r7, #28]
 8000c0e:	089b      	lsrs	r3, r3, #2
 8000c10:	3302      	adds	r3, #2
 8000c12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c18:	69fb      	ldr	r3, [r7, #28]
 8000c1a:	f003 0303 	and.w	r3, r3, #3
 8000c1e:	009b      	lsls	r3, r3, #2
 8000c20:	220f      	movs	r2, #15
 8000c22:	fa02 f303 	lsl.w	r3, r2, r3
 8000c26:	43db      	mvns	r3, r3
 8000c28:	69ba      	ldr	r2, [r7, #24]
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4a49      	ldr	r2, [pc, #292]	; (8000d58 <HAL_GPIO_Init+0x2f0>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d019      	beq.n	8000c6a <HAL_GPIO_Init+0x202>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4a48      	ldr	r2, [pc, #288]	; (8000d5c <HAL_GPIO_Init+0x2f4>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d013      	beq.n	8000c66 <HAL_GPIO_Init+0x1fe>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a47      	ldr	r2, [pc, #284]	; (8000d60 <HAL_GPIO_Init+0x2f8>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d00d      	beq.n	8000c62 <HAL_GPIO_Init+0x1fa>
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4a46      	ldr	r2, [pc, #280]	; (8000d64 <HAL_GPIO_Init+0x2fc>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d007      	beq.n	8000c5e <HAL_GPIO_Init+0x1f6>
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4a45      	ldr	r2, [pc, #276]	; (8000d68 <HAL_GPIO_Init+0x300>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d101      	bne.n	8000c5a <HAL_GPIO_Init+0x1f2>
 8000c56:	2304      	movs	r3, #4
 8000c58:	e008      	b.n	8000c6c <HAL_GPIO_Init+0x204>
 8000c5a:	2307      	movs	r3, #7
 8000c5c:	e006      	b.n	8000c6c <HAL_GPIO_Init+0x204>
 8000c5e:	2303      	movs	r3, #3
 8000c60:	e004      	b.n	8000c6c <HAL_GPIO_Init+0x204>
 8000c62:	2302      	movs	r3, #2
 8000c64:	e002      	b.n	8000c6c <HAL_GPIO_Init+0x204>
 8000c66:	2301      	movs	r3, #1
 8000c68:	e000      	b.n	8000c6c <HAL_GPIO_Init+0x204>
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	69fa      	ldr	r2, [r7, #28]
 8000c6e:	f002 0203 	and.w	r2, r2, #3
 8000c72:	0092      	lsls	r2, r2, #2
 8000c74:	4093      	lsls	r3, r2
 8000c76:	69ba      	ldr	r2, [r7, #24]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c7c:	4935      	ldr	r1, [pc, #212]	; (8000d54 <HAL_GPIO_Init+0x2ec>)
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	089b      	lsrs	r3, r3, #2
 8000c82:	3302      	adds	r3, #2
 8000c84:	69ba      	ldr	r2, [r7, #24]
 8000c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c8a:	4b38      	ldr	r3, [pc, #224]	; (8000d6c <HAL_GPIO_Init+0x304>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	43db      	mvns	r3, r3
 8000c94:	69ba      	ldr	r2, [r7, #24]
 8000c96:	4013      	ands	r3, r2
 8000c98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d003      	beq.n	8000cae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000ca6:	69ba      	ldr	r2, [r7, #24]
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000cae:	4a2f      	ldr	r2, [pc, #188]	; (8000d6c <HAL_GPIO_Init+0x304>)
 8000cb0:	69bb      	ldr	r3, [r7, #24]
 8000cb2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000cb4:	4b2d      	ldr	r3, [pc, #180]	; (8000d6c <HAL_GPIO_Init+0x304>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	43db      	mvns	r3, r3
 8000cbe:	69ba      	ldr	r2, [r7, #24]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d003      	beq.n	8000cd8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000cd0:	69ba      	ldr	r2, [r7, #24]
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000cd8:	4a24      	ldr	r2, [pc, #144]	; (8000d6c <HAL_GPIO_Init+0x304>)
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cde:	4b23      	ldr	r3, [pc, #140]	; (8000d6c <HAL_GPIO_Init+0x304>)
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	43db      	mvns	r3, r3
 8000ce8:	69ba      	ldr	r2, [r7, #24]
 8000cea:	4013      	ands	r3, r2
 8000cec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d003      	beq.n	8000d02 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000cfa:	69ba      	ldr	r2, [r7, #24]
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000d02:	4a1a      	ldr	r2, [pc, #104]	; (8000d6c <HAL_GPIO_Init+0x304>)
 8000d04:	69bb      	ldr	r3, [r7, #24]
 8000d06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d08:	4b18      	ldr	r3, [pc, #96]	; (8000d6c <HAL_GPIO_Init+0x304>)
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d0e:	693b      	ldr	r3, [r7, #16]
 8000d10:	43db      	mvns	r3, r3
 8000d12:	69ba      	ldr	r2, [r7, #24]
 8000d14:	4013      	ands	r3, r2
 8000d16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d003      	beq.n	8000d2c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000d24:	69ba      	ldr	r2, [r7, #24]
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000d2c:	4a0f      	ldr	r2, [pc, #60]	; (8000d6c <HAL_GPIO_Init+0x304>)
 8000d2e:	69bb      	ldr	r3, [r7, #24]
 8000d30:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	3301      	adds	r3, #1
 8000d36:	61fb      	str	r3, [r7, #28]
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	2b0f      	cmp	r3, #15
 8000d3c:	f67f aea2 	bls.w	8000a84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000d40:	bf00      	nop
 8000d42:	bf00      	nop
 8000d44:	3724      	adds	r7, #36	; 0x24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	40023800 	.word	0x40023800
 8000d54:	40013800 	.word	0x40013800
 8000d58:	40020000 	.word	0x40020000
 8000d5c:	40020400 	.word	0x40020400
 8000d60:	40020800 	.word	0x40020800
 8000d64:	40020c00 	.word	0x40020c00
 8000d68:	40021000 	.word	0x40021000
 8000d6c:	40013c00 	.word	0x40013c00

08000d70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	460b      	mov	r3, r1
 8000d7a:	807b      	strh	r3, [r7, #2]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d80:	787b      	ldrb	r3, [r7, #1]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d003      	beq.n	8000d8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d86:	887a      	ldrh	r2, [r7, #2]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000d8c:	e003      	b.n	8000d96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d8e:	887b      	ldrh	r3, [r7, #2]
 8000d90:	041a      	lsls	r2, r3, #16
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	619a      	str	r2, [r3, #24]
}
 8000d96:	bf00      	nop
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000da2:	b480      	push	{r7}
 8000da4:	b085      	sub	sp, #20
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
 8000daa:	460b      	mov	r3, r1
 8000dac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	695b      	ldr	r3, [r3, #20]
 8000db2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000db4:	887a      	ldrh	r2, [r7, #2]
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	4013      	ands	r3, r2
 8000dba:	041a      	lsls	r2, r3, #16
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	43d9      	mvns	r1, r3
 8000dc0:	887b      	ldrh	r3, [r7, #2]
 8000dc2:	400b      	ands	r3, r1
 8000dc4:	431a      	orrs	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	619a      	str	r2, [r3, #24]
}
 8000dca:	bf00      	nop
 8000dcc:	3714      	adds	r7, #20
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
	...

08000dd8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d101      	bne.n	8000dea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000de6:	2301      	movs	r3, #1
 8000de8:	e264      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d075      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000df6:	4ba3      	ldr	r3, [pc, #652]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	f003 030c 	and.w	r3, r3, #12
 8000dfe:	2b04      	cmp	r3, #4
 8000e00:	d00c      	beq.n	8000e1c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e02:	4ba0      	ldr	r3, [pc, #640]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e0a:	2b08      	cmp	r3, #8
 8000e0c:	d112      	bne.n	8000e34 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e0e:	4b9d      	ldr	r3, [pc, #628]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000e1a:	d10b      	bne.n	8000e34 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e1c:	4b99      	ldr	r3, [pc, #612]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d05b      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x108>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d157      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000e30:	2301      	movs	r3, #1
 8000e32:	e23f      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e3c:	d106      	bne.n	8000e4c <HAL_RCC_OscConfig+0x74>
 8000e3e:	4b91      	ldr	r3, [pc, #580]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a90      	ldr	r2, [pc, #576]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e48:	6013      	str	r3, [r2, #0]
 8000e4a:	e01d      	b.n	8000e88 <HAL_RCC_OscConfig+0xb0>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e54:	d10c      	bne.n	8000e70 <HAL_RCC_OscConfig+0x98>
 8000e56:	4b8b      	ldr	r3, [pc, #556]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a8a      	ldr	r2, [pc, #552]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e60:	6013      	str	r3, [r2, #0]
 8000e62:	4b88      	ldr	r3, [pc, #544]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a87      	ldr	r2, [pc, #540]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e6c:	6013      	str	r3, [r2, #0]
 8000e6e:	e00b      	b.n	8000e88 <HAL_RCC_OscConfig+0xb0>
 8000e70:	4b84      	ldr	r3, [pc, #528]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a83      	ldr	r2, [pc, #524]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	4b81      	ldr	r3, [pc, #516]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a80      	ldr	r2, [pc, #512]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000e82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d013      	beq.n	8000eb8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e90:	f7ff fcf8 	bl	8000884 <HAL_GetTick>
 8000e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e96:	e008      	b.n	8000eaa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e98:	f7ff fcf4 	bl	8000884 <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	2b64      	cmp	r3, #100	; 0x64
 8000ea4:	d901      	bls.n	8000eaa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e204      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eaa:	4b76      	ldr	r3, [pc, #472]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d0f0      	beq.n	8000e98 <HAL_RCC_OscConfig+0xc0>
 8000eb6:	e014      	b.n	8000ee2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb8:	f7ff fce4 	bl	8000884 <HAL_GetTick>
 8000ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ebe:	e008      	b.n	8000ed2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ec0:	f7ff fce0 	bl	8000884 <HAL_GetTick>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	2b64      	cmp	r3, #100	; 0x64
 8000ecc:	d901      	bls.n	8000ed2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	e1f0      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ed2:	4b6c      	ldr	r3, [pc, #432]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1f0      	bne.n	8000ec0 <HAL_RCC_OscConfig+0xe8>
 8000ede:	e000      	b.n	8000ee2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d063      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000eee:	4b65      	ldr	r3, [pc, #404]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	f003 030c 	and.w	r3, r3, #12
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d00b      	beq.n	8000f12 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000efa:	4b62      	ldr	r3, [pc, #392]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f02:	2b08      	cmp	r3, #8
 8000f04:	d11c      	bne.n	8000f40 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f06:	4b5f      	ldr	r3, [pc, #380]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d116      	bne.n	8000f40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f12:	4b5c      	ldr	r3, [pc, #368]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d005      	beq.n	8000f2a <HAL_RCC_OscConfig+0x152>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	68db      	ldr	r3, [r3, #12]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d001      	beq.n	8000f2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e1c4      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f2a:	4b56      	ldr	r3, [pc, #344]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	691b      	ldr	r3, [r3, #16]
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	4952      	ldr	r1, [pc, #328]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f3e:	e03a      	b.n	8000fb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d020      	beq.n	8000f8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f48:	4b4f      	ldr	r3, [pc, #316]	; (8001088 <HAL_RCC_OscConfig+0x2b0>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f4e:	f7ff fc99 	bl	8000884 <HAL_GetTick>
 8000f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f54:	e008      	b.n	8000f68 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f56:	f7ff fc95 	bl	8000884 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e1a5      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f68:	4b46      	ldr	r3, [pc, #280]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0f0      	beq.n	8000f56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f74:	4b43      	ldr	r3, [pc, #268]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	691b      	ldr	r3, [r3, #16]
 8000f80:	00db      	lsls	r3, r3, #3
 8000f82:	4940      	ldr	r1, [pc, #256]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000f84:	4313      	orrs	r3, r2
 8000f86:	600b      	str	r3, [r1, #0]
 8000f88:	e015      	b.n	8000fb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f8a:	4b3f      	ldr	r3, [pc, #252]	; (8001088 <HAL_RCC_OscConfig+0x2b0>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f90:	f7ff fc78 	bl	8000884 <HAL_GetTick>
 8000f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f96:	e008      	b.n	8000faa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f98:	f7ff fc74 	bl	8000884 <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d901      	bls.n	8000faa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e184      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000faa:	4b36      	ldr	r3, [pc, #216]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f0      	bne.n	8000f98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f003 0308 	and.w	r3, r3, #8
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d030      	beq.n	8001024 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d016      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fca:	4b30      	ldr	r3, [pc, #192]	; (800108c <HAL_RCC_OscConfig+0x2b4>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fd0:	f7ff fc58 	bl	8000884 <HAL_GetTick>
 8000fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fd6:	e008      	b.n	8000fea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fd8:	f7ff fc54 	bl	8000884 <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d901      	bls.n	8000fea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e164      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fea:	4b26      	ldr	r3, [pc, #152]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8000fec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000fee:	f003 0302 	and.w	r3, r3, #2
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d0f0      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x200>
 8000ff6:	e015      	b.n	8001024 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ff8:	4b24      	ldr	r3, [pc, #144]	; (800108c <HAL_RCC_OscConfig+0x2b4>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ffe:	f7ff fc41 	bl	8000884 <HAL_GetTick>
 8001002:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001006:	f7ff fc3d 	bl	8000884 <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e14d      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001018:	4b1a      	ldr	r3, [pc, #104]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 800101a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800101c:	f003 0302 	and.w	r3, r3, #2
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1f0      	bne.n	8001006 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f003 0304 	and.w	r3, r3, #4
 800102c:	2b00      	cmp	r3, #0
 800102e:	f000 80a0 	beq.w	8001172 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001032:	2300      	movs	r3, #0
 8001034:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001036:	4b13      	ldr	r3, [pc, #76]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d10f      	bne.n	8001062 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	60bb      	str	r3, [r7, #8]
 8001046:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104a:	4a0e      	ldr	r2, [pc, #56]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 800104c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001050:	6413      	str	r3, [r2, #64]	; 0x40
 8001052:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <HAL_RCC_OscConfig+0x2ac>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800105e:	2301      	movs	r3, #1
 8001060:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001062:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <HAL_RCC_OscConfig+0x2b8>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800106a:	2b00      	cmp	r3, #0
 800106c:	d121      	bne.n	80010b2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800106e:	4b08      	ldr	r3, [pc, #32]	; (8001090 <HAL_RCC_OscConfig+0x2b8>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a07      	ldr	r2, [pc, #28]	; (8001090 <HAL_RCC_OscConfig+0x2b8>)
 8001074:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001078:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800107a:	f7ff fc03 	bl	8000884 <HAL_GetTick>
 800107e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001080:	e011      	b.n	80010a6 <HAL_RCC_OscConfig+0x2ce>
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800
 8001088:	42470000 	.word	0x42470000
 800108c:	42470e80 	.word	0x42470e80
 8001090:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001094:	f7ff fbf6 	bl	8000884 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e106      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010a6:	4b85      	ldr	r3, [pc, #532]	; (80012bc <HAL_RCC_OscConfig+0x4e4>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d0f0      	beq.n	8001094 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d106      	bne.n	80010c8 <HAL_RCC_OscConfig+0x2f0>
 80010ba:	4b81      	ldr	r3, [pc, #516]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80010bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010be:	4a80      	ldr	r2, [pc, #512]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80010c0:	f043 0301 	orr.w	r3, r3, #1
 80010c4:	6713      	str	r3, [r2, #112]	; 0x70
 80010c6:	e01c      	b.n	8001102 <HAL_RCC_OscConfig+0x32a>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	2b05      	cmp	r3, #5
 80010ce:	d10c      	bne.n	80010ea <HAL_RCC_OscConfig+0x312>
 80010d0:	4b7b      	ldr	r3, [pc, #492]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80010d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010d4:	4a7a      	ldr	r2, [pc, #488]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80010d6:	f043 0304 	orr.w	r3, r3, #4
 80010da:	6713      	str	r3, [r2, #112]	; 0x70
 80010dc:	4b78      	ldr	r3, [pc, #480]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80010de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010e0:	4a77      	ldr	r2, [pc, #476]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80010e2:	f043 0301 	orr.w	r3, r3, #1
 80010e6:	6713      	str	r3, [r2, #112]	; 0x70
 80010e8:	e00b      	b.n	8001102 <HAL_RCC_OscConfig+0x32a>
 80010ea:	4b75      	ldr	r3, [pc, #468]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80010ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010ee:	4a74      	ldr	r2, [pc, #464]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80010f0:	f023 0301 	bic.w	r3, r3, #1
 80010f4:	6713      	str	r3, [r2, #112]	; 0x70
 80010f6:	4b72      	ldr	r3, [pc, #456]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80010f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010fa:	4a71      	ldr	r2, [pc, #452]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80010fc:	f023 0304 	bic.w	r3, r3, #4
 8001100:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d015      	beq.n	8001136 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800110a:	f7ff fbbb 	bl	8000884 <HAL_GetTick>
 800110e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001110:	e00a      	b.n	8001128 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001112:	f7ff fbb7 	bl	8000884 <HAL_GetTick>
 8001116:	4602      	mov	r2, r0
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001120:	4293      	cmp	r3, r2
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e0c5      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001128:	4b65      	ldr	r3, [pc, #404]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 800112a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800112c:	f003 0302 	and.w	r3, r3, #2
 8001130:	2b00      	cmp	r3, #0
 8001132:	d0ee      	beq.n	8001112 <HAL_RCC_OscConfig+0x33a>
 8001134:	e014      	b.n	8001160 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001136:	f7ff fba5 	bl	8000884 <HAL_GetTick>
 800113a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800113c:	e00a      	b.n	8001154 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800113e:	f7ff fba1 	bl	8000884 <HAL_GetTick>
 8001142:	4602      	mov	r2, r0
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	f241 3288 	movw	r2, #5000	; 0x1388
 800114c:	4293      	cmp	r3, r2
 800114e:	d901      	bls.n	8001154 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	e0af      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001154:	4b5a      	ldr	r3, [pc, #360]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 8001156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1ee      	bne.n	800113e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001160:	7dfb      	ldrb	r3, [r7, #23]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d105      	bne.n	8001172 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001166:	4b56      	ldr	r3, [pc, #344]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 8001168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116a:	4a55      	ldr	r2, [pc, #340]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 800116c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001170:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	699b      	ldr	r3, [r3, #24]
 8001176:	2b00      	cmp	r3, #0
 8001178:	f000 809b 	beq.w	80012b2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800117c:	4b50      	ldr	r3, [pc, #320]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	f003 030c 	and.w	r3, r3, #12
 8001184:	2b08      	cmp	r3, #8
 8001186:	d05c      	beq.n	8001242 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	2b02      	cmp	r3, #2
 800118e:	d141      	bne.n	8001214 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001190:	4b4c      	ldr	r3, [pc, #304]	; (80012c4 <HAL_RCC_OscConfig+0x4ec>)
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001196:	f7ff fb75 	bl	8000884 <HAL_GetTick>
 800119a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800119c:	e008      	b.n	80011b0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800119e:	f7ff fb71 	bl	8000884 <HAL_GetTick>
 80011a2:	4602      	mov	r2, r0
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d901      	bls.n	80011b0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80011ac:	2303      	movs	r3, #3
 80011ae:	e081      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011b0:	4b43      	ldr	r3, [pc, #268]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d1f0      	bne.n	800119e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	69da      	ldr	r2, [r3, #28]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6a1b      	ldr	r3, [r3, #32]
 80011c4:	431a      	orrs	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ca:	019b      	lsls	r3, r3, #6
 80011cc:	431a      	orrs	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011d2:	085b      	lsrs	r3, r3, #1
 80011d4:	3b01      	subs	r3, #1
 80011d6:	041b      	lsls	r3, r3, #16
 80011d8:	431a      	orrs	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011de:	061b      	lsls	r3, r3, #24
 80011e0:	4937      	ldr	r1, [pc, #220]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 80011e2:	4313      	orrs	r3, r2
 80011e4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011e6:	4b37      	ldr	r3, [pc, #220]	; (80012c4 <HAL_RCC_OscConfig+0x4ec>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ec:	f7ff fb4a 	bl	8000884 <HAL_GetTick>
 80011f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011f2:	e008      	b.n	8001206 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011f4:	f7ff fb46 	bl	8000884 <HAL_GetTick>
 80011f8:	4602      	mov	r2, r0
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d901      	bls.n	8001206 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001202:	2303      	movs	r3, #3
 8001204:	e056      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001206:	4b2e      	ldr	r3, [pc, #184]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800120e:	2b00      	cmp	r3, #0
 8001210:	d0f0      	beq.n	80011f4 <HAL_RCC_OscConfig+0x41c>
 8001212:	e04e      	b.n	80012b2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001214:	4b2b      	ldr	r3, [pc, #172]	; (80012c4 <HAL_RCC_OscConfig+0x4ec>)
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800121a:	f7ff fb33 	bl	8000884 <HAL_GetTick>
 800121e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001220:	e008      	b.n	8001234 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001222:	f7ff fb2f 	bl	8000884 <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	2b02      	cmp	r3, #2
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e03f      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001234:	4b22      	ldr	r3, [pc, #136]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1f0      	bne.n	8001222 <HAL_RCC_OscConfig+0x44a>
 8001240:	e037      	b.n	80012b2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d101      	bne.n	800124e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e032      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800124e:	4b1c      	ldr	r3, [pc, #112]	; (80012c0 <HAL_RCC_OscConfig+0x4e8>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d028      	beq.n	80012ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001266:	429a      	cmp	r2, r3
 8001268:	d121      	bne.n	80012ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001274:	429a      	cmp	r2, r3
 8001276:	d11a      	bne.n	80012ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001278:	68fa      	ldr	r2, [r7, #12]
 800127a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800127e:	4013      	ands	r3, r2
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001284:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001286:	4293      	cmp	r3, r2
 8001288:	d111      	bne.n	80012ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001294:	085b      	lsrs	r3, r3, #1
 8001296:	3b01      	subs	r3, #1
 8001298:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800129a:	429a      	cmp	r2, r3
 800129c:	d107      	bne.n	80012ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012a8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d001      	beq.n	80012b2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e000      	b.n	80012b4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80012b2:	2300      	movs	r3, #0
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	40007000 	.word	0x40007000
 80012c0:	40023800 	.word	0x40023800
 80012c4:	42470060 	.word	0x42470060

080012c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d101      	bne.n	80012dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e0cc      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012dc:	4b68      	ldr	r3, [pc, #416]	; (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0307 	and.w	r3, r3, #7
 80012e4:	683a      	ldr	r2, [r7, #0]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d90c      	bls.n	8001304 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ea:	4b65      	ldr	r3, [pc, #404]	; (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 80012ec:	683a      	ldr	r2, [r7, #0]
 80012ee:	b2d2      	uxtb	r2, r2
 80012f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012f2:	4b63      	ldr	r3, [pc, #396]	; (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 0307 	and.w	r3, r3, #7
 80012fa:	683a      	ldr	r2, [r7, #0]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d001      	beq.n	8001304 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e0b8      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	2b00      	cmp	r3, #0
 800130e:	d020      	beq.n	8001352 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0304 	and.w	r3, r3, #4
 8001318:	2b00      	cmp	r3, #0
 800131a:	d005      	beq.n	8001328 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800131c:	4b59      	ldr	r3, [pc, #356]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	4a58      	ldr	r2, [pc, #352]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001322:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001326:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0308 	and.w	r3, r3, #8
 8001330:	2b00      	cmp	r3, #0
 8001332:	d005      	beq.n	8001340 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001334:	4b53      	ldr	r3, [pc, #332]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	4a52      	ldr	r2, [pc, #328]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800133a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800133e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001340:	4b50      	ldr	r3, [pc, #320]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	494d      	ldr	r1, [pc, #308]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800134e:	4313      	orrs	r3, r2
 8001350:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0301 	and.w	r3, r3, #1
 800135a:	2b00      	cmp	r3, #0
 800135c:	d044      	beq.n	80013e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d107      	bne.n	8001376 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001366:	4b47      	ldr	r3, [pc, #284]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d119      	bne.n	80013a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e07f      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b02      	cmp	r3, #2
 800137c:	d003      	beq.n	8001386 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001382:	2b03      	cmp	r3, #3
 8001384:	d107      	bne.n	8001396 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001386:	4b3f      	ldr	r3, [pc, #252]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d109      	bne.n	80013a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e06f      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001396:	4b3b      	ldr	r3, [pc, #236]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d101      	bne.n	80013a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e067      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013a6:	4b37      	ldr	r3, [pc, #220]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f023 0203 	bic.w	r2, r3, #3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	4934      	ldr	r1, [pc, #208]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 80013b4:	4313      	orrs	r3, r2
 80013b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013b8:	f7ff fa64 	bl	8000884 <HAL_GetTick>
 80013bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013be:	e00a      	b.n	80013d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013c0:	f7ff fa60 	bl	8000884 <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d901      	bls.n	80013d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e04f      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013d6:	4b2b      	ldr	r3, [pc, #172]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	f003 020c 	and.w	r2, r3, #12
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d1eb      	bne.n	80013c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013e8:	4b25      	ldr	r3, [pc, #148]	; (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0307 	and.w	r3, r3, #7
 80013f0:	683a      	ldr	r2, [r7, #0]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d20c      	bcs.n	8001410 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013f6:	4b22      	ldr	r3, [pc, #136]	; (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 80013f8:	683a      	ldr	r2, [r7, #0]
 80013fa:	b2d2      	uxtb	r2, r2
 80013fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013fe:	4b20      	ldr	r3, [pc, #128]	; (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0307 	and.w	r3, r3, #7
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	429a      	cmp	r2, r3
 800140a:	d001      	beq.n	8001410 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e032      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0304 	and.w	r3, r3, #4
 8001418:	2b00      	cmp	r3, #0
 800141a:	d008      	beq.n	800142e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800141c:	4b19      	ldr	r3, [pc, #100]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	4916      	ldr	r1, [pc, #88]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800142a:	4313      	orrs	r3, r2
 800142c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 0308 	and.w	r3, r3, #8
 8001436:	2b00      	cmp	r3, #0
 8001438:	d009      	beq.n	800144e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800143a:	4b12      	ldr	r3, [pc, #72]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	691b      	ldr	r3, [r3, #16]
 8001446:	00db      	lsls	r3, r3, #3
 8001448:	490e      	ldr	r1, [pc, #56]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800144a:	4313      	orrs	r3, r2
 800144c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800144e:	f000 f821 	bl	8001494 <HAL_RCC_GetSysClockFreq>
 8001452:	4602      	mov	r2, r0
 8001454:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	091b      	lsrs	r3, r3, #4
 800145a:	f003 030f 	and.w	r3, r3, #15
 800145e:	490a      	ldr	r1, [pc, #40]	; (8001488 <HAL_RCC_ClockConfig+0x1c0>)
 8001460:	5ccb      	ldrb	r3, [r1, r3]
 8001462:	fa22 f303 	lsr.w	r3, r2, r3
 8001466:	4a09      	ldr	r2, [pc, #36]	; (800148c <HAL_RCC_ClockConfig+0x1c4>)
 8001468:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800146a:	4b09      	ldr	r3, [pc, #36]	; (8001490 <HAL_RCC_ClockConfig+0x1c8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f9c4 	bl	80007fc <HAL_InitTick>

  return HAL_OK;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40023c00 	.word	0x40023c00
 8001484:	40023800 	.word	0x40023800
 8001488:	08002b7c 	.word	0x08002b7c
 800148c:	20000000 	.word	0x20000000
 8001490:	20000004 	.word	0x20000004

08001494 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001494:	b5b0      	push	{r4, r5, r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800149a:	2100      	movs	r1, #0
 800149c:	6079      	str	r1, [r7, #4]
 800149e:	2100      	movs	r1, #0
 80014a0:	60f9      	str	r1, [r7, #12]
 80014a2:	2100      	movs	r1, #0
 80014a4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80014a6:	2100      	movs	r1, #0
 80014a8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014aa:	4952      	ldr	r1, [pc, #328]	; (80015f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80014ac:	6889      	ldr	r1, [r1, #8]
 80014ae:	f001 010c 	and.w	r1, r1, #12
 80014b2:	2908      	cmp	r1, #8
 80014b4:	d00d      	beq.n	80014d2 <HAL_RCC_GetSysClockFreq+0x3e>
 80014b6:	2908      	cmp	r1, #8
 80014b8:	f200 8094 	bhi.w	80015e4 <HAL_RCC_GetSysClockFreq+0x150>
 80014bc:	2900      	cmp	r1, #0
 80014be:	d002      	beq.n	80014c6 <HAL_RCC_GetSysClockFreq+0x32>
 80014c0:	2904      	cmp	r1, #4
 80014c2:	d003      	beq.n	80014cc <HAL_RCC_GetSysClockFreq+0x38>
 80014c4:	e08e      	b.n	80015e4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014c6:	4b4c      	ldr	r3, [pc, #304]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x164>)
 80014c8:	60bb      	str	r3, [r7, #8]
       break;
 80014ca:	e08e      	b.n	80015ea <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80014cc:	4b4b      	ldr	r3, [pc, #300]	; (80015fc <HAL_RCC_GetSysClockFreq+0x168>)
 80014ce:	60bb      	str	r3, [r7, #8]
      break;
 80014d0:	e08b      	b.n	80015ea <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014d2:	4948      	ldr	r1, [pc, #288]	; (80015f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80014d4:	6849      	ldr	r1, [r1, #4]
 80014d6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80014da:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014dc:	4945      	ldr	r1, [pc, #276]	; (80015f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80014de:	6849      	ldr	r1, [r1, #4]
 80014e0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80014e4:	2900      	cmp	r1, #0
 80014e6:	d024      	beq.n	8001532 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014e8:	4942      	ldr	r1, [pc, #264]	; (80015f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80014ea:	6849      	ldr	r1, [r1, #4]
 80014ec:	0989      	lsrs	r1, r1, #6
 80014ee:	4608      	mov	r0, r1
 80014f0:	f04f 0100 	mov.w	r1, #0
 80014f4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80014f8:	f04f 0500 	mov.w	r5, #0
 80014fc:	ea00 0204 	and.w	r2, r0, r4
 8001500:	ea01 0305 	and.w	r3, r1, r5
 8001504:	493d      	ldr	r1, [pc, #244]	; (80015fc <HAL_RCC_GetSysClockFreq+0x168>)
 8001506:	fb01 f003 	mul.w	r0, r1, r3
 800150a:	2100      	movs	r1, #0
 800150c:	fb01 f102 	mul.w	r1, r1, r2
 8001510:	1844      	adds	r4, r0, r1
 8001512:	493a      	ldr	r1, [pc, #232]	; (80015fc <HAL_RCC_GetSysClockFreq+0x168>)
 8001514:	fba2 0101 	umull	r0, r1, r2, r1
 8001518:	1863      	adds	r3, r4, r1
 800151a:	4619      	mov	r1, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	461a      	mov	r2, r3
 8001520:	f04f 0300 	mov.w	r3, #0
 8001524:	f7fe fe5c 	bl	80001e0 <__aeabi_uldivmod>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	4613      	mov	r3, r2
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	e04a      	b.n	80015c8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001532:	4b30      	ldr	r3, [pc, #192]	; (80015f4 <HAL_RCC_GetSysClockFreq+0x160>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	099b      	lsrs	r3, r3, #6
 8001538:	461a      	mov	r2, r3
 800153a:	f04f 0300 	mov.w	r3, #0
 800153e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001542:	f04f 0100 	mov.w	r1, #0
 8001546:	ea02 0400 	and.w	r4, r2, r0
 800154a:	ea03 0501 	and.w	r5, r3, r1
 800154e:	4620      	mov	r0, r4
 8001550:	4629      	mov	r1, r5
 8001552:	f04f 0200 	mov.w	r2, #0
 8001556:	f04f 0300 	mov.w	r3, #0
 800155a:	014b      	lsls	r3, r1, #5
 800155c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001560:	0142      	lsls	r2, r0, #5
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	1b00      	subs	r0, r0, r4
 8001568:	eb61 0105 	sbc.w	r1, r1, r5
 800156c:	f04f 0200 	mov.w	r2, #0
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	018b      	lsls	r3, r1, #6
 8001576:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800157a:	0182      	lsls	r2, r0, #6
 800157c:	1a12      	subs	r2, r2, r0
 800157e:	eb63 0301 	sbc.w	r3, r3, r1
 8001582:	f04f 0000 	mov.w	r0, #0
 8001586:	f04f 0100 	mov.w	r1, #0
 800158a:	00d9      	lsls	r1, r3, #3
 800158c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001590:	00d0      	lsls	r0, r2, #3
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	1912      	adds	r2, r2, r4
 8001598:	eb45 0303 	adc.w	r3, r5, r3
 800159c:	f04f 0000 	mov.w	r0, #0
 80015a0:	f04f 0100 	mov.w	r1, #0
 80015a4:	0299      	lsls	r1, r3, #10
 80015a6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80015aa:	0290      	lsls	r0, r2, #10
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4619      	mov	r1, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	461a      	mov	r2, r3
 80015b8:	f04f 0300 	mov.w	r3, #0
 80015bc:	f7fe fe10 	bl	80001e0 <__aeabi_uldivmod>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4613      	mov	r3, r2
 80015c6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80015c8:	4b0a      	ldr	r3, [pc, #40]	; (80015f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	0c1b      	lsrs	r3, r3, #16
 80015ce:	f003 0303 	and.w	r3, r3, #3
 80015d2:	3301      	adds	r3, #1
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80015d8:	68fa      	ldr	r2, [r7, #12]
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e0:	60bb      	str	r3, [r7, #8]
      break;
 80015e2:	e002      	b.n	80015ea <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80015e4:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x164>)
 80015e6:	60bb      	str	r3, [r7, #8]
      break;
 80015e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015ea:	68bb      	ldr	r3, [r7, #8]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3710      	adds	r7, #16
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bdb0      	pop	{r4, r5, r7, pc}
 80015f4:	40023800 	.word	0x40023800
 80015f8:	00f42400 	.word	0x00f42400
 80015fc:	017d7840 	.word	0x017d7840

08001600 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800160e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001612:	2b84      	cmp	r3, #132	; 0x84
 8001614:	d005      	beq.n	8001622 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001616:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	4413      	add	r3, r2
 800161e:	3303      	adds	r3, #3
 8001620:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001622:	68fb      	ldr	r3, [r7, #12]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3714      	adds	r7, #20
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001634:	f000 fade 	bl	8001bf4 <vTaskStartScheduler>
  
  return osOK;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	bd80      	pop	{r7, pc}

0800163e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800163e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001640:	b089      	sub	sp, #36	; 0x24
 8001642:	af04      	add	r7, sp, #16
 8001644:	6078      	str	r0, [r7, #4]
 8001646:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	695b      	ldr	r3, [r3, #20]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d020      	beq.n	8001692 <osThreadCreate+0x54>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d01c      	beq.n	8001692 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685c      	ldr	r4, [r3, #4]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681d      	ldr	r5, [r3, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	691e      	ldr	r6, [r3, #16]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff ffc8 	bl	8001600 <makeFreeRtosPriority>
 8001670:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	695b      	ldr	r3, [r3, #20]
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800167a:	9202      	str	r2, [sp, #8]
 800167c:	9301      	str	r3, [sp, #4]
 800167e:	9100      	str	r1, [sp, #0]
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	4632      	mov	r2, r6
 8001684:	4629      	mov	r1, r5
 8001686:	4620      	mov	r0, r4
 8001688:	f000 f8ed 	bl	8001866 <xTaskCreateStatic>
 800168c:	4603      	mov	r3, r0
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	e01c      	b.n	80016cc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	685c      	ldr	r4, [r3, #4]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800169e:	b29e      	uxth	r6, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff ffaa 	bl	8001600 <makeFreeRtosPriority>
 80016ac:	4602      	mov	r2, r0
 80016ae:	f107 030c 	add.w	r3, r7, #12
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	9200      	str	r2, [sp, #0]
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	4632      	mov	r2, r6
 80016ba:	4629      	mov	r1, r5
 80016bc:	4620      	mov	r0, r4
 80016be:	f000 f92f 	bl	8001920 <xTaskCreate>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d001      	beq.n	80016cc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	e000      	b.n	80016ce <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80016cc:	68fb      	ldr	r3, [r7, #12]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3714      	adds	r7, #20
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080016d6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b084      	sub	sp, #16
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <osDelay+0x16>
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	e000      	b.n	80016ee <osDelay+0x18>
 80016ec:	2301      	movs	r3, #1
 80016ee:	4618      	mov	r0, r3
 80016f0:	f000 fa4c 	bl	8001b8c <vTaskDelay>
  
  return osOK;
 80016f4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f103 0208 	add.w	r2, r3, #8
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f04f 32ff 	mov.w	r2, #4294967295
 8001716:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f103 0208 	add.w	r2, r3, #8
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f103 0208 	add.w	r2, r3, #8
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800173e:	b480      	push	{r7}
 8001740:	b083      	sub	sp, #12
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2200      	movs	r2, #0
 800174a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	689a      	ldr	r2, [r3, #8]
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	683a      	ldr	r2, [r7, #0]
 8001782:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	601a      	str	r2, [r3, #0]
}
 8001794:	bf00      	nop
 8001796:	3714      	adds	r7, #20
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017b6:	d103      	bne.n	80017c0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	691b      	ldr	r3, [r3, #16]
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	e00c      	b.n	80017da <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3308      	adds	r3, #8
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	e002      	b.n	80017ce <vListInsert+0x2e>
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	68ba      	ldr	r2, [r7, #8]
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d2f6      	bcs.n	80017c8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	683a      	ldr	r2, [r7, #0]
 80017e8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	68fa      	ldr	r2, [r7, #12]
 80017ee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	683a      	ldr	r2, [r7, #0]
 80017f4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	1c5a      	adds	r2, r3, #1
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	601a      	str	r2, [r3, #0]
}
 8001806:	bf00      	nop
 8001808:	3714      	adds	r7, #20
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001812:	b480      	push	{r7}
 8001814:	b085      	sub	sp, #20
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	691b      	ldr	r3, [r3, #16]
 800181e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	6892      	ldr	r2, [r2, #8]
 8001828:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	6852      	ldr	r2, [r2, #4]
 8001832:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	429a      	cmp	r2, r3
 800183c:	d103      	bne.n	8001846 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	689a      	ldr	r2, [r3, #8]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	1e5a      	subs	r2, r3, #1
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001866:	b580      	push	{r7, lr}
 8001868:	b08e      	sub	sp, #56	; 0x38
 800186a:	af04      	add	r7, sp, #16
 800186c:	60f8      	str	r0, [r7, #12]
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
 8001872:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001876:	2b00      	cmp	r3, #0
 8001878:	d10a      	bne.n	8001890 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800187a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800187e:	f383 8811 	msr	BASEPRI, r3
 8001882:	f3bf 8f6f 	isb	sy
 8001886:	f3bf 8f4f 	dsb	sy
 800188a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800188c:	bf00      	nop
 800188e:	e7fe      	b.n	800188e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001892:	2b00      	cmp	r3, #0
 8001894:	d10a      	bne.n	80018ac <xTaskCreateStatic+0x46>
	__asm volatile
 8001896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800189a:	f383 8811 	msr	BASEPRI, r3
 800189e:	f3bf 8f6f 	isb	sy
 80018a2:	f3bf 8f4f 	dsb	sy
 80018a6:	61fb      	str	r3, [r7, #28]
}
 80018a8:	bf00      	nop
 80018aa:	e7fe      	b.n	80018aa <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80018ac:	2354      	movs	r3, #84	; 0x54
 80018ae:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	2b54      	cmp	r3, #84	; 0x54
 80018b4:	d00a      	beq.n	80018cc <xTaskCreateStatic+0x66>
	__asm volatile
 80018b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018ba:	f383 8811 	msr	BASEPRI, r3
 80018be:	f3bf 8f6f 	isb	sy
 80018c2:	f3bf 8f4f 	dsb	sy
 80018c6:	61bb      	str	r3, [r7, #24]
}
 80018c8:	bf00      	nop
 80018ca:	e7fe      	b.n	80018ca <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80018cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80018ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d01e      	beq.n	8001912 <xTaskCreateStatic+0xac>
 80018d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d01b      	beq.n	8001912 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80018da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018dc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80018de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80018e2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80018e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e6:	2202      	movs	r2, #2
 80018e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80018ec:	2300      	movs	r3, #0
 80018ee:	9303      	str	r3, [sp, #12]
 80018f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f2:	9302      	str	r3, [sp, #8]
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	9301      	str	r3, [sp, #4]
 80018fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	68b9      	ldr	r1, [r7, #8]
 8001904:	68f8      	ldr	r0, [r7, #12]
 8001906:	f000 f850 	bl	80019aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800190a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800190c:	f000 f8d4 	bl	8001ab8 <prvAddNewTaskToReadyList>
 8001910:	e001      	b.n	8001916 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8001912:	2300      	movs	r3, #0
 8001914:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001916:	697b      	ldr	r3, [r7, #20]
	}
 8001918:	4618      	mov	r0, r3
 800191a:	3728      	adds	r7, #40	; 0x28
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08c      	sub	sp, #48	; 0x30
 8001924:	af04      	add	r7, sp, #16
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	603b      	str	r3, [r7, #0]
 800192c:	4613      	mov	r3, r2
 800192e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001930:	88fb      	ldrh	r3, [r7, #6]
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4618      	mov	r0, r3
 8001936:	f000 fee7 	bl	8002708 <pvPortMalloc>
 800193a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00e      	beq.n	8001960 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001942:	2054      	movs	r0, #84	; 0x54
 8001944:	f000 fee0 	bl	8002708 <pvPortMalloc>
 8001948:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d003      	beq.n	8001958 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	697a      	ldr	r2, [r7, #20]
 8001954:	631a      	str	r2, [r3, #48]	; 0x30
 8001956:	e005      	b.n	8001964 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001958:	6978      	ldr	r0, [r7, #20]
 800195a:	f000 ffa1 	bl	80028a0 <vPortFree>
 800195e:	e001      	b.n	8001964 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001960:	2300      	movs	r3, #0
 8001962:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d017      	beq.n	800199a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001972:	88fa      	ldrh	r2, [r7, #6]
 8001974:	2300      	movs	r3, #0
 8001976:	9303      	str	r3, [sp, #12]
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	9302      	str	r3, [sp, #8]
 800197c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800197e:	9301      	str	r3, [sp, #4]
 8001980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	68b9      	ldr	r1, [r7, #8]
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f000 f80e 	bl	80019aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800198e:	69f8      	ldr	r0, [r7, #28]
 8001990:	f000 f892 	bl	8001ab8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001994:	2301      	movs	r3, #1
 8001996:	61bb      	str	r3, [r7, #24]
 8001998:	e002      	b.n	80019a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80019a0:	69bb      	ldr	r3, [r7, #24]
	}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3720      	adds	r7, #32
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b088      	sub	sp, #32
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
 80019b6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80019b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80019c2:	3b01      	subs	r3, #1
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	4413      	add	r3, r2
 80019c8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	f023 0307 	bic.w	r3, r3, #7
 80019d0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	f003 0307 	and.w	r3, r3, #7
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d00a      	beq.n	80019f2 <prvInitialiseNewTask+0x48>
	__asm volatile
 80019dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019e0:	f383 8811 	msr	BASEPRI, r3
 80019e4:	f3bf 8f6f 	isb	sy
 80019e8:	f3bf 8f4f 	dsb	sy
 80019ec:	617b      	str	r3, [r7, #20]
}
 80019ee:	bf00      	nop
 80019f0:	e7fe      	b.n	80019f0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d01f      	beq.n	8001a38 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80019f8:	2300      	movs	r3, #0
 80019fa:	61fb      	str	r3, [r7, #28]
 80019fc:	e012      	b.n	8001a24 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80019fe:	68ba      	ldr	r2, [r7, #8]
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	4413      	add	r3, r2
 8001a04:	7819      	ldrb	r1, [r3, #0]
 8001a06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	3334      	adds	r3, #52	; 0x34
 8001a0e:	460a      	mov	r2, r1
 8001a10:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001a12:	68ba      	ldr	r2, [r7, #8]
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	4413      	add	r3, r2
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d006      	beq.n	8001a2c <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	3301      	adds	r3, #1
 8001a22:	61fb      	str	r3, [r7, #28]
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	2b0f      	cmp	r3, #15
 8001a28:	d9e9      	bls.n	80019fe <prvInitialiseNewTask+0x54>
 8001a2a:	e000      	b.n	8001a2e <prvInitialiseNewTask+0x84>
			{
				break;
 8001a2c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001a36:	e003      	b.n	8001a40 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a42:	2b06      	cmp	r3, #6
 8001a44:	d901      	bls.n	8001a4a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001a46:	2306      	movs	r3, #6
 8001a48:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a4e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a54:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a58:	2200      	movs	r2, #0
 8001a5a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a5e:	3304      	adds	r3, #4
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff fe6c 	bl	800173e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a68:	3318      	adds	r3, #24
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fe67 	bl	800173e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a74:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a78:	f1c3 0207 	rsb	r2, r3, #7
 8001a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a7e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a84:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a88:	2200      	movs	r2, #0
 8001a8a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001a94:	683a      	ldr	r2, [r7, #0]
 8001a96:	68f9      	ldr	r1, [r7, #12]
 8001a98:	69b8      	ldr	r0, [r7, #24]
 8001a9a:	f000 fc23 	bl	80022e4 <pxPortInitialiseStack>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aa2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8001aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d002      	beq.n	8001ab0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001aae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001ab0:	bf00      	nop
 8001ab2:	3720      	adds	r7, #32
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001ac0:	f000 fd40 	bl	8002544 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001ac4:	4b2a      	ldr	r3, [pc, #168]	; (8001b70 <prvAddNewTaskToReadyList+0xb8>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	4a29      	ldr	r2, [pc, #164]	; (8001b70 <prvAddNewTaskToReadyList+0xb8>)
 8001acc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001ace:	4b29      	ldr	r3, [pc, #164]	; (8001b74 <prvAddNewTaskToReadyList+0xbc>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d109      	bne.n	8001aea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001ad6:	4a27      	ldr	r2, [pc, #156]	; (8001b74 <prvAddNewTaskToReadyList+0xbc>)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001adc:	4b24      	ldr	r3, [pc, #144]	; (8001b70 <prvAddNewTaskToReadyList+0xb8>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d110      	bne.n	8001b06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001ae4:	f000 fabc 	bl	8002060 <prvInitialiseTaskLists>
 8001ae8:	e00d      	b.n	8001b06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001aea:	4b23      	ldr	r3, [pc, #140]	; (8001b78 <prvAddNewTaskToReadyList+0xc0>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d109      	bne.n	8001b06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001af2:	4b20      	ldr	r3, [pc, #128]	; (8001b74 <prvAddNewTaskToReadyList+0xbc>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d802      	bhi.n	8001b06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001b00:	4a1c      	ldr	r2, [pc, #112]	; (8001b74 <prvAddNewTaskToReadyList+0xbc>)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001b06:	4b1d      	ldr	r3, [pc, #116]	; (8001b7c <prvAddNewTaskToReadyList+0xc4>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	4a1b      	ldr	r2, [pc, #108]	; (8001b7c <prvAddNewTaskToReadyList+0xc4>)
 8001b0e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b14:	2201      	movs	r2, #1
 8001b16:	409a      	lsls	r2, r3
 8001b18:	4b19      	ldr	r3, [pc, #100]	; (8001b80 <prvAddNewTaskToReadyList+0xc8>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	4a18      	ldr	r2, [pc, #96]	; (8001b80 <prvAddNewTaskToReadyList+0xc8>)
 8001b20:	6013      	str	r3, [r2, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b26:	4613      	mov	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	4a15      	ldr	r2, [pc, #84]	; (8001b84 <prvAddNewTaskToReadyList+0xcc>)
 8001b30:	441a      	add	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	3304      	adds	r3, #4
 8001b36:	4619      	mov	r1, r3
 8001b38:	4610      	mov	r0, r2
 8001b3a:	f7ff fe0d 	bl	8001758 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001b3e:	f000 fd31 	bl	80025a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001b42:	4b0d      	ldr	r3, [pc, #52]	; (8001b78 <prvAddNewTaskToReadyList+0xc0>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d00e      	beq.n	8001b68 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	; (8001b74 <prvAddNewTaskToReadyList+0xbc>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d207      	bcs.n	8001b68 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001b58:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <prvAddNewTaskToReadyList+0xd0>)
 8001b5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	f3bf 8f4f 	dsb	sy
 8001b64:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001b68:	bf00      	nop
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	20000380 	.word	0x20000380
 8001b74:	20000280 	.word	0x20000280
 8001b78:	2000038c 	.word	0x2000038c
 8001b7c:	2000039c 	.word	0x2000039c
 8001b80:	20000388 	.word	0x20000388
 8001b84:	20000284 	.word	0x20000284
 8001b88:	e000ed04 	.word	0xe000ed04

08001b8c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d017      	beq.n	8001bce <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001b9e:	4b13      	ldr	r3, [pc, #76]	; (8001bec <vTaskDelay+0x60>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d00a      	beq.n	8001bbc <vTaskDelay+0x30>
	__asm volatile
 8001ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001baa:	f383 8811 	msr	BASEPRI, r3
 8001bae:	f3bf 8f6f 	isb	sy
 8001bb2:	f3bf 8f4f 	dsb	sy
 8001bb6:	60bb      	str	r3, [r7, #8]
}
 8001bb8:	bf00      	nop
 8001bba:	e7fe      	b.n	8001bba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8001bbc:	f000 f87a 	bl	8001cb4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 fb28 	bl	8002218 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001bc8:	f000 f882 	bl	8001cd0 <xTaskResumeAll>
 8001bcc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d107      	bne.n	8001be4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8001bd4:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <vTaskDelay+0x64>)
 8001bd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	f3bf 8f4f 	dsb	sy
 8001be0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001be4:	bf00      	nop
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	200003a8 	.word	0x200003a8
 8001bf0:	e000ed04 	.word	0xe000ed04

08001bf4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08a      	sub	sp, #40	; 0x28
 8001bf8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001c02:	463a      	mov	r2, r7
 8001c04:	1d39      	adds	r1, r7, #4
 8001c06:	f107 0308 	add.w	r3, r7, #8
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7fe fc64 	bl	80004d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001c10:	6839      	ldr	r1, [r7, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	68ba      	ldr	r2, [r7, #8]
 8001c16:	9202      	str	r2, [sp, #8]
 8001c18:	9301      	str	r3, [sp, #4]
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	460a      	mov	r2, r1
 8001c22:	491e      	ldr	r1, [pc, #120]	; (8001c9c <vTaskStartScheduler+0xa8>)
 8001c24:	481e      	ldr	r0, [pc, #120]	; (8001ca0 <vTaskStartScheduler+0xac>)
 8001c26:	f7ff fe1e 	bl	8001866 <xTaskCreateStatic>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	4a1d      	ldr	r2, [pc, #116]	; (8001ca4 <vTaskStartScheduler+0xb0>)
 8001c2e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001c30:	4b1c      	ldr	r3, [pc, #112]	; (8001ca4 <vTaskStartScheduler+0xb0>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d002      	beq.n	8001c3e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	617b      	str	r3, [r7, #20]
 8001c3c:	e001      	b.n	8001c42 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d116      	bne.n	8001c76 <vTaskStartScheduler+0x82>
	__asm volatile
 8001c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c4c:	f383 8811 	msr	BASEPRI, r3
 8001c50:	f3bf 8f6f 	isb	sy
 8001c54:	f3bf 8f4f 	dsb	sy
 8001c58:	613b      	str	r3, [r7, #16]
}
 8001c5a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <vTaskStartScheduler+0xb4>)
 8001c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8001c62:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001c64:	4b11      	ldr	r3, [pc, #68]	; (8001cac <vTaskStartScheduler+0xb8>)
 8001c66:	2201      	movs	r2, #1
 8001c68:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001c6a:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <vTaskStartScheduler+0xbc>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001c70:	f000 fbc6 	bl	8002400 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001c74:	e00e      	b.n	8001c94 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c7c:	d10a      	bne.n	8001c94 <vTaskStartScheduler+0xa0>
	__asm volatile
 8001c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c82:	f383 8811 	msr	BASEPRI, r3
 8001c86:	f3bf 8f6f 	isb	sy
 8001c8a:	f3bf 8f4f 	dsb	sy
 8001c8e:	60fb      	str	r3, [r7, #12]
}
 8001c90:	bf00      	nop
 8001c92:	e7fe      	b.n	8001c92 <vTaskStartScheduler+0x9e>
}
 8001c94:	bf00      	nop
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	08002b74 	.word	0x08002b74
 8001ca0:	08002031 	.word	0x08002031
 8001ca4:	200003a4 	.word	0x200003a4
 8001ca8:	200003a0 	.word	0x200003a0
 8001cac:	2000038c 	.word	0x2000038c
 8001cb0:	20000384 	.word	0x20000384

08001cb4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001cb8:	4b04      	ldr	r3, [pc, #16]	; (8001ccc <vTaskSuspendAll+0x18>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	4a03      	ldr	r2, [pc, #12]	; (8001ccc <vTaskSuspendAll+0x18>)
 8001cc0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8001cc2:	bf00      	nop
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	200003a8 	.word	0x200003a8

08001cd0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001cde:	4b41      	ldr	r3, [pc, #260]	; (8001de4 <xTaskResumeAll+0x114>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d10a      	bne.n	8001cfc <xTaskResumeAll+0x2c>
	__asm volatile
 8001ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cea:	f383 8811 	msr	BASEPRI, r3
 8001cee:	f3bf 8f6f 	isb	sy
 8001cf2:	f3bf 8f4f 	dsb	sy
 8001cf6:	603b      	str	r3, [r7, #0]
}
 8001cf8:	bf00      	nop
 8001cfa:	e7fe      	b.n	8001cfa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001cfc:	f000 fc22 	bl	8002544 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001d00:	4b38      	ldr	r3, [pc, #224]	; (8001de4 <xTaskResumeAll+0x114>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	3b01      	subs	r3, #1
 8001d06:	4a37      	ldr	r2, [pc, #220]	; (8001de4 <xTaskResumeAll+0x114>)
 8001d08:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d0a:	4b36      	ldr	r3, [pc, #216]	; (8001de4 <xTaskResumeAll+0x114>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d161      	bne.n	8001dd6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001d12:	4b35      	ldr	r3, [pc, #212]	; (8001de8 <xTaskResumeAll+0x118>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d05d      	beq.n	8001dd6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001d1a:	e02e      	b.n	8001d7a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d1c:	4b33      	ldr	r3, [pc, #204]	; (8001dec <xTaskResumeAll+0x11c>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	3318      	adds	r3, #24
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff fd72 	bl	8001812 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	3304      	adds	r3, #4
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff fd6d 	bl	8001812 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	409a      	lsls	r2, r3
 8001d40:	4b2b      	ldr	r3, [pc, #172]	; (8001df0 <xTaskResumeAll+0x120>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	4a2a      	ldr	r2, [pc, #168]	; (8001df0 <xTaskResumeAll+0x120>)
 8001d48:	6013      	str	r3, [r2, #0]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d4e:	4613      	mov	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	4413      	add	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4a27      	ldr	r2, [pc, #156]	; (8001df4 <xTaskResumeAll+0x124>)
 8001d58:	441a      	add	r2, r3
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4610      	mov	r0, r2
 8001d62:	f7ff fcf9 	bl	8001758 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d6a:	4b23      	ldr	r3, [pc, #140]	; (8001df8 <xTaskResumeAll+0x128>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d302      	bcc.n	8001d7a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8001d74:	4b21      	ldr	r3, [pc, #132]	; (8001dfc <xTaskResumeAll+0x12c>)
 8001d76:	2201      	movs	r2, #1
 8001d78:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001d7a:	4b1c      	ldr	r3, [pc, #112]	; (8001dec <xTaskResumeAll+0x11c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1cc      	bne.n	8001d1c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001d88:	f000 fa08 	bl	800219c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001d8c:	4b1c      	ldr	r3, [pc, #112]	; (8001e00 <xTaskResumeAll+0x130>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d010      	beq.n	8001dba <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001d98:	f000 f836 	bl	8001e08 <xTaskIncrementTick>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d002      	beq.n	8001da8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8001da2:	4b16      	ldr	r3, [pc, #88]	; (8001dfc <xTaskResumeAll+0x12c>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d1f1      	bne.n	8001d98 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8001db4:	4b12      	ldr	r3, [pc, #72]	; (8001e00 <xTaskResumeAll+0x130>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001dba:	4b10      	ldr	r3, [pc, #64]	; (8001dfc <xTaskResumeAll+0x12c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d009      	beq.n	8001dd6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	; (8001e04 <xTaskResumeAll+0x134>)
 8001dc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	f3bf 8f4f 	dsb	sy
 8001dd2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001dd6:	f000 fbe5 	bl	80025a4 <vPortExitCritical>

	return xAlreadyYielded;
 8001dda:	68bb      	ldr	r3, [r7, #8]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3710      	adds	r7, #16
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	200003a8 	.word	0x200003a8
 8001de8:	20000380 	.word	0x20000380
 8001dec:	20000340 	.word	0x20000340
 8001df0:	20000388 	.word	0x20000388
 8001df4:	20000284 	.word	0x20000284
 8001df8:	20000280 	.word	0x20000280
 8001dfc:	20000394 	.word	0x20000394
 8001e00:	20000390 	.word	0x20000390
 8001e04:	e000ed04 	.word	0xe000ed04

08001e08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e12:	4b4e      	ldr	r3, [pc, #312]	; (8001f4c <xTaskIncrementTick+0x144>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f040 808e 	bne.w	8001f38 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001e1c:	4b4c      	ldr	r3, [pc, #304]	; (8001f50 <xTaskIncrementTick+0x148>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	3301      	adds	r3, #1
 8001e22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001e24:	4a4a      	ldr	r2, [pc, #296]	; (8001f50 <xTaskIncrementTick+0x148>)
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d120      	bne.n	8001e72 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8001e30:	4b48      	ldr	r3, [pc, #288]	; (8001f54 <xTaskIncrementTick+0x14c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d00a      	beq.n	8001e50 <xTaskIncrementTick+0x48>
	__asm volatile
 8001e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e3e:	f383 8811 	msr	BASEPRI, r3
 8001e42:	f3bf 8f6f 	isb	sy
 8001e46:	f3bf 8f4f 	dsb	sy
 8001e4a:	603b      	str	r3, [r7, #0]
}
 8001e4c:	bf00      	nop
 8001e4e:	e7fe      	b.n	8001e4e <xTaskIncrementTick+0x46>
 8001e50:	4b40      	ldr	r3, [pc, #256]	; (8001f54 <xTaskIncrementTick+0x14c>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	4b40      	ldr	r3, [pc, #256]	; (8001f58 <xTaskIncrementTick+0x150>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a3e      	ldr	r2, [pc, #248]	; (8001f54 <xTaskIncrementTick+0x14c>)
 8001e5c:	6013      	str	r3, [r2, #0]
 8001e5e:	4a3e      	ldr	r2, [pc, #248]	; (8001f58 <xTaskIncrementTick+0x150>)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6013      	str	r3, [r2, #0]
 8001e64:	4b3d      	ldr	r3, [pc, #244]	; (8001f5c <xTaskIncrementTick+0x154>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	4a3c      	ldr	r2, [pc, #240]	; (8001f5c <xTaskIncrementTick+0x154>)
 8001e6c:	6013      	str	r3, [r2, #0]
 8001e6e:	f000 f995 	bl	800219c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001e72:	4b3b      	ldr	r3, [pc, #236]	; (8001f60 <xTaskIncrementTick+0x158>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d348      	bcc.n	8001f0e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e7c:	4b35      	ldr	r3, [pc, #212]	; (8001f54 <xTaskIncrementTick+0x14c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d104      	bne.n	8001e90 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e86:	4b36      	ldr	r3, [pc, #216]	; (8001f60 <xTaskIncrementTick+0x158>)
 8001e88:	f04f 32ff 	mov.w	r2, #4294967295
 8001e8c:	601a      	str	r2, [r3, #0]
					break;
 8001e8e:	e03e      	b.n	8001f0e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001e90:	4b30      	ldr	r3, [pc, #192]	; (8001f54 <xTaskIncrementTick+0x14c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d203      	bcs.n	8001eb0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001ea8:	4a2d      	ldr	r2, [pc, #180]	; (8001f60 <xTaskIncrementTick+0x158>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001eae:	e02e      	b.n	8001f0e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	3304      	adds	r3, #4
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fcac 	bl	8001812 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d004      	beq.n	8001ecc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	3318      	adds	r3, #24
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff fca3 	bl	8001812 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	409a      	lsls	r2, r3
 8001ed4:	4b23      	ldr	r3, [pc, #140]	; (8001f64 <xTaskIncrementTick+0x15c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	4a22      	ldr	r2, [pc, #136]	; (8001f64 <xTaskIncrementTick+0x15c>)
 8001edc:	6013      	str	r3, [r2, #0]
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4a1f      	ldr	r2, [pc, #124]	; (8001f68 <xTaskIncrementTick+0x160>)
 8001eec:	441a      	add	r2, r3
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4610      	mov	r0, r2
 8001ef6:	f7ff fc2f 	bl	8001758 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001efe:	4b1b      	ldr	r3, [pc, #108]	; (8001f6c <xTaskIncrementTick+0x164>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d3b9      	bcc.n	8001e7c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f0c:	e7b6      	b.n	8001e7c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001f0e:	4b17      	ldr	r3, [pc, #92]	; (8001f6c <xTaskIncrementTick+0x164>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f14:	4914      	ldr	r1, [pc, #80]	; (8001f68 <xTaskIncrementTick+0x160>)
 8001f16:	4613      	mov	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	4413      	add	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	440b      	add	r3, r1
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d901      	bls.n	8001f2a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8001f26:	2301      	movs	r3, #1
 8001f28:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8001f2a:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <xTaskIncrementTick+0x168>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d007      	beq.n	8001f42 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8001f32:	2301      	movs	r3, #1
 8001f34:	617b      	str	r3, [r7, #20]
 8001f36:	e004      	b.n	8001f42 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001f38:	4b0e      	ldr	r3, [pc, #56]	; (8001f74 <xTaskIncrementTick+0x16c>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	4a0d      	ldr	r2, [pc, #52]	; (8001f74 <xTaskIncrementTick+0x16c>)
 8001f40:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001f42:	697b      	ldr	r3, [r7, #20]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3718      	adds	r7, #24
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	200003a8 	.word	0x200003a8
 8001f50:	20000384 	.word	0x20000384
 8001f54:	20000338 	.word	0x20000338
 8001f58:	2000033c 	.word	0x2000033c
 8001f5c:	20000398 	.word	0x20000398
 8001f60:	200003a0 	.word	0x200003a0
 8001f64:	20000388 	.word	0x20000388
 8001f68:	20000284 	.word	0x20000284
 8001f6c:	20000280 	.word	0x20000280
 8001f70:	20000394 	.word	0x20000394
 8001f74:	20000390 	.word	0x20000390

08001f78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b087      	sub	sp, #28
 8001f7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001f7e:	4b27      	ldr	r3, [pc, #156]	; (800201c <vTaskSwitchContext+0xa4>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001f86:	4b26      	ldr	r3, [pc, #152]	; (8002020 <vTaskSwitchContext+0xa8>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001f8c:	e03f      	b.n	800200e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8001f8e:	4b24      	ldr	r3, [pc, #144]	; (8002020 <vTaskSwitchContext+0xa8>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f94:	4b23      	ldr	r3, [pc, #140]	; (8002024 <vTaskSwitchContext+0xac>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	fab3 f383 	clz	r3, r3
 8001fa0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001fa2:	7afb      	ldrb	r3, [r7, #11]
 8001fa4:	f1c3 031f 	rsb	r3, r3, #31
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	491f      	ldr	r1, [pc, #124]	; (8002028 <vTaskSwitchContext+0xb0>)
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	440b      	add	r3, r1
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d10a      	bne.n	8001fd4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8001fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fc2:	f383 8811 	msr	BASEPRI, r3
 8001fc6:	f3bf 8f6f 	isb	sy
 8001fca:	f3bf 8f4f 	dsb	sy
 8001fce:	607b      	str	r3, [r7, #4]
}
 8001fd0:	bf00      	nop
 8001fd2:	e7fe      	b.n	8001fd2 <vTaskSwitchContext+0x5a>
 8001fd4:	697a      	ldr	r2, [r7, #20]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	4413      	add	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	4a12      	ldr	r2, [pc, #72]	; (8002028 <vTaskSwitchContext+0xb0>)
 8001fe0:	4413      	add	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	605a      	str	r2, [r3, #4]
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	3308      	adds	r3, #8
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d104      	bne.n	8002004 <vTaskSwitchContext+0x8c>
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	605a      	str	r2, [r3, #4]
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	4a08      	ldr	r2, [pc, #32]	; (800202c <vTaskSwitchContext+0xb4>)
 800200c:	6013      	str	r3, [r2, #0]
}
 800200e:	bf00      	nop
 8002010:	371c      	adds	r7, #28
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	200003a8 	.word	0x200003a8
 8002020:	20000394 	.word	0x20000394
 8002024:	20000388 	.word	0x20000388
 8002028:	20000284 	.word	0x20000284
 800202c:	20000280 	.word	0x20000280

08002030 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002038:	f000 f852 	bl	80020e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800203c:	4b06      	ldr	r3, [pc, #24]	; (8002058 <prvIdleTask+0x28>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b01      	cmp	r3, #1
 8002042:	d9f9      	bls.n	8002038 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002044:	4b05      	ldr	r3, [pc, #20]	; (800205c <prvIdleTask+0x2c>)
 8002046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	f3bf 8f4f 	dsb	sy
 8002050:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002054:	e7f0      	b.n	8002038 <prvIdleTask+0x8>
 8002056:	bf00      	nop
 8002058:	20000284 	.word	0x20000284
 800205c:	e000ed04 	.word	0xe000ed04

08002060 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002066:	2300      	movs	r3, #0
 8002068:	607b      	str	r3, [r7, #4]
 800206a:	e00c      	b.n	8002086 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	4a12      	ldr	r2, [pc, #72]	; (80020c0 <prvInitialiseTaskLists+0x60>)
 8002078:	4413      	add	r3, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fb3f 	bl	80016fe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	3301      	adds	r3, #1
 8002084:	607b      	str	r3, [r7, #4]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2b06      	cmp	r3, #6
 800208a:	d9ef      	bls.n	800206c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800208c:	480d      	ldr	r0, [pc, #52]	; (80020c4 <prvInitialiseTaskLists+0x64>)
 800208e:	f7ff fb36 	bl	80016fe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002092:	480d      	ldr	r0, [pc, #52]	; (80020c8 <prvInitialiseTaskLists+0x68>)
 8002094:	f7ff fb33 	bl	80016fe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002098:	480c      	ldr	r0, [pc, #48]	; (80020cc <prvInitialiseTaskLists+0x6c>)
 800209a:	f7ff fb30 	bl	80016fe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800209e:	480c      	ldr	r0, [pc, #48]	; (80020d0 <prvInitialiseTaskLists+0x70>)
 80020a0:	f7ff fb2d 	bl	80016fe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80020a4:	480b      	ldr	r0, [pc, #44]	; (80020d4 <prvInitialiseTaskLists+0x74>)
 80020a6:	f7ff fb2a 	bl	80016fe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80020aa:	4b0b      	ldr	r3, [pc, #44]	; (80020d8 <prvInitialiseTaskLists+0x78>)
 80020ac:	4a05      	ldr	r2, [pc, #20]	; (80020c4 <prvInitialiseTaskLists+0x64>)
 80020ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80020b0:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <prvInitialiseTaskLists+0x7c>)
 80020b2:	4a05      	ldr	r2, [pc, #20]	; (80020c8 <prvInitialiseTaskLists+0x68>)
 80020b4:	601a      	str	r2, [r3, #0]
}
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000284 	.word	0x20000284
 80020c4:	20000310 	.word	0x20000310
 80020c8:	20000324 	.word	0x20000324
 80020cc:	20000340 	.word	0x20000340
 80020d0:	20000354 	.word	0x20000354
 80020d4:	2000036c 	.word	0x2000036c
 80020d8:	20000338 	.word	0x20000338
 80020dc:	2000033c 	.word	0x2000033c

080020e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80020e6:	e019      	b.n	800211c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80020e8:	f000 fa2c 	bl	8002544 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80020ec:	4b10      	ldr	r3, [pc, #64]	; (8002130 <prvCheckTasksWaitingTermination+0x50>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3304      	adds	r3, #4
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff fb8a 	bl	8001812 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80020fe:	4b0d      	ldr	r3, [pc, #52]	; (8002134 <prvCheckTasksWaitingTermination+0x54>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	3b01      	subs	r3, #1
 8002104:	4a0b      	ldr	r2, [pc, #44]	; (8002134 <prvCheckTasksWaitingTermination+0x54>)
 8002106:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002108:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <prvCheckTasksWaitingTermination+0x58>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	3b01      	subs	r3, #1
 800210e:	4a0a      	ldr	r2, [pc, #40]	; (8002138 <prvCheckTasksWaitingTermination+0x58>)
 8002110:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002112:	f000 fa47 	bl	80025a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f810 	bl	800213c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800211c:	4b06      	ldr	r3, [pc, #24]	; (8002138 <prvCheckTasksWaitingTermination+0x58>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d1e1      	bne.n	80020e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002124:	bf00      	nop
 8002126:	bf00      	nop
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20000354 	.word	0x20000354
 8002134:	20000380 	.word	0x20000380
 8002138:	20000368 	.word	0x20000368

0800213c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800214a:	2b00      	cmp	r3, #0
 800214c:	d108      	bne.n	8002160 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	4618      	mov	r0, r3
 8002154:	f000 fba4 	bl	80028a0 <vPortFree>
				vPortFree( pxTCB );
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f000 fba1 	bl	80028a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800215e:	e018      	b.n	8002192 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002166:	2b01      	cmp	r3, #1
 8002168:	d103      	bne.n	8002172 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 fb98 	bl	80028a0 <vPortFree>
	}
 8002170:	e00f      	b.n	8002192 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002178:	2b02      	cmp	r3, #2
 800217a:	d00a      	beq.n	8002192 <prvDeleteTCB+0x56>
	__asm volatile
 800217c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002180:	f383 8811 	msr	BASEPRI, r3
 8002184:	f3bf 8f6f 	isb	sy
 8002188:	f3bf 8f4f 	dsb	sy
 800218c:	60fb      	str	r3, [r7, #12]
}
 800218e:	bf00      	nop
 8002190:	e7fe      	b.n	8002190 <prvDeleteTCB+0x54>
	}
 8002192:	bf00      	nop
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
	...

0800219c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021a2:	4b0c      	ldr	r3, [pc, #48]	; (80021d4 <prvResetNextTaskUnblockTime+0x38>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d104      	bne.n	80021b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80021ac:	4b0a      	ldr	r3, [pc, #40]	; (80021d8 <prvResetNextTaskUnblockTime+0x3c>)
 80021ae:	f04f 32ff 	mov.w	r2, #4294967295
 80021b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80021b4:	e008      	b.n	80021c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80021b6:	4b07      	ldr	r3, [pc, #28]	; (80021d4 <prvResetNextTaskUnblockTime+0x38>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	4a04      	ldr	r2, [pc, #16]	; (80021d8 <prvResetNextTaskUnblockTime+0x3c>)
 80021c6:	6013      	str	r3, [r2, #0]
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	20000338 	.word	0x20000338
 80021d8:	200003a0 	.word	0x200003a0

080021dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80021e2:	4b0b      	ldr	r3, [pc, #44]	; (8002210 <xTaskGetSchedulerState+0x34>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d102      	bne.n	80021f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80021ea:	2301      	movs	r3, #1
 80021ec:	607b      	str	r3, [r7, #4]
 80021ee:	e008      	b.n	8002202 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80021f0:	4b08      	ldr	r3, [pc, #32]	; (8002214 <xTaskGetSchedulerState+0x38>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d102      	bne.n	80021fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80021f8:	2302      	movs	r3, #2
 80021fa:	607b      	str	r3, [r7, #4]
 80021fc:	e001      	b.n	8002202 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80021fe:	2300      	movs	r3, #0
 8002200:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002202:	687b      	ldr	r3, [r7, #4]
	}
 8002204:	4618      	mov	r0, r3
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	2000038c 	.word	0x2000038c
 8002214:	200003a8 	.word	0x200003a8

08002218 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002222:	4b29      	ldr	r3, [pc, #164]	; (80022c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002228:	4b28      	ldr	r3, [pc, #160]	; (80022cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	3304      	adds	r3, #4
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff faef 	bl	8001812 <uxListRemove>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10b      	bne.n	8002252 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800223a:	4b24      	ldr	r3, [pc, #144]	; (80022cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002240:	2201      	movs	r2, #1
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	43da      	mvns	r2, r3
 8002248:	4b21      	ldr	r3, [pc, #132]	; (80022d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4013      	ands	r3, r2
 800224e:	4a20      	ldr	r2, [pc, #128]	; (80022d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002250:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002258:	d10a      	bne.n	8002270 <prvAddCurrentTaskToDelayedList+0x58>
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d007      	beq.n	8002270 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002260:	4b1a      	ldr	r3, [pc, #104]	; (80022cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	3304      	adds	r3, #4
 8002266:	4619      	mov	r1, r3
 8002268:	481a      	ldr	r0, [pc, #104]	; (80022d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800226a:	f7ff fa75 	bl	8001758 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800226e:	e026      	b.n	80022be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002270:	68fa      	ldr	r2, [r7, #12]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4413      	add	r3, r2
 8002276:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002278:	4b14      	ldr	r3, [pc, #80]	; (80022cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68ba      	ldr	r2, [r7, #8]
 800227e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002280:	68ba      	ldr	r2, [r7, #8]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	429a      	cmp	r2, r3
 8002286:	d209      	bcs.n	800229c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002288:	4b13      	ldr	r3, [pc, #76]	; (80022d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4b0f      	ldr	r3, [pc, #60]	; (80022cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	3304      	adds	r3, #4
 8002292:	4619      	mov	r1, r3
 8002294:	4610      	mov	r0, r2
 8002296:	f7ff fa83 	bl	80017a0 <vListInsert>
}
 800229a:	e010      	b.n	80022be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800229c:	4b0f      	ldr	r3, [pc, #60]	; (80022dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	4b0a      	ldr	r3, [pc, #40]	; (80022cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	3304      	adds	r3, #4
 80022a6:	4619      	mov	r1, r3
 80022a8:	4610      	mov	r0, r2
 80022aa:	f7ff fa79 	bl	80017a0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80022ae:	4b0c      	ldr	r3, [pc, #48]	; (80022e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d202      	bcs.n	80022be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80022b8:	4a09      	ldr	r2, [pc, #36]	; (80022e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	6013      	str	r3, [r2, #0]
}
 80022be:	bf00      	nop
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	20000384 	.word	0x20000384
 80022cc:	20000280 	.word	0x20000280
 80022d0:	20000388 	.word	0x20000388
 80022d4:	2000036c 	.word	0x2000036c
 80022d8:	2000033c 	.word	0x2000033c
 80022dc:	20000338 	.word	0x20000338
 80022e0:	200003a0 	.word	0x200003a0

080022e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	3b04      	subs	r3, #4
 80022f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80022fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	3b04      	subs	r3, #4
 8002302:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	f023 0201 	bic.w	r2, r3, #1
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	3b04      	subs	r3, #4
 8002312:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002314:	4a0c      	ldr	r2, [pc, #48]	; (8002348 <pxPortInitialiseStack+0x64>)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	3b14      	subs	r3, #20
 800231e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	3b04      	subs	r3, #4
 800232a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f06f 0202 	mvn.w	r2, #2
 8002332:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	3b20      	subs	r3, #32
 8002338:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800233a:	68fb      	ldr	r3, [r7, #12]
}
 800233c:	4618      	mov	r0, r3
 800233e:	3714      	adds	r7, #20
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	0800234d 	.word	0x0800234d

0800234c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002356:	4b12      	ldr	r3, [pc, #72]	; (80023a0 <prvTaskExitError+0x54>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235e:	d00a      	beq.n	8002376 <prvTaskExitError+0x2a>
	__asm volatile
 8002360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002364:	f383 8811 	msr	BASEPRI, r3
 8002368:	f3bf 8f6f 	isb	sy
 800236c:	f3bf 8f4f 	dsb	sy
 8002370:	60fb      	str	r3, [r7, #12]
}
 8002372:	bf00      	nop
 8002374:	e7fe      	b.n	8002374 <prvTaskExitError+0x28>
	__asm volatile
 8002376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800237a:	f383 8811 	msr	BASEPRI, r3
 800237e:	f3bf 8f6f 	isb	sy
 8002382:	f3bf 8f4f 	dsb	sy
 8002386:	60bb      	str	r3, [r7, #8]
}
 8002388:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800238a:	bf00      	nop
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d0fc      	beq.n	800238c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002392:	bf00      	nop
 8002394:	bf00      	nop
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	2000000c 	.word	0x2000000c
	...

080023b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80023b0:	4b07      	ldr	r3, [pc, #28]	; (80023d0 <pxCurrentTCBConst2>)
 80023b2:	6819      	ldr	r1, [r3, #0]
 80023b4:	6808      	ldr	r0, [r1, #0]
 80023b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023ba:	f380 8809 	msr	PSP, r0
 80023be:	f3bf 8f6f 	isb	sy
 80023c2:	f04f 0000 	mov.w	r0, #0
 80023c6:	f380 8811 	msr	BASEPRI, r0
 80023ca:	4770      	bx	lr
 80023cc:	f3af 8000 	nop.w

080023d0 <pxCurrentTCBConst2>:
 80023d0:	20000280 	.word	0x20000280
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80023d4:	bf00      	nop
 80023d6:	bf00      	nop

080023d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80023d8:	4808      	ldr	r0, [pc, #32]	; (80023fc <prvPortStartFirstTask+0x24>)
 80023da:	6800      	ldr	r0, [r0, #0]
 80023dc:	6800      	ldr	r0, [r0, #0]
 80023de:	f380 8808 	msr	MSP, r0
 80023e2:	f04f 0000 	mov.w	r0, #0
 80023e6:	f380 8814 	msr	CONTROL, r0
 80023ea:	b662      	cpsie	i
 80023ec:	b661      	cpsie	f
 80023ee:	f3bf 8f4f 	dsb	sy
 80023f2:	f3bf 8f6f 	isb	sy
 80023f6:	df00      	svc	0
 80023f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80023fa:	bf00      	nop
 80023fc:	e000ed08 	.word	0xe000ed08

08002400 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002406:	4b46      	ldr	r3, [pc, #280]	; (8002520 <xPortStartScheduler+0x120>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a46      	ldr	r2, [pc, #280]	; (8002524 <xPortStartScheduler+0x124>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d10a      	bne.n	8002426 <xPortStartScheduler+0x26>
	__asm volatile
 8002410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002414:	f383 8811 	msr	BASEPRI, r3
 8002418:	f3bf 8f6f 	isb	sy
 800241c:	f3bf 8f4f 	dsb	sy
 8002420:	613b      	str	r3, [r7, #16]
}
 8002422:	bf00      	nop
 8002424:	e7fe      	b.n	8002424 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002426:	4b3e      	ldr	r3, [pc, #248]	; (8002520 <xPortStartScheduler+0x120>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a3f      	ldr	r2, [pc, #252]	; (8002528 <xPortStartScheduler+0x128>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d10a      	bne.n	8002446 <xPortStartScheduler+0x46>
	__asm volatile
 8002430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002434:	f383 8811 	msr	BASEPRI, r3
 8002438:	f3bf 8f6f 	isb	sy
 800243c:	f3bf 8f4f 	dsb	sy
 8002440:	60fb      	str	r3, [r7, #12]
}
 8002442:	bf00      	nop
 8002444:	e7fe      	b.n	8002444 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002446:	4b39      	ldr	r3, [pc, #228]	; (800252c <xPortStartScheduler+0x12c>)
 8002448:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	b2db      	uxtb	r3, r3
 8002450:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	22ff      	movs	r2, #255	; 0xff
 8002456:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	b2db      	uxtb	r3, r3
 800245e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002460:	78fb      	ldrb	r3, [r7, #3]
 8002462:	b2db      	uxtb	r3, r3
 8002464:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002468:	b2da      	uxtb	r2, r3
 800246a:	4b31      	ldr	r3, [pc, #196]	; (8002530 <xPortStartScheduler+0x130>)
 800246c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800246e:	4b31      	ldr	r3, [pc, #196]	; (8002534 <xPortStartScheduler+0x134>)
 8002470:	2207      	movs	r2, #7
 8002472:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002474:	e009      	b.n	800248a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8002476:	4b2f      	ldr	r3, [pc, #188]	; (8002534 <xPortStartScheduler+0x134>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	3b01      	subs	r3, #1
 800247c:	4a2d      	ldr	r2, [pc, #180]	; (8002534 <xPortStartScheduler+0x134>)
 800247e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002480:	78fb      	ldrb	r3, [r7, #3]
 8002482:	b2db      	uxtb	r3, r3
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	b2db      	uxtb	r3, r3
 8002488:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800248a:	78fb      	ldrb	r3, [r7, #3]
 800248c:	b2db      	uxtb	r3, r3
 800248e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002492:	2b80      	cmp	r3, #128	; 0x80
 8002494:	d0ef      	beq.n	8002476 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002496:	4b27      	ldr	r3, [pc, #156]	; (8002534 <xPortStartScheduler+0x134>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f1c3 0307 	rsb	r3, r3, #7
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d00a      	beq.n	80024b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80024a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024a6:	f383 8811 	msr	BASEPRI, r3
 80024aa:	f3bf 8f6f 	isb	sy
 80024ae:	f3bf 8f4f 	dsb	sy
 80024b2:	60bb      	str	r3, [r7, #8]
}
 80024b4:	bf00      	nop
 80024b6:	e7fe      	b.n	80024b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80024b8:	4b1e      	ldr	r3, [pc, #120]	; (8002534 <xPortStartScheduler+0x134>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	021b      	lsls	r3, r3, #8
 80024be:	4a1d      	ldr	r2, [pc, #116]	; (8002534 <xPortStartScheduler+0x134>)
 80024c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80024c2:	4b1c      	ldr	r3, [pc, #112]	; (8002534 <xPortStartScheduler+0x134>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80024ca:	4a1a      	ldr	r2, [pc, #104]	; (8002534 <xPortStartScheduler+0x134>)
 80024cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	b2da      	uxtb	r2, r3
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80024d6:	4b18      	ldr	r3, [pc, #96]	; (8002538 <xPortStartScheduler+0x138>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a17      	ldr	r2, [pc, #92]	; (8002538 <xPortStartScheduler+0x138>)
 80024dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80024e2:	4b15      	ldr	r3, [pc, #84]	; (8002538 <xPortStartScheduler+0x138>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a14      	ldr	r2, [pc, #80]	; (8002538 <xPortStartScheduler+0x138>)
 80024e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80024ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80024ee:	f000 f8dd 	bl	80026ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80024f2:	4b12      	ldr	r3, [pc, #72]	; (800253c <xPortStartScheduler+0x13c>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80024f8:	f000 f8fc 	bl	80026f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80024fc:	4b10      	ldr	r3, [pc, #64]	; (8002540 <xPortStartScheduler+0x140>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a0f      	ldr	r2, [pc, #60]	; (8002540 <xPortStartScheduler+0x140>)
 8002502:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002506:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002508:	f7ff ff66 	bl	80023d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800250c:	f7ff fd34 	bl	8001f78 <vTaskSwitchContext>
	prvTaskExitError();
 8002510:	f7ff ff1c 	bl	800234c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	e000ed00 	.word	0xe000ed00
 8002524:	410fc271 	.word	0x410fc271
 8002528:	410fc270 	.word	0x410fc270
 800252c:	e000e400 	.word	0xe000e400
 8002530:	200003ac 	.word	0x200003ac
 8002534:	200003b0 	.word	0x200003b0
 8002538:	e000ed20 	.word	0xe000ed20
 800253c:	2000000c 	.word	0x2000000c
 8002540:	e000ef34 	.word	0xe000ef34

08002544 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
	__asm volatile
 800254a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800254e:	f383 8811 	msr	BASEPRI, r3
 8002552:	f3bf 8f6f 	isb	sy
 8002556:	f3bf 8f4f 	dsb	sy
 800255a:	607b      	str	r3, [r7, #4]
}
 800255c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800255e:	4b0f      	ldr	r3, [pc, #60]	; (800259c <vPortEnterCritical+0x58>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	3301      	adds	r3, #1
 8002564:	4a0d      	ldr	r2, [pc, #52]	; (800259c <vPortEnterCritical+0x58>)
 8002566:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002568:	4b0c      	ldr	r3, [pc, #48]	; (800259c <vPortEnterCritical+0x58>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d10f      	bne.n	8002590 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002570:	4b0b      	ldr	r3, [pc, #44]	; (80025a0 <vPortEnterCritical+0x5c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00a      	beq.n	8002590 <vPortEnterCritical+0x4c>
	__asm volatile
 800257a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800257e:	f383 8811 	msr	BASEPRI, r3
 8002582:	f3bf 8f6f 	isb	sy
 8002586:	f3bf 8f4f 	dsb	sy
 800258a:	603b      	str	r3, [r7, #0]
}
 800258c:	bf00      	nop
 800258e:	e7fe      	b.n	800258e <vPortEnterCritical+0x4a>
	}
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	2000000c 	.word	0x2000000c
 80025a0:	e000ed04 	.word	0xe000ed04

080025a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80025aa:	4b12      	ldr	r3, [pc, #72]	; (80025f4 <vPortExitCritical+0x50>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d10a      	bne.n	80025c8 <vPortExitCritical+0x24>
	__asm volatile
 80025b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025b6:	f383 8811 	msr	BASEPRI, r3
 80025ba:	f3bf 8f6f 	isb	sy
 80025be:	f3bf 8f4f 	dsb	sy
 80025c2:	607b      	str	r3, [r7, #4]
}
 80025c4:	bf00      	nop
 80025c6:	e7fe      	b.n	80025c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80025c8:	4b0a      	ldr	r3, [pc, #40]	; (80025f4 <vPortExitCritical+0x50>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	3b01      	subs	r3, #1
 80025ce:	4a09      	ldr	r2, [pc, #36]	; (80025f4 <vPortExitCritical+0x50>)
 80025d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80025d2:	4b08      	ldr	r3, [pc, #32]	; (80025f4 <vPortExitCritical+0x50>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d105      	bne.n	80025e6 <vPortExitCritical+0x42>
 80025da:	2300      	movs	r3, #0
 80025dc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80025e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80025e6:	bf00      	nop
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	2000000c 	.word	0x2000000c
	...

08002600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002600:	f3ef 8009 	mrs	r0, PSP
 8002604:	f3bf 8f6f 	isb	sy
 8002608:	4b15      	ldr	r3, [pc, #84]	; (8002660 <pxCurrentTCBConst>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	f01e 0f10 	tst.w	lr, #16
 8002610:	bf08      	it	eq
 8002612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800261a:	6010      	str	r0, [r2, #0]
 800261c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002620:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002624:	f380 8811 	msr	BASEPRI, r0
 8002628:	f3bf 8f4f 	dsb	sy
 800262c:	f3bf 8f6f 	isb	sy
 8002630:	f7ff fca2 	bl	8001f78 <vTaskSwitchContext>
 8002634:	f04f 0000 	mov.w	r0, #0
 8002638:	f380 8811 	msr	BASEPRI, r0
 800263c:	bc09      	pop	{r0, r3}
 800263e:	6819      	ldr	r1, [r3, #0]
 8002640:	6808      	ldr	r0, [r1, #0]
 8002642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002646:	f01e 0f10 	tst.w	lr, #16
 800264a:	bf08      	it	eq
 800264c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002650:	f380 8809 	msr	PSP, r0
 8002654:	f3bf 8f6f 	isb	sy
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	f3af 8000 	nop.w

08002660 <pxCurrentTCBConst>:
 8002660:	20000280 	.word	0x20000280
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002664:	bf00      	nop
 8002666:	bf00      	nop

08002668 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
	__asm volatile
 800266e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002672:	f383 8811 	msr	BASEPRI, r3
 8002676:	f3bf 8f6f 	isb	sy
 800267a:	f3bf 8f4f 	dsb	sy
 800267e:	607b      	str	r3, [r7, #4]
}
 8002680:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002682:	f7ff fbc1 	bl	8001e08 <xTaskIncrementTick>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d003      	beq.n	8002694 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800268c:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <xPortSysTickHandler+0x40>)
 800268e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002692:	601a      	str	r2, [r3, #0]
 8002694:	2300      	movs	r3, #0
 8002696:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	f383 8811 	msr	BASEPRI, r3
}
 800269e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80026a0:	bf00      	nop
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	e000ed04 	.word	0xe000ed04

080026ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80026b0:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <vPortSetupTimerInterrupt+0x34>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80026b6:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <vPortSetupTimerInterrupt+0x38>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80026bc:	4b0a      	ldr	r3, [pc, #40]	; (80026e8 <vPortSetupTimerInterrupt+0x3c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a0a      	ldr	r2, [pc, #40]	; (80026ec <vPortSetupTimerInterrupt+0x40>)
 80026c2:	fba2 2303 	umull	r2, r3, r2, r3
 80026c6:	099b      	lsrs	r3, r3, #6
 80026c8:	4a09      	ldr	r2, [pc, #36]	; (80026f0 <vPortSetupTimerInterrupt+0x44>)
 80026ca:	3b01      	subs	r3, #1
 80026cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80026ce:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <vPortSetupTimerInterrupt+0x34>)
 80026d0:	2207      	movs	r2, #7
 80026d2:	601a      	str	r2, [r3, #0]
}
 80026d4:	bf00      	nop
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	e000e010 	.word	0xe000e010
 80026e4:	e000e018 	.word	0xe000e018
 80026e8:	20000000 	.word	0x20000000
 80026ec:	10624dd3 	.word	0x10624dd3
 80026f0:	e000e014 	.word	0xe000e014

080026f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80026f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002704 <vPortEnableVFP+0x10>
 80026f8:	6801      	ldr	r1, [r0, #0]
 80026fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80026fe:	6001      	str	r1, [r0, #0]
 8002700:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002702:	bf00      	nop
 8002704:	e000ed88 	.word	0xe000ed88

08002708 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08a      	sub	sp, #40	; 0x28
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002710:	2300      	movs	r3, #0
 8002712:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002714:	f7ff face 	bl	8001cb4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002718:	4b5b      	ldr	r3, [pc, #364]	; (8002888 <pvPortMalloc+0x180>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002720:	f000 f920 	bl	8002964 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002724:	4b59      	ldr	r3, [pc, #356]	; (800288c <pvPortMalloc+0x184>)
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4013      	ands	r3, r2
 800272c:	2b00      	cmp	r3, #0
 800272e:	f040 8093 	bne.w	8002858 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d01d      	beq.n	8002774 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8002738:	2208      	movs	r2, #8
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4413      	add	r3, r2
 800273e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	2b00      	cmp	r3, #0
 8002748:	d014      	beq.n	8002774 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f023 0307 	bic.w	r3, r3, #7
 8002750:	3308      	adds	r3, #8
 8002752:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f003 0307 	and.w	r3, r3, #7
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00a      	beq.n	8002774 <pvPortMalloc+0x6c>
	__asm volatile
 800275e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002762:	f383 8811 	msr	BASEPRI, r3
 8002766:	f3bf 8f6f 	isb	sy
 800276a:	f3bf 8f4f 	dsb	sy
 800276e:	617b      	str	r3, [r7, #20]
}
 8002770:	bf00      	nop
 8002772:	e7fe      	b.n	8002772 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d06e      	beq.n	8002858 <pvPortMalloc+0x150>
 800277a:	4b45      	ldr	r3, [pc, #276]	; (8002890 <pvPortMalloc+0x188>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	429a      	cmp	r2, r3
 8002782:	d869      	bhi.n	8002858 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002784:	4b43      	ldr	r3, [pc, #268]	; (8002894 <pvPortMalloc+0x18c>)
 8002786:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002788:	4b42      	ldr	r3, [pc, #264]	; (8002894 <pvPortMalloc+0x18c>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800278e:	e004      	b.n	800279a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8002790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002792:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800279a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d903      	bls.n	80027ac <pvPortMalloc+0xa4>
 80027a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1f1      	bne.n	8002790 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80027ac:	4b36      	ldr	r3, [pc, #216]	; (8002888 <pvPortMalloc+0x180>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d050      	beq.n	8002858 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80027b6:	6a3b      	ldr	r3, [r7, #32]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2208      	movs	r2, #8
 80027bc:	4413      	add	r3, r2
 80027be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80027c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	6a3b      	ldr	r3, [r7, #32]
 80027c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80027c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	1ad2      	subs	r2, r2, r3
 80027d0:	2308      	movs	r3, #8
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d91f      	bls.n	8002818 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80027d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	f003 0307 	and.w	r3, r3, #7
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d00a      	beq.n	8002800 <pvPortMalloc+0xf8>
	__asm volatile
 80027ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027ee:	f383 8811 	msr	BASEPRI, r3
 80027f2:	f3bf 8f6f 	isb	sy
 80027f6:	f3bf 8f4f 	dsb	sy
 80027fa:	613b      	str	r3, [r7, #16]
}
 80027fc:	bf00      	nop
 80027fe:	e7fe      	b.n	80027fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002802:	685a      	ldr	r2, [r3, #4]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	1ad2      	subs	r2, r2, r3
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800280c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002812:	69b8      	ldr	r0, [r7, #24]
 8002814:	f000 f908 	bl	8002a28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002818:	4b1d      	ldr	r3, [pc, #116]	; (8002890 <pvPortMalloc+0x188>)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	4a1b      	ldr	r2, [pc, #108]	; (8002890 <pvPortMalloc+0x188>)
 8002824:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002826:	4b1a      	ldr	r3, [pc, #104]	; (8002890 <pvPortMalloc+0x188>)
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	4b1b      	ldr	r3, [pc, #108]	; (8002898 <pvPortMalloc+0x190>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	429a      	cmp	r2, r3
 8002830:	d203      	bcs.n	800283a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002832:	4b17      	ldr	r3, [pc, #92]	; (8002890 <pvPortMalloc+0x188>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a18      	ldr	r2, [pc, #96]	; (8002898 <pvPortMalloc+0x190>)
 8002838:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	4b13      	ldr	r3, [pc, #76]	; (800288c <pvPortMalloc+0x184>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	431a      	orrs	r2, r3
 8002844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002846:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284a:	2200      	movs	r2, #0
 800284c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800284e:	4b13      	ldr	r3, [pc, #76]	; (800289c <pvPortMalloc+0x194>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	3301      	adds	r3, #1
 8002854:	4a11      	ldr	r2, [pc, #68]	; (800289c <pvPortMalloc+0x194>)
 8002856:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002858:	f7ff fa3a 	bl	8001cd0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00a      	beq.n	800287c <pvPortMalloc+0x174>
	__asm volatile
 8002866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286a:	f383 8811 	msr	BASEPRI, r3
 800286e:	f3bf 8f6f 	isb	sy
 8002872:	f3bf 8f4f 	dsb	sy
 8002876:	60fb      	str	r3, [r7, #12]
}
 8002878:	bf00      	nop
 800287a:	e7fe      	b.n	800287a <pvPortMalloc+0x172>
	return pvReturn;
 800287c:	69fb      	ldr	r3, [r7, #28]
}
 800287e:	4618      	mov	r0, r3
 8002880:	3728      	adds	r7, #40	; 0x28
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20003fbc 	.word	0x20003fbc
 800288c:	20003fd0 	.word	0x20003fd0
 8002890:	20003fc0 	.word	0x20003fc0
 8002894:	20003fb4 	.word	0x20003fb4
 8002898:	20003fc4 	.word	0x20003fc4
 800289c:	20003fc8 	.word	0x20003fc8

080028a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d04d      	beq.n	800294e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80028b2:	2308      	movs	r3, #8
 80028b4:	425b      	negs	r3, r3
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	4413      	add	r3, r2
 80028ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	4b24      	ldr	r3, [pc, #144]	; (8002958 <vPortFree+0xb8>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4013      	ands	r3, r2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d10a      	bne.n	80028e4 <vPortFree+0x44>
	__asm volatile
 80028ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028d2:	f383 8811 	msr	BASEPRI, r3
 80028d6:	f3bf 8f6f 	isb	sy
 80028da:	f3bf 8f4f 	dsb	sy
 80028de:	60fb      	str	r3, [r7, #12]
}
 80028e0:	bf00      	nop
 80028e2:	e7fe      	b.n	80028e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d00a      	beq.n	8002902 <vPortFree+0x62>
	__asm volatile
 80028ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f0:	f383 8811 	msr	BASEPRI, r3
 80028f4:	f3bf 8f6f 	isb	sy
 80028f8:	f3bf 8f4f 	dsb	sy
 80028fc:	60bb      	str	r3, [r7, #8]
}
 80028fe:	bf00      	nop
 8002900:	e7fe      	b.n	8002900 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	4b14      	ldr	r3, [pc, #80]	; (8002958 <vPortFree+0xb8>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4013      	ands	r3, r2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d01e      	beq.n	800294e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d11a      	bne.n	800294e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	4b0e      	ldr	r3, [pc, #56]	; (8002958 <vPortFree+0xb8>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	43db      	mvns	r3, r3
 8002922:	401a      	ands	r2, r3
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002928:	f7ff f9c4 	bl	8001cb4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	685a      	ldr	r2, [r3, #4]
 8002930:	4b0a      	ldr	r3, [pc, #40]	; (800295c <vPortFree+0xbc>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4413      	add	r3, r2
 8002936:	4a09      	ldr	r2, [pc, #36]	; (800295c <vPortFree+0xbc>)
 8002938:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800293a:	6938      	ldr	r0, [r7, #16]
 800293c:	f000 f874 	bl	8002a28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002940:	4b07      	ldr	r3, [pc, #28]	; (8002960 <vPortFree+0xc0>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	3301      	adds	r3, #1
 8002946:	4a06      	ldr	r2, [pc, #24]	; (8002960 <vPortFree+0xc0>)
 8002948:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800294a:	f7ff f9c1 	bl	8001cd0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800294e:	bf00      	nop
 8002950:	3718      	adds	r7, #24
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20003fd0 	.word	0x20003fd0
 800295c:	20003fc0 	.word	0x20003fc0
 8002960:	20003fcc 	.word	0x20003fcc

08002964 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800296a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800296e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002970:	4b27      	ldr	r3, [pc, #156]	; (8002a10 <prvHeapInit+0xac>)
 8002972:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00c      	beq.n	8002998 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	3307      	adds	r3, #7
 8002982:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f023 0307 	bic.w	r3, r3, #7
 800298a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	4a1f      	ldr	r2, [pc, #124]	; (8002a10 <prvHeapInit+0xac>)
 8002994:	4413      	add	r3, r2
 8002996:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800299c:	4a1d      	ldr	r2, [pc, #116]	; (8002a14 <prvHeapInit+0xb0>)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80029a2:	4b1c      	ldr	r3, [pc, #112]	; (8002a14 <prvHeapInit+0xb0>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	68ba      	ldr	r2, [r7, #8]
 80029ac:	4413      	add	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80029b0:	2208      	movs	r2, #8
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	1a9b      	subs	r3, r3, r2
 80029b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f023 0307 	bic.w	r3, r3, #7
 80029be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4a15      	ldr	r2, [pc, #84]	; (8002a18 <prvHeapInit+0xb4>)
 80029c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80029c6:	4b14      	ldr	r3, [pc, #80]	; (8002a18 <prvHeapInit+0xb4>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2200      	movs	r2, #0
 80029cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80029ce:	4b12      	ldr	r3, [pc, #72]	; (8002a18 <prvHeapInit+0xb4>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	1ad2      	subs	r2, r2, r3
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80029e4:	4b0c      	ldr	r3, [pc, #48]	; (8002a18 <prvHeapInit+0xb4>)
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	4a0a      	ldr	r2, [pc, #40]	; (8002a1c <prvHeapInit+0xb8>)
 80029f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	4a09      	ldr	r2, [pc, #36]	; (8002a20 <prvHeapInit+0xbc>)
 80029fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80029fc:	4b09      	ldr	r3, [pc, #36]	; (8002a24 <prvHeapInit+0xc0>)
 80029fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002a02:	601a      	str	r2, [r3, #0]
}
 8002a04:	bf00      	nop
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	200003b4 	.word	0x200003b4
 8002a14:	20003fb4 	.word	0x20003fb4
 8002a18:	20003fbc 	.word	0x20003fbc
 8002a1c:	20003fc4 	.word	0x20003fc4
 8002a20:	20003fc0 	.word	0x20003fc0
 8002a24:	20003fd0 	.word	0x20003fd0

08002a28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002a30:	4b28      	ldr	r3, [pc, #160]	; (8002ad4 <prvInsertBlockIntoFreeList+0xac>)
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	e002      	b.n	8002a3c <prvInsertBlockIntoFreeList+0x14>
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d8f7      	bhi.n	8002a36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	4413      	add	r3, r2
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d108      	bne.n	8002a6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	441a      	add	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	441a      	add	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d118      	bne.n	8002ab0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	4b15      	ldr	r3, [pc, #84]	; (8002ad8 <prvInsertBlockIntoFreeList+0xb0>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d00d      	beq.n	8002aa6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	441a      	add	r2, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	e008      	b.n	8002ab8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002aa6:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <prvInsertBlockIntoFreeList+0xb0>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	601a      	str	r2, [r3, #0]
 8002aae:	e003      	b.n	8002ab8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002ab8:	68fa      	ldr	r2, [r7, #12]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d002      	beq.n	8002ac6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002ac6:	bf00      	nop
 8002ac8:	3714      	adds	r7, #20
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	20003fb4 	.word	0x20003fb4
 8002ad8:	20003fbc 	.word	0x20003fbc

08002adc <__libc_init_array>:
 8002adc:	b570      	push	{r4, r5, r6, lr}
 8002ade:	4d0d      	ldr	r5, [pc, #52]	; (8002b14 <__libc_init_array+0x38>)
 8002ae0:	4c0d      	ldr	r4, [pc, #52]	; (8002b18 <__libc_init_array+0x3c>)
 8002ae2:	1b64      	subs	r4, r4, r5
 8002ae4:	10a4      	asrs	r4, r4, #2
 8002ae6:	2600      	movs	r6, #0
 8002ae8:	42a6      	cmp	r6, r4
 8002aea:	d109      	bne.n	8002b00 <__libc_init_array+0x24>
 8002aec:	4d0b      	ldr	r5, [pc, #44]	; (8002b1c <__libc_init_array+0x40>)
 8002aee:	4c0c      	ldr	r4, [pc, #48]	; (8002b20 <__libc_init_array+0x44>)
 8002af0:	f000 f820 	bl	8002b34 <_init>
 8002af4:	1b64      	subs	r4, r4, r5
 8002af6:	10a4      	asrs	r4, r4, #2
 8002af8:	2600      	movs	r6, #0
 8002afa:	42a6      	cmp	r6, r4
 8002afc:	d105      	bne.n	8002b0a <__libc_init_array+0x2e>
 8002afe:	bd70      	pop	{r4, r5, r6, pc}
 8002b00:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b04:	4798      	blx	r3
 8002b06:	3601      	adds	r6, #1
 8002b08:	e7ee      	b.n	8002ae8 <__libc_init_array+0xc>
 8002b0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b0e:	4798      	blx	r3
 8002b10:	3601      	adds	r6, #1
 8002b12:	e7f2      	b.n	8002afa <__libc_init_array+0x1e>
 8002b14:	08002b94 	.word	0x08002b94
 8002b18:	08002b94 	.word	0x08002b94
 8002b1c:	08002b94 	.word	0x08002b94
 8002b20:	08002b98 	.word	0x08002b98

08002b24 <memset>:
 8002b24:	4402      	add	r2, r0
 8002b26:	4603      	mov	r3, r0
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d100      	bne.n	8002b2e <memset+0xa>
 8002b2c:	4770      	bx	lr
 8002b2e:	f803 1b01 	strb.w	r1, [r3], #1
 8002b32:	e7f9      	b.n	8002b28 <memset+0x4>

08002b34 <_init>:
 8002b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b36:	bf00      	nop
 8002b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b3a:	bc08      	pop	{r3}
 8002b3c:	469e      	mov	lr, r3
 8002b3e:	4770      	bx	lr

08002b40 <_fini>:
 8002b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b42:	bf00      	nop
 8002b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b46:	bc08      	pop	{r3}
 8002b48:	469e      	mov	lr, r3
 8002b4a:	4770      	bx	lr
