{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486612073969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486612073970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 08 22:47:53 2017 " "Processing started: Wed Feb 08 22:47:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486612073970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486612073970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CompArchProcessor -c CompArchProcessor --convert_bdf_to_verilog=\"C:/Users/baseb_000/Documents/Computer-Architecture-Processor/Seans Processor/RegisterFile.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off CompArchProcessor -c CompArchProcessor --convert_bdf_to_verilog=\"C:/Users/baseb_000/Documents/Computer-Architecture-Processor/Seans Processor/RegisterFile.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486612073970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerfile.bdf" "" { Schematic "C:/Users/baseb_000/Documents/Computer-Architecture-Processor/Seans Processor/registerfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486612075116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486612075116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486612075203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Verilog File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486612075278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 08 22:47:55 2017 " "Processing ended: Wed Feb 08 22:47:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486612075278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486612075278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486612075278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486612075278 ""}
