module partsel_00440(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [7:26] x4;
  wire signed [26:1] x5;
  wire signed [7:26] x6;
  wire [26:2] x7;
  wire [30:2] x8;
  wire signed [0:30] x9;
  wire signed [1:30] x10;
  wire signed [3:27] x11;
  wire [6:28] x12;
  wire [31:5] x13;
  wire signed [28:0] x14;
  wire [1:25] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [27:4] p0 = 804634664;
  localparam [4:27] p1 = 693939843;
  localparam signed [3:26] p2 = 148146829;
  localparam [26:1] p3 = 115340778;
  assign x4 = x1[9 +: 1];
  assign x5 = p2[16 +: 4];
  assign x6 = p0[9 + s3 -: 8];
  assign x7 = x2;
  assign x8 = x0[11 + s3];
  assign x9 = (({x6[25 + s1 +: 8], p3} + x5[22 -: 4]) & x3[13]);
  assign x10 = (ctrl[1] || ctrl[3] || ctrl[2] ? x9[19] : (x0[15 -: 4] - (((x7[12 +: 3] ^ p3) ^ {(x7 + (x2[22 + s1 -: 4] + x6)), x4[12 -: 4]}) | {{2{p0[22 + s2 +: 2]}}, (!ctrl[3] || ctrl[0] || !ctrl[1] ? (x9[24 + s1 +: 6] ^ ((x0[12 + s3] - (x0[9 + s0 -: 8] & (p2[7 + s1] + x9[7 + s0 -: 3]))) + (p2 ^ x9[16 + s1 +: 7]))) : (p3[20 -: 2] - (x4[19] | p0)))})));
  assign x11 = p2[10];
  assign x12 = x10[14];
  assign x13 = p0;
  assign x14 = ((({p0, p3[17 +: 4]} + p3) & x6[17 +: 4]) - {2{(((x8 - p3[14 + s0]) - {2{p3[4 + s1]}}) & (!ctrl[0] || !ctrl[3] || !ctrl[2] ? x12[16 +: 1] : x1[18 + s2]))}});
  assign x15 = p0[13 + s2];
  assign y0 = p2;
  assign y1 = {p0[14], x15[16 -: 1]};
  assign y2 = ({(p2[26 + s3 -: 2] + ((x15[10 +: 2] | x15[16]) ^ {2{p1[28 + s2 +: 1]}})), (!ctrl[1] && ctrl[0] && !ctrl[3] ? (ctrl[2] || ctrl[0] || ctrl[3] ? x1[8] : {2{x9[29 + s1 -: 6]}}) : p3[15 -: 1])} + p3[7 + s3]);
  assign y3 = (({p0, x11[10 + s3 -: 2]} & x4[20]) ^ x6[14 + s3]);
endmodule
