Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: fft_computer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fft_computer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fft_computer"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg484

---- Source Options
Top Module Name                    : fft_computer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/multiplier.v" into library work
Parsing module <mulitiplier>.
Analyzing Verilog file "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/ipcore_dir/fft_core.v" into library work
Parsing module <fft_core>.
Analyzing Verilog file "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" into library work
Parsing module <dataCtrl>.
WARNING:HDLCompiler:751 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 37: Redeclaration of ansi port index is not allowed
WARNING:HDLCompiler:751 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 38: Redeclaration of ansi port indexNext is not allowed
WARNING:HDLCompiler:751 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 46: Redeclaration of ansi port window is not allowed
Analyzing Verilog file "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" into library work
Parsing module <fft_computer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fft_computer>.

Elaborating module <fft_core>.

Elaborating module <mulitiplier>.

Elaborating module <dataCtrl>.
WARNING:HDLCompiler:413 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 39: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 48: Assignment to valid_input_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 49: Assignment to valid_output_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 83: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 84: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 93: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fft_computer>.
    Related source file is "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v".
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <s_axis_config_tready> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <m_axis_data_tlast> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_frame_started> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_tlast_unexpected> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_tlast_missing> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_status_channel_halt> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_data_in_channel_halt> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_data_out_channel_halt> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 63: Output port <index> of the instance <uutCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 63: Output port <indexNext> of the instance <uutCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 63: Output port <window> of the instance <uutCtrl> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fft_computer> synthesized.

Synthesizing Unit <mulitiplier>.
    Related source file is "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/multiplier.v".
WARNING:Xst:647 - Input <i_data<47:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_data_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 48-bit register for signal <o_data>.
    Found 1-bit register for signal <o_data_valid>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <mulitiplier> synthesized.

Synthesizing Unit <dataCtrl>.
    Related source file is "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v".
WARNING:Xst:653 - Signal <o_data_ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6144-bit register for signal <n0426[6143:0]>.
    Found 1-bit register for signal <o_data_valid>.
    Found 48-bit register for signal <o_data>.
    Found 7-bit register for signal <index>.
    Found 2-bit register for signal <window>.
    Found 48-bit register for signal <nextValue>.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_11_OUT> created at line 68.
    Found 48-bit adder for signal <accOut> created at line 44.
    Found 7-bit adder for signal <indexNext> created at line 84.
    Found 2-bit adder for signal <window[1]_GND_4_o_add_290_OUT> created at line 93.
    Found 48-bit 128-to-1 multiplexer for signal <indexNext[6]_data_mem[127][47]_wide_mux_3_OUT> created at line 55.
    Found 7-bit comparator greater for signal <n0009> created at line 68
    Found 32-bit comparator lessequal for signal <n0012> created at line 68
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 6250 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 257 Multiplexer(s).
Unit <dataCtrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 48-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 8
 1-bit register                                        : 2
 2-bit register                                        : 1
 48-bit register                                       : 3
 6144-bit register                                     : 1
 7-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator lessequal                           : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 257
 48-bit 128-to-1 multiplexer                           : 1
 48-bit 2-to-1 multiplexer                             : 256

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fft_core.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <fft_core> for timing and area information for instance <fft>.
INFO:Xst:1901 - Instance blk00001972 in unit blk00001972 of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00001973 in unit blk00001973 of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:2261 - The FF/Latch <o_data_24> in Unit <mult> is equivalent to the following 23 FFs/Latches, which will be removed : <o_data_25> <o_data_26> <o_data_27> <o_data_28> <o_data_29> <o_data_30> <o_data_31> <o_data_32> <o_data_33> <o_data_34> <o_data_35> <o_data_36> <o_data_37> <o_data_38> <o_data_39> <o_data_40> <o_data_41> <o_data_42> <o_data_43> <o_data_44> <o_data_45> <o_data_46> <o_data_47> 
INFO:Xst:2261 - The FF/Latch <o_data_45> in Unit <uutCtrl> is equivalent to the following 2 FFs/Latches, which will be removed : <o_data_46> <o_data_47> 
WARNING:Xst:1710 - FF/Latch <o_data_24> (without init value) has a constant value of 0 in block <mult>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <o_data<47:24>> (without init value) have a constant value of 0 in block <mulitiplier>.

Synthesizing (advanced) Unit <dataCtrl>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
The following registers are absorbed into counter <window>: 1 register on signal <window>.
Unit <dataCtrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 48-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 6266
 Flip-Flops                                            : 6266
# Comparators                                          : 2
 32-bit comparator lessequal                           : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 257
 48-bit 128-to-1 multiplexer                           : 1
 48-bit 2-to-1 multiplexer                             : 256

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <o_data_45> in Unit <dataCtrl> is equivalent to the following 2 FFs/Latches, which will be removed : <o_data_46> <o_data_47> 

Optimizing unit <fft_computer> ...

Optimizing unit <mulitiplier> ...

Optimizing unit <dataCtrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fft_computer, actual ratio is 22.
FlipFlop uutCtrl/index_0 has been replicated 1 time(s)
FlipFlop uutCtrl/index_1 has been replicated 1 time(s)
FlipFlop uutCtrl/index_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6276
 Flip-Flops                                            : 6276

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fft_computer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8658
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 23
#      LUT2                        : 28
#      LUT3                        : 16
#      LUT4                        : 10
#      LUT5                        : 6252
#      LUT6                        : 2181
#      MUXCY                       : 47
#      MUXF7                       : 48
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 6276
#      FD                          : 2
#      FDE                         : 24
#      FDRE                        : 6250
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 85
#      IBUF                        : 35
#      OBUF                        : 50

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            6276  out of  106400     5%  
 Number of Slice LUTs:                 8513  out of  53200    16%  
    Number used as Logic:              8513  out of  53200    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6545
   Number with an unused Flip Flop:     269  out of   6545     4%  
   Number with an unused LUT:         -1968  out of   6545   -30%  
   Number of fully used LUT-FF pairs:  8244  out of   6545   125% (*) 
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          86
 Number of bonded IOBs:                  86  out of    200    43%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    104     1%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | BUFGP                  | 10361 |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                               | Buffer(FF name)                                                                  | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001972/N0(fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001972/XST_GND:G)| NONE(fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001972/blk00001972)| 6     |
fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001973/N0(fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001973/XST_GND:G)| NONE(fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001973/blk00001973)| 6     |
fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001972/N1(fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001972/XST_VCC:P)| NONE(fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001972/blk00001972)| 4     |
fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001973/N1(fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001973/XST_VCC:P)| NONE(fft/blk00000001/blk00000172/blk00000173/blk00001970/blk00001973/blk00001973)| 4     |
---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.073ns (Maximum Frequency: 325.411MHz)
   Minimum input arrival time before clock: 2.542ns
   Maximum output required time after clock: 0.695ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 3.073ns (frequency: 325.411MHz)
  Total number of paths / destination ports: 747105 / 21981
-------------------------------------------------------------------------
Delay:               3.073ns (Levels of Logic = 4)
  Source:            uutCtrl/index_3 (FF)
  Destination:       uutCtrl/data_mem_127_5135 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: uutCtrl/index_3 to uutCtrl/data_mem_127_5135
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.282   0.865  uutCtrl/index_3 (uutCtrl/index_3)
     LUT5:I0->O           11   0.053   0.551  uutCtrl/Msub_GND_4_o_GND_4_o_sub_11_OUT_xor<4>11 (uutCtrl/GND_4_o_GND_4_o_sub_11_OUT<4>)
     LUT6:I4->O           16   0.053   0.583  uutCtrl/GND_4_o_GND_4_o_AND_291_o11 (uutCtrl/GND_4_o_GND_4_o_AND_291_o1)
     LUT6:I4->O           48   0.053   0.569  uutCtrl/data_mem[0][47]_data_mem[0][47]_mux_273_OUT<4992>11 (uutCtrl/data_mem[0][47]_data_mem[0][47]_mux_273_OUT<4992>1)
     LUT5:I4->O            1   0.053   0.000  uutCtrl/data_mem[0][47]_data_mem[0][47]_mux_273_OUT<4992>1 (uutCtrl/data_mem[0][47]_data_mem[0][47]_mux_273_OUT<4992>)
     FDRE:D                    0.011          uutCtrl/data_mem_127_4992
    ----------------------------------------
    Total                      3.073ns (0.505ns logic, 2.568ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 17446 / 12455
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 4)
  Source:            i_data_ready (PAD)
  Destination:       uutCtrl/data_mem_127_5135 (FF)
  Destination Clock: i_clk rising

  Data Path: i_data_ready to uutCtrl/data_mem_127_5135
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.000   0.662  i_data_ready_IBUF (i_data_ready_IBUF)
     LUT4:I0->O         6240   0.053   1.141  uutCtrl/GND_4_o_i_data_ready_AND_4_o1 (uutCtrl/GND_4_o_i_data_ready_AND_4_o)
     LUT6:I2->O           48   0.053   0.569  uutCtrl/data_mem[0][47]_data_mem[0][47]_mux_273_OUT<3552>11 (uutCtrl/data_mem[0][47]_data_mem[0][47]_mux_273_OUT<3552>1)
     LUT5:I4->O            1   0.053   0.000  uutCtrl/data_mem[0][47]_data_mem[0][47]_mux_273_OUT<3552>1 (uutCtrl/data_mem[0][47]_data_mem[0][47]_mux_273_OUT<3552>)
     FDRE:D                    0.011          uutCtrl/data_mem_127_3552
    ----------------------------------------
    Total                      2.542ns (0.170ns logic, 2.372ns route)
                                       (6.7% logic, 93.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              0.695ns (Levels of Logic = 1)
  Source:            uutCtrl/o_data_45 (FF)
  Destination:       o_data<47> (PAD)
  Source Clock:      i_clk rising

  Data Path: uutCtrl/o_data_45 to o_data<47>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.413  uutCtrl/o_data_45 (uutCtrl/o_data_45)
     OBUF:I->O                 0.000          o_data_47_OBUF (o_data<47>)
    ----------------------------------------
    Total                      0.695ns (0.282ns logic, 0.413ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    3.073|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 146.00 secs
Total CPU time to Xst completion: 141.48 secs
 
--> 


Total memory usage is 600096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :   16 (   0 filtered)

