{"files":[{"patch":"@@ -1640,3 +1640,2 @@\n-  __ xori(crc, crc, -1); \/\/ ~crc\n-  __ slli(crc, crc, 32);\n-  __ srli(crc, crc, 32);\n+  __ notr(crc, crc); \/\/ ~crc\n+  __ zero_extend(crc, crc, 32);\n@@ -1644,3 +1643,1 @@\n-  __ xori(res, crc, -1); \/\/ ~crc\n-  __ slli(crc, crc, 32);\n-  __ srli(crc, crc, 32);\n+  __ notr(res, crc); \/\/ ~crc\n","filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp","additions":3,"deletions":6,"binary":false,"changes":9,"status":"modified"},{"patch":"@@ -3719,3 +3719,3 @@\n-  srli(tmp1, v, 8);\n-  andi(tmp1, tmp1, bits8);\n-  shadd(tmp1, tmp1, table2, tmp2, 2);\n+  srli(tmp1, v, 6);\n+  andi(tmp1, tmp1, (bits8 << 2));\n+  add(tmp1, tmp1, table2);\n@@ -3723,0 +3723,2 @@\n+\n+  srli(tmp1, v, 14);\n@@ -3725,3 +3727,2 @@\n-  srli(tmp1, v, 16);\n-  andi(tmp1, tmp1, bits8);\n-  shadd(tmp1, tmp1, table1, tmp2, 2);\n+  andi(tmp1, tmp1, (bits8 << 2));\n+  add(tmp1, tmp1, table1);\n@@ -3729,0 +3730,2 @@\n+\n+  srli(tmp1, v, 22);\n@@ -3731,3 +3734,2 @@\n-  srli(tmp1, v, 24);\n-  andi(tmp1, tmp1, bits8);\n-  shadd(tmp1, tmp1, table0, tmp2, 2);\n+  andi(tmp1, tmp1, (bits8 << 2));\n+  add(tmp1, tmp1, table0);\n@@ -3752,2 +3754,1 @@\n-  notr(crc, crc);\n-  andr(crc, crc, tmp5);\n+  andn(crc, tmp5, crc);\n@@ -3804,2 +3805,1 @@\n-    notr(crc, crc);\n-    andr(crc, crc, tmp5);\n+    andn(crc, tmp5, crc);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":13,"deletions":13,"binary":false,"changes":26,"status":"modified"}]}