"""CPU functionality."""

import sys

class CPU:
    """Main CPU class."""

    def __init__(self):
        """Construct a new CPU."""
        # PC
        self.pc = 0
        # 8 Registers
        self.reg = [0] * 8
        # 256 RAM
        self.ram = [0] * 256
        # Internal Register
        self.ir = 0
        # Stack Pointer
        self.sp = 7

    
    # RAM Read
    def ram_read(self, mar):
        # Memory Access Register
        return self.ram[mar]

    # RAM Write
    def ram_write(self, mdr, mar):
        # Memory Data Register
        self.ram[mar] = mdr

    def load(self, prog):
        """Load a program into memory."""

        address = 0
        with open(prog) as program:
            for instruction in program:
                instruction_split = instruction.split('#')
                instruction_stripped = instruction_split[0].strip()

                if instruction_stripped == '':
                    continue
                instruction_num = int(instruction_stripped, 2)
                self.ram_write(instruction_num, address)
                address += 1

        # For now, we've just hardcoded a program:

        # program = [
        #     # From print8.ls8
        #     0b10000010, # LDI R0,8
        #     0b00000000,
        #     0b00001000,
        #     0b01000111, # PRN R0
        #     0b00000000,
        #     0b00000001, # HLT
        # ]

        # for instruction in program:
        #     self.ram[address] = instruction
        #     address += 1


    def alu(self, op, reg_a, reg_b):
        """ALU operations."""

        if op == "ADD":
            self.reg[reg_a] += self.reg[reg_b]
        # elif op == "SUB": etc
        if op == 'OR':
            if reg_a == 1 and reg_b == 0:
                return True
            elif reg_a == 0 and reg_b == 1:
                return True
            elif reg_a == 1 and reg_b == 1:
                return True
            else:
                return False

        if op == 'XOR':
            if reg_a == 1 and reg_b == 0:
                return True
            if reg_a == 0 and reg_b == 1:
                return True
            else:
                return False

        if op == 'NOR':
            if reg_a == 0 and reg_b == 0:
                return True
            else:
                return False

        else:
            raise Exception("Unsupported ALU operation")

    def trace(self):
        """
        Handy function to print out the CPU state. You might want to call this
        from run() if you need help debugging.
        """

        print(f"TRACE: %02X | %02X %02X %02X |" % (
            self.pc,
            #self.fl,
            #self.ie,
            self.ram_read(self.pc),
            self.ram_read(self.pc + 1),
            self.ram_read(self.pc + 2)
        ), end='')

        for i in range(8):
            print(" %02X" % self.reg[i], end='')

        print()

    def run(self):
        """Run the CPU."""
        HLT = 0b00000001
        LDI = 0b10000010
        PRN = 0b01000111
        MUL = 0b10100010
        PUSH = 0b01000101
        POP = 0b01000110

        running = True

        while running:
            instruction = self.ram_read(self.pc)
            reg_a = self.ram_read(self.pc + 1)
            reg_b = self.ram_read(self.pc + 2)
            if instruction == HLT:
                running = False
                self.pc += 1
                sys.exit()
            elif instruction == LDI:
                self.reg[reg_a] = reg_b
                self.pc += 3
            elif instruction == PRN:
                print(self.reg[reg_a])
                self.pc += 2
            elif instruction == MUL:
                print(self.reg[reg_a] * self.reg[reg_b])
                self.pc += 3

            elif instruction == PUSH:
                reg = self.ram[self.pc+1]
                val = self.reg[reg]
                self.reg[self.sp] -= 1
                self.ram[self.reg[self.sp]] = val
                self.pc += 2

            elif instruction == POP:
                reg = self.ram[self.pc+1]
                val = self.ram[self.reg[self.sp]]
                self.reg[reg] = val
                self.reg[self.sp] += 1
                self.pc += 2  
            else:
                print(f'This instruction is not valid: {hex(instruction)}')
                running = False
                sys.exit()            
