#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 23 12:28:45 2020
# Process ID: 11524
# Current directory: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8564 C:\Users\asus2\Desktop\FPGA\xilinx 2017.4 programs\mux_generic\mux_generic.xpr
# Log file: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/vivado.log
# Journal file: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 664.418 ; gain = 30.156
update_compile_order -fileset sources_1
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
file mkdir {C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new}
close [ open {C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sources_1/new/mux_g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_g
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 256c153061814f03bae358243ed73b24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_g(In_d_W=128)
Compiling module xil_defaultlib.mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/asus2/Desktop/FPGA/xilinx -notrace
couldn't read file "C:/Users/asus2/Desktop/FPGA/xilinx": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 23 12:53:15 2020...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 720.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_tb_behav -key {Behavioral:sim_1:Functional:mux_tb} -tclbatch {mux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source mux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v" Line 39
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 739.723 ; gain = 18.953
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 739.723 ; gain = 20.695
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 741.758 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sources_1/new/mux_g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_g
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 256c153061814f03bae358243ed73b24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_g(In_d_W=32,S_W=3)
Compiling module xil_defaultlib.mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_tb_behav -key {Behavioral:sim_1:Functional:mux_tb} -tclbatch {mux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source mux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 741.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property used_in_synthesis false [get_files  {{C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v}}]
set_property used_in_implementation false [get_files  {{C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: mux_g
WARNING: [Synth 8-2507] parameter declaration becomes local in mux_g with formal parameter declaration list [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sources_1/new/mux_g.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 859.070 ; gain = 114.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_g' [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sources_1/new/mux_g.v:23]
	Parameter In_d_W bound to: 128 - type: integer 
	Parameter S_W bound to: 4 - type: integer 
	Parameter Out_d_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_g' (1#1) [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sources_1/new/mux_g.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 889.855 ; gain = 145.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 889.855 ; gain = 145.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1223.258 ; gain = 478.770
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1223.258 ; gain = 478.770
close_design
launch_runs synth_1 -jobs 2
[Thu Jan 23 13:12:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Jan 23 13:13:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1225.715 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1225.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1276.676 ; gain = 50.961
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 13:33:16 2020...
