

================================================================
== Vitis HLS Report for 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config5_s'
================================================================
* Date:           Fri Jul 18 02:21:58 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.833 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|      192|       96|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|        1|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      193|      204|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                Memory                                |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_ufixed_1u_0_line_buffer_2_U  |shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config5_s_void_pooling2d_cl_stdEe  |        0|  64|  32|    0|    40|    8|     1|          320|
    |void_pooling2d_cl_stream_stream_array_ap_ufixed_1u_0_line_buffer_1_U  |shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config5_s_void_pooling2d_cl_stdEe  |        0|  64|  32|    0|    40|    8|     1|          320|
    |void_pooling2d_cl_stream_stream_array_ap_ufixed_1u_0_line_buffer_U    |shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config5_s_void_pooling2d_cl_stdEe  |        0|  64|  32|    0|    40|    8|     1|          320|
    +----------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                 |                                                                                  |        0| 192|  96|    0|   120|   24|     3|          960|
    +----------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                          Name                                         | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_2_o  |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_3_o  |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_4_o  |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_6_o  |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_7_o  |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10_o         |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12_o         |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13_o         |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14_o         |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_16_o         |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_17_o         |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_18_o         |   9|          2|    8|         16|
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                  | 108|         24|   96|        192|
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                          | Dir | Bits|  Protocol  |                                    Source Object                                    |    C Type    |
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                        |   in|    1|  ap_ctrl_hs|                      shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 1u>, config5>|  return value|
|ap_rst                                                                                        |   in|    1|  ap_ctrl_hs|                      shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 1u>, config5>|  return value|
|ap_start                                                                                      |   in|    1|  ap_ctrl_hs|                      shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 1u>, config5>|  return value|
|ap_done                                                                                       |  out|    1|  ap_ctrl_hs|                      shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 1u>, config5>|  return value|
|ap_idle                                                                                       |  out|    1|  ap_ctrl_hs|                      shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 1u>, config5>|  return value|
|ap_ready                                                                                      |  out|    1|  ap_ctrl_hs|                      shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 1u>, config5>|  return value|
|ap_ce                                                                                         |   in|    1|  ap_ctrl_hs|                      shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 1u>, config5>|  return value|
|in_elem_0_0_0_0_0_val                                                                         |   in|    8|     ap_none|                                                                in_elem_0_0_0_0_0_val|        scalar|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_18_i                |   in|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_18|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_18_o                |  out|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_18|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_18_o_ap_vld         |  out|    1|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_18|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_19                  |  out|    8|      ap_vld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_19|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_19_ap_vld           |  out|    1|      ap_vld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_19|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14_i                |   in|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14_o                |  out|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14_o_ap_vld         |  out|    1|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15                  |  out|    8|      ap_vld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15_ap_vld           |  out|    1|      ap_vld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10_i                |   in|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10_o                |  out|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10_o_ap_vld         |  out|    1|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11                  |  out|    8|      ap_vld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11_ap_vld           |  out|    1|      ap_vld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_4_i         |   in|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_4|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_4_o         |  out|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_4|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_4_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_4|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_5           |  out|    8|      ap_vld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_5|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_5_ap_vld    |  out|    1|      ap_vld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_5|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_17_i                |   in|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_17|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_17_o                |  out|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_17|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_17_o_ap_vld         |  out|    1|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_17|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13_i                |   in|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13_o                |  out|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13_o_ap_vld         |  out|    1|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_7_i         |   in|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_7|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_7_o         |  out|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_7|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_7_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_7|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_3_i         |   in|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_3|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_3_o         |  out|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_3|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_3_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_3|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_16_i                |   in|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_16|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_16_o                |  out|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_16|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_16_o_ap_vld         |  out|    1|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_16|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12_i                |   in|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12_o                |  out|    8|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12_o_ap_vld         |  out|    1|     ap_ovld|         void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_6_i         |   in|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_6|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_6_o         |  out|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_6|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_6_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_6|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_2_i         |   in|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_2|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_2_o         |  out|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_2|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_2_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode4EL9ap_2|       pointer|
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+

