<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/fpu_add_exp_dp.v.html" target="file-frame">third_party/tests/utd-sv/fpu_add_exp_dp.v</a>
time_elapsed: 0.186s
</pre>
<pre>

module fpu_add_exp_dp (
	inq_in1,
	inq_in2,
	inq_op,
	inq_op_7,
	a1stg_step,
	a1stg_faddsubd,
	a1stg_faddsubs,
	a1stg_fsdtoix,
	a6stg_step,
	a1stg_fstod,
	a1stg_fdtos,
	a1stg_fstoi,
	a1stg_fstox,
	a1stg_fdtoi,
	a1stg_fdtox,
	a2stg_fsdtoix_fdtos,
	a2stg_faddsubop,
	a2stg_fitos,
	a2stg_fitod,
	a2stg_fxtos,
	a2stg_fxtod,
	a3stg_exp_7ff,
	a3stg_exp_ff,
	a3stg_exp_add,
	a3stg_inc_exp_inv,
	a3stg_same_exp_inv,
	a3stg_dec_exp_inv,
	a3stg_faddsubop,
	a3stg_fdtos_inv,
	a4stg_fixtos_fxtod_inv,
	a4stg_shl_cnt,
	a4stg_denorm_inv,
	a4stg_rndadd_cout,
	add_exp_out_expinc,
	add_exp_out_exp,
	add_exp_out_exp1,
	a4stg_in_of,
	add_exp_out_expadd,
	a4stg_dblop,
	a4stg_to_0_inv,
	fadd_clken_l,
	rclk,
	a1stg_expadd3_11,
	a1stg_expadd1_11_0,
	a1stg_expadd4_inv,
	a1stg_expadd2_5_0,
	a2stg_exp,
	a2stg_expadd,
	a3stg_exp_10_0,
	a4stg_exp_11_0,
	add_exp_out,
	se,
	si,
	so
);
	input [62:52] inq_in1;
	input [62:52] inq_in2;
	input [1:0] inq_op;
	input inq_op_7;
	input a1stg_step;
	input a1stg_faddsubd;
	input a1stg_faddsubs;
	input a1stg_fsdtoix;
	input a6stg_step;
	input a1stg_fstod;
	input a1stg_fdtos;
	input a1stg_fstoi;
	input a1stg_fstox;
	input a1stg_fdtoi;
	input a1stg_fdtox;
	input a2stg_fsdtoix_fdtos;
	input a2stg_faddsubop;
	input a2stg_fitos;
	input a2stg_fitod;
	input a2stg_fxtos;
	input a2stg_fxtod;
	input a3stg_exp_7ff;
	input a3stg_exp_ff;
	input a3stg_exp_add;
	input a3stg_inc_exp_inv;
	input a3stg_same_exp_inv;
	input a3stg_dec_exp_inv;
	input a3stg_faddsubop;
	input a3stg_fdtos_inv;
	input a4stg_fixtos_fxtod_inv;
	input [5:0] a4stg_shl_cnt;
	input a4stg_denorm_inv;
	input a4stg_rndadd_cout;
	input add_exp_out_expinc;
	input add_exp_out_exp;
	input add_exp_out_exp1;
	input a4stg_in_of;
	input add_exp_out_expadd;
	input a4stg_dblop;
	input a4stg_to_0_inv;
	input fadd_clken_l;
	input rclk;
	output a1stg_expadd3_11;
	output [11:0] a1stg_expadd1_11_0;
	output [10:0] a1stg_expadd4_inv;
	output [5:0] a1stg_expadd2_5_0;
	output [11:0] a2stg_exp;
	output [12:0] a2stg_expadd;
	output [10:0] a3stg_exp_10_0;
	output [11:0] a4stg_exp_11_0;
	output [10:0] add_exp_out;
	input se;
	input si;
	output so;
	wire [62:52] a1stg_in1;
	wire [62:52] a1stg_in1a;
	wire [62:52] a1stg_in2;
	wire [62:52] a1stg_in2a;
	wire [12:0] a1stg_dp_sngop;
	wire [12:0] a1stg_dp_sngopa;
	wire [12:0] a1stg_dp_dblop;
	wire [12:0] a1stg_dp_dblopa;
	wire [9:7] a1stg_op_7;
	wire a1stg_op_7_0;
	wire [10:0] a1stg_expadd3_in1;
	wire [10:0] a1stg_expadd3_in2_in;
	wire [10:0] a1stg_expadd3_in2;
	wire [12:0] a1stg_expadd3;
	wire a1stg_expadd3_11;
	wire [12:0] a1stg_expadd1_in1;
	wire [12:0] a1stg_expadd1_in2;
	wire [12:0] a1stg_expadd1;
	wire [11:0] a1stg_expadd1_11_0;
	wire [12:0] a1stg_expadd4_in1;
	wire [12:0] a1stg_expadd4_in2;
	wire [12:0] a1stg_expadd4;
	wire [10:0] a1stg_expadd4_inv;
	wire [12:0] a1stg_expadd2_in1;
	wire [12:0] a1stg_expadd2;
	wire [5:0] a1stg_expadd2_5_0;
	wire [12:0] a2stg_exp_in;
	wire [11:0] a2stg_exp;
	wire [12:0] a2stg_expa;
	wire [12:0] a2stg_expadd_in2_in;
	wire [12:0] a2stg_expadd_in2;
	wire [12:0] a2stg_expadd;
	wire [12:0] a3stg_exp_in;
	wire [12:0] a3stg_exp;
	wire [10:0] a3stg_exp_10_0;
	wire [12:0] a3stg_exp_plus1;
	wire [12:0] a3stg_exp_minus1;
	wire [12:0] a4stg_exp_pre1_in;
	wire [12:0] a4stg_exp_pre1;
	wire [12:0] a4stg_exp_pre3_in;
	wire [12:0] a4stg_exp_pre3;
	wire [12:0] a4stg_exp_pre2_in;
	wire [12:0] a4stg_exp_pre2;
	wire [12:0] a4stg_exp_pre4_in;
	wire [12:0] a4stg_exp_pre4;
	wire [12:0] a4stg_exp;
	wire [11:0] a4stg_exp_11_0;
	wire [12:0] a4stg_exp2;
	wire [12:0] a4stg_expinc;
	wire [12:0] a4stg_expadd_in2;
	wire [12:0] a4stg_expadd;
	wire [12:0] a4stg_expshl;
	wire [10:0] add_exp_out_in1;
	wire [10:0] add_exp_out1;
	wire [10:0] add_exp_out_in2;
	wire [10:0] add_exp_out2;
	wire [10:0] add_exp_out_in3;
	wire [10:0] add_exp_out3;
	wire [10:0] add_exp_out4;
	wire [10:0] add_exp_out;
	wire se_l;
	assign se_l = ~se;
	clken_buf ckbuf_add_exp_dp(
		.clk(clk),
		.rclk(rclk),
		.enb_l(fadd_clken_l),
		.tmb_l(se_l)
	);
	dffe_s #(11) i_a1stg_in1(
		.din(inq_in1[62:52]),
		.en(a1stg_step),
		.clk(clk),
		.q(a1stg_in1[62:52]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(11) i_a1stg_in1a(
		.din(inq_in1[62:52]),
		.en(a1stg_step),
		.clk(clk),
		.q(a1stg_in1a[62:52]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(11) i_a1stg_in2(
		.din(inq_in2[62:52]),
		.en(a1stg_step),
		.clk(clk),
		.q(a1stg_in2[62:52]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(11) i_a1stg_in2a(
		.din(inq_in2[62:52]),
		.en(a1stg_step),
		.clk(clk),
		.q(a1stg_in2a[62:52]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(13) i_a1stg_dp_sngop(
		.din({13 {inq_op[0]}}),
		.en(a1stg_step),
		.clk(clk),
		.q(a1stg_dp_sngop[12:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(13) i_a1stg_dp_sngopa(
		.din({13 {inq_op[0]}}),
		.en(a1stg_step),
		.clk(clk),
		.q(a1stg_dp_sngopa[12:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(13) i_a1stg_dp_dblop(
		.din({13 {inq_op[1]}}),
		.en(a1stg_step),
		.clk(clk),
		.q(a1stg_dp_dblop[12:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(13) i_a1stg_dp_dblopa(
		.din({13 {inq_op[1]}}),
		.en(a1stg_step),
		.clk(clk),
		.q(a1stg_dp_dblopa[12:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(4) i_a1stg_op_7(
		.din({4 {inq_op_7}}),
		.en(a1stg_step),
		.clk(clk),
		.q({a1stg_op_7[9:7], a1stg_op_7_0}),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(11) i_a1stg_expadd3_in1(
		.din(inq_in1[62:52]),
		.en(a1stg_step),
		.clk(clk),
		.q(a1stg_expadd3_in1[10:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a1stg_expadd3_in2_in[10:0] = ~(inq_in2[62:52] &amp; {8&#39;hff, {3 {inq_op[1]}}});
	dffe_s #(11) i_a1stg_expadd3_in2(
		.din(a1stg_expadd3_in2_in[10:0]),
		.en(a1stg_step),
		.clk(clk),
		.q(a1stg_expadd3_in2[10:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a1stg_expadd3[12:0] = (({2&#39;b00, a1stg_expadd3_in1[10:0]} + {2&#39;b11, a1stg_expadd3_in2[10:0]}) + 13&#39;h0001);
	assign a1stg_expadd3_11 = a1stg_expadd3[11];
	assign a1stg_expadd1_in1[12:0] = (((a1stg_dp_dblopa &amp; {2&#39;b0, a1stg_in1[62:52]}) | (a1stg_dp_sngopa &amp; {5&#39;b0, a1stg_in1[62:55]})) | {3&#39;b0, a1stg_op_7[9:7], 6&#39;b0, a1stg_op_7_0});
	assign a1stg_expadd1_in2[12:0] = ~((a1stg_dp_dblop &amp; {2&#39;b0, a1stg_in2[62:52]}) | (a1stg_dp_sngop &amp; {5&#39;b0, a1stg_in2[62:55]}));
	assign a1stg_expadd1[12:0] = ((a1stg_expadd1_in1[12:0] + a1stg_expadd1_in2[12:0]) + 13&#39;h0001);
	assign a1stg_expadd1_11_0[11:0] = a1stg_expadd1[11:0];
	assign a1stg_expadd4_in1[12:0] = ((a1stg_dp_dblopa &amp; {2&#39;b0, a1stg_in2a[62:52]}) | (a1stg_dp_sngopa &amp; {5&#39;b0, a1stg_in2a[62:55]}));
	assign a1stg_expadd4_in2[12:0] = ~((a1stg_dp_dblop &amp; {2&#39;b0, a1stg_in1a[62:52]}) | (a1stg_dp_sngop &amp; {5&#39;b0, a1stg_in1a[62:55]}));
	assign a1stg_expadd4[12:0] = ((a1stg_expadd4_in1[12:0] + a1stg_expadd4_in2[12:0]) + 13&#39;h0001);
	assign a1stg_expadd4_inv[10:0] = ~a1stg_expadd4[10:0];
	assign a1stg_expadd2_in1[12:0] = ((a1stg_dp_dblopa &amp; {2&#39;b0, a1stg_in2a[62:52]}) | (a1stg_dp_sngopa &amp; {5&#39;b0, a1stg_in2a[62:55]}));
	assign a1stg_expadd2[12:0] = (a1stg_expadd2_in1[12:0] + 13&#39;h0001);
	assign a1stg_expadd2_5_0[5:0] = a1stg_expadd2[5:0];
	assign a2stg_exp_in[12:0] = ((((((({13 {(a1stg_faddsubd &amp;&amp; !a1stg_expadd1[12])}} &amp; {2&#39;b0, a1stg_in1a[62:52]}) | ({13 {(a1stg_faddsubs &amp;&amp; !a1stg_expadd1[12])}} &amp; {5&#39;b0, a1stg_in1a[62:55]})) | ({13 {(a1stg_faddsubd &amp;&amp; a1stg_expadd1[12])}} &amp; {2&#39;b0, a1stg_in2[62:52]})) | ({13 {a1stg_fdtos}} &amp; {2&#39;b0, a1stg_in2[62:52]})) | ({13 {(a1stg_faddsubs &amp;&amp; a1stg_expadd1[12])}} &amp; {5&#39;b0, a1stg_in2[62:55]})) | ({13 {a1stg_fstod}} &amp; {5&#39;b0, a1stg_in2[62:55]})) | ({13 {a1stg_fsdtoix}} &amp; a1stg_expadd2[12:0]));
	dffe_s #(12) i_a2stg_exp(
		.din(a2stg_exp_in[11:0]),
		.en(a6stg_step),
		.clk(clk),
		.q(a2stg_exp[11:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(13) i_a2stg_expa(
		.din(a2stg_exp_in[12:0]),
		.en(a6stg_step),
		.clk(clk),
		.q(a2stg_expa[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a2stg_expadd_in2_in[12:0] = (((((({13 {a1stg_fstod}} &amp; 13&#39;h0380) | ({13 {a1stg_fdtos}} &amp; ~13&#39;h0380)) | ({13 {a1stg_fstoi}} &amp; ~13&#39;h009f)) | ({13 {a1stg_fstox}} &amp; ~13&#39;h00bf)) | ({13 {a1stg_fdtoi}} &amp; ~13&#39;h041f)) | ({13 {a1stg_fdtox}} &amp; ~13&#39;h043f));
	dffe_s #(13) i_a2stg_expadd2_in2(
		.din(a2stg_expadd_in2_in[12:0]),
		.en(a6stg_step),
		.clk(clk),
		.q(a2stg_expadd_in2[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a2stg_expadd[12:0] = ((a2stg_expa[12:0] + a2stg_expadd_in2[12:0]) + {12&#39;b0, a2stg_fsdtoix_fdtos});
	assign a3stg_exp_in[12:0] = (((((((({13 {a2stg_faddsubop}} &amp; a2stg_expa[12:0]) | ({13 {a2stg_fitos}} &amp; 13&#39;h009e)) | ({13 {a2stg_fitod}} &amp; 13&#39;h041e)) | ({13 {a2stg_fxtos}} &amp; 13&#39;h00be)) | ({13 {a2stg_fxtod}} &amp; 13&#39;h043e)) | ({13 {a3stg_exp_7ff}} &amp; 13&#39;h07ff)) | ({13 {a3stg_exp_ff}} &amp; 13&#39;h00ff)) | ({13 {a3stg_exp_add}} &amp; (a2stg_expadd[12:0] &amp; {13 {!a2stg_expadd[11]}})));
	dffe_s #(13) i_a3stg_exp(
		.din(a3stg_exp_in[12:0]),
		.en(a6stg_step),
		.clk(clk),
		.q(a3stg_exp[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a3stg_exp_10_0[10:0] = a3stg_exp[10:0];
	assign a3stg_exp_plus1[12:0] = (a3stg_exp[12:0] + 13&#39;h0001);
	assign a3stg_exp_minus1[12:0] = (a3stg_exp[12:0] - 13&#39;h0001);
	assign a4stg_exp_pre1_in[12:0] = ({13 {((a3stg_faddsubop &amp;&amp; a6stg_step) &amp;&amp; !a3stg_inc_exp_inv)}} &amp; a3stg_exp_plus1[12:0]);
	dff_s #(13) i_a4stg_exp_pre1(
		.din(a4stg_exp_pre1_in[12:0]),
		.clk(clk),
		.q(a4stg_exp_pre1[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_exp_pre3_in[12:0] = ({13 {((a3stg_faddsubop &amp;&amp; a6stg_step) &amp;&amp; !a3stg_dec_exp_inv)}} &amp; a3stg_exp_minus1[12:0]);
	dff_s #(13) i_a4stg_exp_pre3(
		.din(a4stg_exp_pre3_in[12:0]),
		.clk(clk),
		.q(a4stg_exp_pre3[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_exp_pre2_in[12:0] = ((({13 {(!a3stg_fdtos_inv &amp;&amp; a6stg_step)}} &amp; a3stg_exp[12:0]) | ({13 {(!a4stg_fixtos_fxtod_inv &amp;&amp; a6stg_step)}} &amp; a4stg_expshl[12:0])) | ({13 {!a6stg_step}} &amp; a4stg_exp[12:0]));
	dff_s #(13) i_a4stg_exp_pre2(
		.din(a4stg_exp_pre2_in[12:0]),
		.clk(clk),
		.q(a4stg_exp_pre2[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_exp_pre4_in[12:0] = ({13 {((a3stg_faddsubop &amp;&amp; a6stg_step) &amp;&amp; !a3stg_same_exp_inv)}} &amp; a3stg_exp[12:0]);
	dff_s #(13) i_a4stg_exp_pre4(
		.din(a4stg_exp_pre4_in[12:0]),
		.clk(clk),
		.q(a4stg_exp_pre4[12:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(13) i_a4stg_exp2(
		.din(a3stg_exp[12:0]),
		.en(a6stg_step),
		.clk(clk),
		.q(a4stg_exp2[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_exp[12:0] = (((a4stg_exp_pre1[12:0] | a4stg_exp_pre2[12:0]) | a4stg_exp_pre3[12:0]) | a4stg_exp_pre4[12:0]);
	assign a4stg_exp_11_0[11:0] = a4stg_exp[11:0];
	assign a4stg_expinc[12:0] = (a4stg_exp[12:0] + 13&#39;h0001);
	assign a4stg_expadd_in2[12:0] = ~{7&#39;b0, a4stg_shl_cnt[5:0]};
	assign a4stg_expadd[12:0] = ((a4stg_exp2[12:0] + a4stg_expadd_in2[12:0]) + 13&#39;h0001);
	assign a4stg_expshl[12:0] = (a4stg_expadd[12:0] &amp; {13 {a4stg_denorm_inv}});
	assign add_exp_out_in1[10:0] = ~((({11 {add_exp_out_exp1}} &amp; a4stg_exp[10:0]) | ({11 {a4stg_in_of}} &amp; {{3 {a4stg_dblop}}, 7&#39;h7f, a4stg_to_0_inv})) | ({11 {add_exp_out_expadd}} &amp; a4stg_expshl[10:0]));
	dffe_s #(11) i_add_exp_out1(
		.din(add_exp_out_in1[10:0]),
		.en(a6stg_step),
		.clk(clk),
		.q(add_exp_out1[10:0]),
		.se(se),
		.si(),
		.so()
	);
	assign add_exp_out_in2[10:0] = ~({11 {(add_exp_out_expinc &amp;&amp; a4stg_rndadd_cout)}} &amp; a4stg_expinc[10:0]);
	dffe_s #(11) i_add_exp_out2(
		.din(add_exp_out_in2[10:0]),
		.en(a6stg_step),
		.clk(clk),
		.q(add_exp_out2[10:0]),
		.se(se),
		.si(),
		.so()
	);
	assign add_exp_out_in3[10:0] = ~({11 {add_exp_out_exp}} &amp; a4stg_exp[10:0]);
	dffe_s #(11) i_add_exp_out3(
		.din(add_exp_out_in3[10:0]),
		.en(a6stg_step),
		.clk(clk),
		.q(add_exp_out3[10:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(11) i_add_exp_out4(
		.din({11 {a4stg_rndadd_cout}}),
		.en(a6stg_step),
		.clk(clk),
		.q(add_exp_out4[10:0]),
		.se(se),
		.si(),
		.so()
	);
	assign add_exp_out[10:0] = ~((add_exp_out1[10:0] &amp; add_exp_out2[10:0]) &amp; (add_exp_out3[10:0] | add_exp_out4[10:0]));
endmodule

</pre>
</body>