Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 21 08:56:53 2023
| Host         : LAPTOP-E0AG1RH8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.181        0.000                      0                  832        0.157        0.000                      0                  832        3.750        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.181        0.000                      0                  832        0.157        0.000                      0                  832        3.750        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.862ns  (logic 3.700ns (37.516%)  route 6.162ns (62.484%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=222, routed)         0.828     6.594    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.445     8.163    mips/dp/rf/rf_reg_r1_0_31_12_17/ADDRA0
    SLICE_X6Y93          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.313 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=4, routed)           0.681     8.995    mips/dp/pcreg/RsData0[12]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.328     9.323 r  mips/dp/pcreg/aluout0_carry__2_i_4/O
                         net (fo=2, routed)           0.483     9.805    mips/dp/alu/srca[12]
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  mips/dp/alu/aluout0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.331    mips/dp/alu/aluout0_inferred__0/i__carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  mips/dp/alu/aluout0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.445    mips/dp/alu/aluout0_inferred__0/i__carry__3_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  mips/dp/alu/aluout0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.777    11.444    mips/dp/pcreg/y_carry_i_7_1[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.299    11.743 r  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=2, routed)           0.417    12.160    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.124    12.284 r  mips/dp/pcreg/y_carry_i_11/O
                         net (fo=1, routed)           0.433    12.717    mips/dp/pcreg/y_carry_i_11_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  mips/dp/pcreg/y_carry_i_4/O
                         net (fo=4, routed)           0.593    13.434    mips/dp/pcreg/y_carry_i_4_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.124    13.558 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.558    mips/dp/pcadd2/S[0]
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.091 r  mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    14.091    mips/dp/pcadd2/y_carry_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.310 r  mips/dp/pcadd2/y_carry__0/O[0]
                         net (fo=1, routed)           0.505    14.815    mips/dp/pcreg/y[4]
    SLICE_X8Y91          LUT3 (Prop_lut3_I2_O)        0.295    15.110 r  mips/dp/pcreg/q[5]_i_1/O
                         net (fo=1, routed)           0.000    15.110    mips/dp/pcreg/q[5]_i_1_n_0
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.523    14.946    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.302    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X8Y91          FDCE (Setup_fdce_C_D)        0.079    15.291    mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -15.110    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.787ns  (logic 3.603ns (36.813%)  route 6.184ns (63.187%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=222, routed)         0.828     6.594    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.445     8.163    mips/dp/rf/rf_reg_r1_0_31_12_17/ADDRA0
    SLICE_X6Y93          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.313 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=4, routed)           0.681     8.995    mips/dp/pcreg/RsData0[12]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.328     9.323 r  mips/dp/pcreg/aluout0_carry__2_i_4/O
                         net (fo=2, routed)           0.483     9.805    mips/dp/alu/srca[12]
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  mips/dp/alu/aluout0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.331    mips/dp/alu/aluout0_inferred__0/i__carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  mips/dp/alu/aluout0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.445    mips/dp/alu/aluout0_inferred__0/i__carry__3_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  mips/dp/alu/aluout0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.777    11.444    mips/dp/pcreg/y_carry_i_7_1[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.299    11.743 r  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=2, routed)           0.417    12.160    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.124    12.284 r  mips/dp/pcreg/y_carry_i_11/O
                         net (fo=1, routed)           0.433    12.717    mips/dp/pcreg/y_carry_i_11_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  mips/dp/pcreg/y_carry_i_4/O
                         net (fo=4, routed)           0.593    13.434    mips/dp/pcreg/y_carry_i_4_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.124    13.558 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.558    mips/dp/pcadd2/S[0]
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.201 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.527    14.728    mips/dp/pcreg/y[3]
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.307    15.035 r  mips/dp/pcreg/q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.035    mips/dp/pcreg/q[4]_rep__0_i_1_n_0
    SLICE_X9Y92          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.523    14.946    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y92          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep__0/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X9Y92          FDCE (Setup_fdce_C_D)        0.032    15.219    mips/dp/pcreg/q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -15.035    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.740ns  (logic 3.597ns (36.932%)  route 6.143ns (63.068%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=222, routed)         0.828     6.594    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.445     8.163    mips/dp/rf/rf_reg_r1_0_31_12_17/ADDRA0
    SLICE_X6Y93          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.313 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=4, routed)           0.681     8.995    mips/dp/pcreg/RsData0[12]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.328     9.323 r  mips/dp/pcreg/aluout0_carry__2_i_4/O
                         net (fo=2, routed)           0.483     9.805    mips/dp/alu/srca[12]
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  mips/dp/alu/aluout0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.331    mips/dp/alu/aluout0_inferred__0/i__carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  mips/dp/alu/aluout0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.445    mips/dp/alu/aluout0_inferred__0/i__carry__3_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  mips/dp/alu/aluout0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.777    11.444    mips/dp/pcreg/y_carry_i_7_1[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.299    11.743 r  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=2, routed)           0.417    12.160    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.124    12.284 r  mips/dp/pcreg/y_carry_i_11/O
                         net (fo=1, routed)           0.433    12.717    mips/dp/pcreg/y_carry_i_11_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  mips/dp/pcreg/y_carry_i_4/O
                         net (fo=4, routed)           0.593    13.434    mips/dp/pcreg/y_carry_i_4_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.124    13.558 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.558    mips/dp/pcadd2/S[0]
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.201 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.485    14.686    mips/dp/pcreg/y[3]
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.301    14.987 r  mips/dp/pcreg/q[4]_i_1/O
                         net (fo=1, routed)           0.000    14.987    mips/dp/pcreg/q[4]_i_1_n_0
    SLICE_X9Y92          FDCE                                         r  mips/dp/pcreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.523    14.946    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y92          FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X9Y92          FDCE (Setup_fdce_C_D)        0.075    15.262    mips/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -14.987    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 3.603ns (37.581%)  route 5.984ns (62.419%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=222, routed)         0.828     6.594    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.445     8.163    mips/dp/rf/rf_reg_r1_0_31_12_17/ADDRA0
    SLICE_X6Y93          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.313 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=4, routed)           0.681     8.995    mips/dp/pcreg/RsData0[12]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.328     9.323 r  mips/dp/pcreg/aluout0_carry__2_i_4/O
                         net (fo=2, routed)           0.483     9.805    mips/dp/alu/srca[12]
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  mips/dp/alu/aluout0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.331    mips/dp/alu/aluout0_inferred__0/i__carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  mips/dp/alu/aluout0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.445    mips/dp/alu/aluout0_inferred__0/i__carry__3_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  mips/dp/alu/aluout0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.777    11.444    mips/dp/pcreg/y_carry_i_7_1[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.299    11.743 r  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=2, routed)           0.417    12.160    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.124    12.284 r  mips/dp/pcreg/y_carry_i_11/O
                         net (fo=1, routed)           0.433    12.717    mips/dp/pcreg/y_carry_i_11_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  mips/dp/pcreg/y_carry_i_4/O
                         net (fo=4, routed)           0.593    13.434    mips/dp/pcreg/y_carry_i_4_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.124    13.558 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.558    mips/dp/pcadd2/S[0]
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.201 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.327    14.528    mips/dp/pcreg/y[3]
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.307    14.835 r  mips/dp/pcreg/q[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    14.835    mips/dp/pcreg/q[4]_rep_i_1_n_0
    SLICE_X9Y90          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.522    14.945    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X9Y90          FDCE (Setup_fdce_C_D)        0.031    15.217    mips/dp/pcreg/q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 3.532ns (37.195%)  route 5.964ns (62.805%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=222, routed)         0.828     6.594    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.445     8.163    mips/dp/rf/rf_reg_r1_0_31_12_17/ADDRA0
    SLICE_X6Y93          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.313 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=4, routed)           0.681     8.995    mips/dp/pcreg/RsData0[12]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.328     9.323 r  mips/dp/pcreg/aluout0_carry__2_i_4/O
                         net (fo=2, routed)           0.483     9.805    mips/dp/alu/srca[12]
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  mips/dp/alu/aluout0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.331    mips/dp/alu/aluout0_inferred__0/i__carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  mips/dp/alu/aluout0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.445    mips/dp/alu/aluout0_inferred__0/i__carry__3_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  mips/dp/alu/aluout0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.777    11.444    mips/dp/pcreg/y_carry_i_7_1[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.299    11.743 r  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=2, routed)           0.417    12.160    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.124    12.284 r  mips/dp/pcreg/y_carry_i_11/O
                         net (fo=1, routed)           0.433    12.717    mips/dp/pcreg/y_carry_i_11_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  mips/dp/pcreg/y_carry_i_4/O
                         net (fo=4, routed)           0.593    13.434    mips/dp/pcreg/y_carry_i_4_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.124    13.558 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.558    mips/dp/pcadd2/S[0]
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.136 r  mips/dp/pcadd2/y_carry/O[2]
                         net (fo=1, routed)           0.307    14.443    mips/dp/pcreg/y[2]
    SLICE_X8Y91          LUT3 (Prop_lut3_I2_O)        0.301    14.744 r  mips/dp/pcreg/q[3]_i_1/O
                         net (fo=1, routed)           0.000    14.744    mips/dp/pcreg/q[3]_i_1_n_0
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.523    14.946    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.302    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X8Y91          FDCE (Setup_fdce_C_D)        0.079    15.291    mips/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -14.744    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 2.549ns (28.143%)  route 6.509ns (71.857%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=222, routed)         0.802     6.568    mips/dp/pcreg/Q[3]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.692 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.083     7.775    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.921 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.615     8.536    mips/dp/pcreg/RsData0[0]
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.328     8.864 r  mips/dp/pcreg/aluout0_carry_i_4/O
                         net (fo=3, routed)           0.344     9.209    mips/dp/alu/srca[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.735 r  mips/dp/alu/aluout0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.735    mips/dp/alu/aluout0_carry_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.957 r  mips/dp/alu/aluout0_carry__0/O[0]
                         net (fo=1, routed)           0.681    10.638    mips/dp/pcreg/data0[4]
    SLICE_X9Y91          LUT5 (Prop_lut5_I2_O)        0.299    10.937 r  mips/dp/pcreg/RAM_reg_0_31_0_0_i_5/O
                         net (fo=34, routed)          1.174    12.111    dmd/dmem/RAM_reg_0_31_0_0__30/A2
    SLICE_X2Y89          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.138    12.250 r  dmd/dmem/RAM_reg_0_31_0_0__30/SP/O
                         net (fo=1, routed)           0.624    12.874    dmd/dmem/RAM_reg_0_31_0_0__30_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124    12.998 r  dmd/dmem/rf_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.454    13.452    mips/dp/pcreg/rf_reg_r1_0_31_30_31
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124    13.576 r  mips/dp/pcreg/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.729    14.305    mips/dp/rf/rf_reg_r2_0_31_30_31/DIA1
    SLICE_X10Y97         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.528    14.951    mips/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X10Y97         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.259    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X10Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.916    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 2.543ns (28.077%)  route 6.515ns (71.923%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=222, routed)         0.802     6.568    mips/dp/pcreg/Q[3]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.692 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.083     7.775    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.921 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.615     8.536    mips/dp/pcreg/RsData0[0]
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.328     8.864 r  mips/dp/pcreg/aluout0_carry_i_4/O
                         net (fo=3, routed)           0.391     9.255    mips/dp/alu/srca[0]
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.870 r  mips/dp/alu/aluout0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.563    10.433    mips/dp/pcreg/O[3]
    SLICE_X6Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.739 r  mips/dp/pcreg/RAM_reg_0_31_0_0_i_4/O
                         net (fo=44, routed)          1.369    12.108    dmd/dmem/RAM_reg_0_31_0_0__24/A1
    SLICE_X6Y96          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.258    12.366 r  dmd/dmem/RAM_reg_0_31_0_0__24/SP/O
                         net (fo=1, routed)           0.580    12.946    dmd/dmem/RAM_reg_0_31_0_0__24_n_0
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.124    13.070 r  dmd/dmem/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.505    13.576    mips/dp/pcreg/rf_reg_r1_0_31_24_29_2
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124    13.700 r  mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.607    14.306    mips/dp/rf/rf_reg_r2_0_31_24_29/DIA1
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.525    14.948    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X8Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.931    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -14.306    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 3.189ns (34.162%)  route 6.146ns (65.838%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=222, routed)         0.828     6.594    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.445     8.163    mips/dp/rf/rf_reg_r1_0_31_12_17/ADDRA0
    SLICE_X6Y93          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.313 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=4, routed)           0.681     8.995    mips/dp/pcreg/RsData0[12]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.328     9.323 r  mips/dp/pcreg/aluout0_carry__2_i_4/O
                         net (fo=2, routed)           0.483     9.805    mips/dp/alu/srca[12]
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  mips/dp/alu/aluout0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.331    mips/dp/alu/aluout0_inferred__0/i__carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  mips/dp/alu/aluout0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.445    mips/dp/alu/aluout0_inferred__0/i__carry__3_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  mips/dp/alu/aluout0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.777    11.444    mips/dp/pcreg/y_carry_i_7_1[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.299    11.743 r  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=2, routed)           0.417    12.160    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_14_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.124    12.284 r  mips/dp/pcreg/y_carry_i_11/O
                         net (fo=1, routed)           0.433    12.717    mips/dp/pcreg/y_carry_i_11_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  mips/dp/pcreg/y_carry_i_4/O
                         net (fo=4, routed)           0.593    13.434    mips/dp/pcreg/y_carry_i_4_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.124    13.558 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.558    mips/dp/pcadd2/S[0]
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    13.788 r  mips/dp/pcadd2/y_carry/O[1]
                         net (fo=1, routed)           0.489    14.277    mips/dp/pcreg/y[1]
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.306    14.583 r  mips/dp/pcreg/q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.583    mips/dp/pcreg/q[2]_i_1_n_0
    SLICE_X9Y90          FDCE                                         r  mips/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.522    14.945    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDCE                                         r  mips/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X9Y90          FDCE (Setup_fdce_C_D)        0.029    15.215    mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -14.583    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 2.535ns (27.833%)  route 6.573ns (72.167%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=222, routed)         0.802     6.568    mips/dp/pcreg/Q[3]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.692 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.083     7.775    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.921 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.615     8.536    mips/dp/pcreg/RsData0[0]
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.328     8.864 r  mips/dp/pcreg/aluout0_carry_i_4/O
                         net (fo=3, routed)           0.344     9.209    mips/dp/alu/srca[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.735 r  mips/dp/alu/aluout0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.735    mips/dp/alu/aluout0_carry_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.957 r  mips/dp/alu/aluout0_carry__0/O[0]
                         net (fo=1, routed)           0.681    10.638    mips/dp/pcreg/data0[4]
    SLICE_X9Y91          LUT5 (Prop_lut5_I2_O)        0.299    10.937 r  mips/dp/pcreg/RAM_reg_0_31_0_0_i_5/O
                         net (fo=34, routed)          1.447    12.384    dmd/dmem/RAM_reg_0_31_0_0__26/A2
    SLICE_X2Y96          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124    12.508 r  dmd/dmem/RAM_reg_0_31_0_0__26/SP/O
                         net (fo=1, routed)           0.403    12.911    dmd/dmem/RAM_reg_0_31_0_0__26_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124    13.035 r  dmd/dmem/rf_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.633    13.668    mips/dp/pcreg/rf_reg_r1_0_31_24_29_3
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    13.792 r  mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.563    14.355    mips/dp/rf/rf_reg_r1_0_31_24_29/DIB1
    SLICE_X6Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.604    15.027    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    15.022    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 2.864ns (31.506%)  route 6.226ns (68.494%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=222, routed)         0.802     6.568    mips/dp/pcreg/Q[3]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.692 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.083     7.775    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X6Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.921 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.615     8.536    mips/dp/pcreg/RsData0[0]
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.328     8.864 r  mips/dp/pcreg/aluout0_carry_i_4/O
                         net (fo=3, routed)           0.344     9.209    mips/dp/alu/srca[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.735 r  mips/dp/alu/aluout0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.735    mips/dp/alu/aluout0_carry_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.069 r  mips/dp/alu/aluout0_carry__0/O[1]
                         net (fo=1, routed)           0.588    10.657    mips/dp/pcreg/data0[5]
    SLICE_X4Y88          LUT5 (Prop_lut5_I2_O)        0.303    10.960 r  mips/dp/pcreg/RAM_reg_0_31_0_0_i_6/O
                         net (fo=34, routed)          1.121    12.081    dmd/dmem/RAM_reg_0_31_0_0__14/A3
    SLICE_X10Y91         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    12.188 r  dmd/dmem/RAM_reg_0_31_0_0__14/SP/O
                         net (fo=1, routed)           0.618    12.806    dmd/dmem/RAM_reg_0_31_0_0__14_n_0
    SLICE_X8Y92          LUT2 (Prop_lut2_I0_O)        0.150    12.956 r  dmd/dmem/rf_reg_r1_0_31_12_17_i_11/O
                         net (fo=1, routed)           0.461    13.417    mips/dp/pcreg/rf_reg_r1_0_31_12_17
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.328    13.745 r  mips/dp/pcreg/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.593    14.338    mips/dp/rf/rf_reg_r1_0_31_12_17/DIB1
    SLICE_X6Y93          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.603    15.026    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y93          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y93          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    15.021    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                  0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.601     1.520    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  dmd/io/led1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  dmd/io/led1_reg[1]/Q
                         net (fo=1, routed)           0.106     1.768    dmd/io/led1[1]
    SLICE_X2Y86          FDRE                                         r  dmd/io/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.872     2.037    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  dmd/io/led_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.076     1.610    dmd/io/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.600     1.519    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  dmd/io/led1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  dmd/io/led1_reg[6]/Q
                         net (fo=1, routed)           0.110     1.770    dmd/io/led1[6]
    SLICE_X3Y85          FDRE                                         r  dmd/io/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.872     2.037    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  dmd/io/led_reg[6]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.072     1.606    dmd/io/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.600     1.519    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  dmd/io/led1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  dmd/io/led1_reg[3]/Q
                         net (fo=1, routed)           0.112     1.772    dmd/io/led1[3]
    SLICE_X3Y85          FDRE                                         r  dmd/io/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.872     2.037    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  dmd/io/led_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.066     1.600    dmd/io/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.600     1.519    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  dmd/io/led1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  dmd/io/led1_reg[4]/Q
                         net (fo=1, routed)           0.103     1.764    dmd/io/led1[4]
    SLICE_X3Y85          FDRE                                         r  dmd/io/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.872     2.037    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  dmd/io/led_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.047     1.581    dmd/io/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.601     1.520    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  dmd/io/led1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  dmd/io/led1_reg[0]/Q
                         net (fo=1, routed)           0.116     1.778    dmd/io/led1[0]
    SLICE_X2Y85          FDRE                                         r  dmd/io/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.872     2.037    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  dmd/io/led_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.059     1.593    dmd/io/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.600     1.519    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  dmd/io/led1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  dmd/io/led1_reg[8]/Q
                         net (fo=1, routed)           0.114     1.761    dmd/io/led1[8]
    SLICE_X3Y85          FDRE                                         r  dmd/io/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.872     2.037    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  dmd/io/led_reg[8]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.022     1.556    dmd/io/led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.548%)  route 0.176ns (55.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.601     1.520    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  dmd/io/led1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  dmd/io/led1_reg[7]/Q
                         net (fo=1, routed)           0.176     1.837    dmd/io/led1[7]
    SLICE_X2Y85          FDRE                                         r  dmd/io/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.872     2.037    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  dmd/io/led_reg[7]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.063     1.597    dmd/io/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.548%)  route 0.176ns (55.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.601     1.520    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  dmd/io/led1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  dmd/io/led1_reg[2]/Q
                         net (fo=1, routed)           0.176     1.837    dmd/io/led1[2]
    SLICE_X2Y85          FDRE                                         r  dmd/io/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.872     2.037    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  dmd/io/led_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.052     1.586    dmd/io/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmd/m7seg/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/m7seg/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.596     1.515    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDCE                                         r  dmd/m7seg/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  dmd/m7seg/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121     1.778    dmd/m7seg/clkdiv_reg_n_0_[14]
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  dmd/m7seg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    dmd/m7seg/clkdiv_reg[12]_i_1_n_5
    SLICE_X4Y81          FDCE                                         r  dmd/m7seg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.865     2.030    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDCE                                         r  dmd/m7seg/clkdiv_reg[14]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDCE (Hold_fdce_C_D)         0.105     1.620    dmd/m7seg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmd/m7seg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/m7seg/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.593     1.512    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  dmd/m7seg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  dmd/m7seg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.121     1.775    dmd/m7seg/clkdiv_reg_n_0_[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  dmd/m7seg/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    dmd/m7seg/clkdiv_reg[0]_i_1_n_5
    SLICE_X4Y78          FDCE                                         r  dmd/m7seg/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.862     2.027    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  dmd/m7seg/clkdiv_reg[2]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X4Y78          FDCE (Hold_fdce_C_D)         0.105     1.617    dmd/m7seg/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y86     dmd/io/led1_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y86     dmd/io/led1_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y86     dmd/io/led1_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     dmd/io/led1_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y86     dmd/io/led1_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     dmd/io/led1_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y85     dmd/io/led_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y86     dmd/io/led_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y86     dmd/io/led_reg[11]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_31_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y90     dmd/dmem/RAM_reg_0_31_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y96     dmd/dmem/RAM_reg_0_31_0_0__24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y96     dmd/dmem/RAM_reg_0_31_0_0__25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     dmd/dmem/RAM_reg_0_31_0_0__26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     dmd/dmem/RAM_reg_0_31_0_0__27/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     dmd/dmem/RAM_reg_0_31_0_0__28/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     dmd/dmem/RAM_reg_0_31_0_0__29/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     dmd/dmem/RAM_reg_0_31_0_0__3/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK



