// Seed: 2069141674
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    output uwire id_4,
    input tri0 id_5,
    output wor id_6
);
  logic id_8;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply0 id_14
    , id_39,
    input wor id_15,
    input wire id_16,
    input supply1 id_17,
    input supply1 id_18,
    input tri0 id_19,
    input wire id_20,
    output wire id_21,
    input wor id_22,
    input wand id_23
    , id_40,
    input supply0 id_24,
    input wand id_25,
    input tri id_26,
    input tri1 id_27,
    input supply1 id_28,
    output tri1 id_29,
    input wire id_30,
    input wire id_31,
    output supply1 id_32,
    input tri id_33,
    output tri id_34,
    input supply0 id_35,
    input uwire id_36,
    input uwire id_37
);
  assign id_32 = id_17;
  assign id_34 = id_22;
  module_0 modCall_1 (
      id_8,
      id_14,
      id_35,
      id_35,
      id_2,
      id_10,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
