#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 16 21:57:42 2019
# Process ID: 18404
# Current directory: E:/FPGA/SRM_FPGA/srm_open_loop_control_ila
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16288 E:\FPGA\SRM_FPGA\srm_open_loop_control_ila\srm_open_loop_control.xpr
# Log file: E:/FPGA/SRM_FPGA/srm_open_loop_control_ila/vivado.log
# Journal file: E:/FPGA/SRM_FPGA/srm_open_loop_control_ila\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/SRM_FPGA/srm_open_loop_control_ila/srm_open_loop_control.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/SRM_FPGA/srm_open_loop_control' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 677.414 ; gain = 93.504
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/SRM_FPGA/srm_open_loop_control_ila/srm_open_loop_control.runs/synth_1

launch_runs impl_1 -jobs 4
[Tue Jul 16 22:01:49 2019] Launched synth_1...
Run output will be captured here: E:/FPGA/SRM_FPGA/srm_open_loop_control_ila/srm_open_loop_control.runs/synth_1/runme.log
[Tue Jul 16 22:01:49 2019] Launched impl_1...
Run output will be captured here: E:/FPGA/SRM_FPGA/srm_open_loop_control_ila/srm_open_loop_control.runs/impl_1/runme.log
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 22:06:43 2019...
