Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr  6 01:29:09 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file conv_methodology_drc_routed.rpt -pb conv_methodology_drc_routed.pb -rpx conv_methodology_drc_routed.rpx
| Design       : conv
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 83
+-----------+----------+-------------------------------------------+------------+
| Rule      | Severity | Description                               | Violations |
+-----------+----------+-------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert              | 1          |
| TIMING-18 | Warning  | Missing input or output delay             | 2          |
| TIMING-20 | Warning  | Non-clocked latch                         | 79         |
| ULMTCS-2  | Warning  | Control Sets use limits require reduction | 1          |
+-----------+----------+-------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell i_reg[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_reg[0]/CLR, i_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on clear relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on fill relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch f1_reg/L7 (in f1_reg macro) cannot be properly analyzed as its control pin f1_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch f2_reg/L7 (in f2_reg macro) cannot be properly analyzed as its control pin f2_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch flag_reg cannot be properly analyzed as its control pin flag_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch i_reg[0] cannot be properly analyzed as its control pin i_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch i_reg[1] cannot be properly analyzed as its control pin i_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch j_reg[0] cannot be properly analyzed as its control pin j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch j_reg[1] cannot be properly analyzed as its control pin j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch register_reg[0][0][0] cannot be properly analyzed as its control pin register_reg[0][0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch register_reg[0][0][1] cannot be properly analyzed as its control pin register_reg[0][0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch register_reg[0][0][2] cannot be properly analyzed as its control pin register_reg[0][0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch register_reg[0][0][3] cannot be properly analyzed as its control pin register_reg[0][0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch register_reg[0][0][4] cannot be properly analyzed as its control pin register_reg[0][0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch register_reg[0][0][5] cannot be properly analyzed as its control pin register_reg[0][0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch register_reg[0][0][6] cannot be properly analyzed as its control pin register_reg[0][0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch register_reg[0][0][7] cannot be properly analyzed as its control pin register_reg[0][0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch register_reg[0][1][0] cannot be properly analyzed as its control pin register_reg[0][1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch register_reg[0][1][1] cannot be properly analyzed as its control pin register_reg[0][1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch register_reg[0][1][2] cannot be properly analyzed as its control pin register_reg[0][1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch register_reg[0][1][3] cannot be properly analyzed as its control pin register_reg[0][1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch register_reg[0][1][4] cannot be properly analyzed as its control pin register_reg[0][1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch register_reg[0][1][5] cannot be properly analyzed as its control pin register_reg[0][1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch register_reg[0][1][6] cannot be properly analyzed as its control pin register_reg[0][1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch register_reg[0][1][7] cannot be properly analyzed as its control pin register_reg[0][1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch register_reg[0][2][0] cannot be properly analyzed as its control pin register_reg[0][2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch register_reg[0][2][1] cannot be properly analyzed as its control pin register_reg[0][2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch register_reg[0][2][2] cannot be properly analyzed as its control pin register_reg[0][2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch register_reg[0][2][3] cannot be properly analyzed as its control pin register_reg[0][2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch register_reg[0][2][4] cannot be properly analyzed as its control pin register_reg[0][2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch register_reg[0][2][5] cannot be properly analyzed as its control pin register_reg[0][2][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch register_reg[0][2][6] cannot be properly analyzed as its control pin register_reg[0][2][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch register_reg[0][2][7] cannot be properly analyzed as its control pin register_reg[0][2][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch register_reg[1][0][0] cannot be properly analyzed as its control pin register_reg[1][0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch register_reg[1][0][1] cannot be properly analyzed as its control pin register_reg[1][0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch register_reg[1][0][2] cannot be properly analyzed as its control pin register_reg[1][0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch register_reg[1][0][3] cannot be properly analyzed as its control pin register_reg[1][0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch register_reg[1][0][4] cannot be properly analyzed as its control pin register_reg[1][0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch register_reg[1][0][5] cannot be properly analyzed as its control pin register_reg[1][0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch register_reg[1][0][6] cannot be properly analyzed as its control pin register_reg[1][0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch register_reg[1][0][7] cannot be properly analyzed as its control pin register_reg[1][0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch register_reg[1][1][0] cannot be properly analyzed as its control pin register_reg[1][1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch register_reg[1][1][1] cannot be properly analyzed as its control pin register_reg[1][1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch register_reg[1][1][2] cannot be properly analyzed as its control pin register_reg[1][1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch register_reg[1][1][3] cannot be properly analyzed as its control pin register_reg[1][1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch register_reg[1][1][4] cannot be properly analyzed as its control pin register_reg[1][1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch register_reg[1][1][5] cannot be properly analyzed as its control pin register_reg[1][1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch register_reg[1][1][6] cannot be properly analyzed as its control pin register_reg[1][1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch register_reg[1][1][7] cannot be properly analyzed as its control pin register_reg[1][1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch register_reg[1][2][0] cannot be properly analyzed as its control pin register_reg[1][2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch register_reg[1][2][1] cannot be properly analyzed as its control pin register_reg[1][2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch register_reg[1][2][2] cannot be properly analyzed as its control pin register_reg[1][2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch register_reg[1][2][3] cannot be properly analyzed as its control pin register_reg[1][2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch register_reg[1][2][4] cannot be properly analyzed as its control pin register_reg[1][2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch register_reg[1][2][5] cannot be properly analyzed as its control pin register_reg[1][2][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch register_reg[1][2][6] cannot be properly analyzed as its control pin register_reg[1][2][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch register_reg[1][2][7] cannot be properly analyzed as its control pin register_reg[1][2][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch register_reg[2][0][0] cannot be properly analyzed as its control pin register_reg[2][0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch register_reg[2][0][1] cannot be properly analyzed as its control pin register_reg[2][0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch register_reg[2][0][2] cannot be properly analyzed as its control pin register_reg[2][0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch register_reg[2][0][3] cannot be properly analyzed as its control pin register_reg[2][0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch register_reg[2][0][4] cannot be properly analyzed as its control pin register_reg[2][0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch register_reg[2][0][5] cannot be properly analyzed as its control pin register_reg[2][0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch register_reg[2][0][6] cannot be properly analyzed as its control pin register_reg[2][0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch register_reg[2][0][7] cannot be properly analyzed as its control pin register_reg[2][0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch register_reg[2][1][0] cannot be properly analyzed as its control pin register_reg[2][1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch register_reg[2][1][1] cannot be properly analyzed as its control pin register_reg[2][1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch register_reg[2][1][2] cannot be properly analyzed as its control pin register_reg[2][1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch register_reg[2][1][3] cannot be properly analyzed as its control pin register_reg[2][1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch register_reg[2][1][4] cannot be properly analyzed as its control pin register_reg[2][1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch register_reg[2][1][5] cannot be properly analyzed as its control pin register_reg[2][1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch register_reg[2][1][6] cannot be properly analyzed as its control pin register_reg[2][1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch register_reg[2][1][7] cannot be properly analyzed as its control pin register_reg[2][1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch register_reg[2][2][0] cannot be properly analyzed as its control pin register_reg[2][2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch register_reg[2][2][1] cannot be properly analyzed as its control pin register_reg[2][2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch register_reg[2][2][2] cannot be properly analyzed as its control pin register_reg[2][2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch register_reg[2][2][3] cannot be properly analyzed as its control pin register_reg[2][2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch register_reg[2][2][4] cannot be properly analyzed as its control pin register_reg[2][2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch register_reg[2][2][5] cannot be properly analyzed as its control pin register_reg[2][2][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch register_reg[2][2][6] cannot be properly analyzed as its control pin register_reg[2][2][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch register_reg[2][2][7] cannot be properly analyzed as its control pin register_reg[2][2][7]/G is not reached by a timing clock
Related violations: <none>

ULMTCS-2#1 Warning
Control Sets use limits require reduction  
This design uses 804 control sets (vs. available limit of 4400, determined by 1 control set per CLB). This exceeds the control set use guideline of 15 percent. This is at a level where reduction is REQUIRED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


