CxlResult:D:\CHIP\Vivado\net_adder\output_compiled_lib\output_compiled_lib/unisims_ver/.cxl.ver.unisim.unisim.rpt =
	ExecutionPlatform = nt64 ,
	SourceLibrary = unisim ,
	SourcePath = D:/Vivado/Vivado/2024.1/data/verilog/src ,
	Simulator = questasim ,
	SimulatorVersion = 2021.1 ,
	CompiledLibrary = unisims_ver ,
	CompiledPath = D:\CHIP\Vivado\net_adder\output_compiled_lib\output_compiled_lib/unisims_ver ,
	Timestamp = Wed Nov 20 14:49:13 2024 ,
	Time = 1732088953 ,
	Language = verilog ,
	XilinxVersion = 2024.1 ,
	LogFile = D:\CHIP\Vivado\net_adder\output_compiled_lib\output_compiled_lib/unisims_ver/.cxl.ver.unisim.unisims_ver.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
