Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip -o gates_test.exe --prj /opt/Xilinx/14.7/ISE_DS/gates_test/gates_test.sim/sim_1/behav/gates_test.prj -top work.gates_test -top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/gates_test/gates_test.srcs/sources_1/new/gates_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94676 KB
Fuse CPU Usage: 1110 ms
Compiling module gates_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable gates_test.exe
Fuse Memory Usage: 654844 KB
Fuse CPU Usage: 1120 ms
GCC CPU Usage: 480 ms
