
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002725    0.023777    0.152894    0.153442 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023777    0.000000    0.153442 ^ fanout75/A (sg13g2_buf_2)
     5    0.024971    0.060292    0.095228    0.248671 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060292    0.000117    0.248787 ^ fanout74/A (sg13g2_buf_2)
     5    0.023015    0.057354    0.110039    0.358826 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.057354    0.000041    0.358867 ^ fanout73/A (sg13g2_buf_4)
     8    0.032225    0.048284    0.117186    0.476053 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048284    0.000190    0.476243 ^ _137_/B (sg13g2_nand3_1)
     5    0.021461    0.196974    0.189749    0.665992 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.196974    0.000062    0.666054 v _244_/B (sg13g2_nand3_1)
     1    0.003352    0.064131    0.086023    0.752077 ^ _244_/Y (sg13g2_nand3_1)
                                                         _069_ (net)
                      0.064131    0.000000    0.752078 ^ _247_/B1 (sg13g2_o21ai_1)
     1    0.003249    0.053963    0.053287    0.805364 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.053963    0.000005    0.805369 v _248_/C (sg13g2_nor3_1)
     1    0.003660    0.090375    0.090385    0.895754 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.090375    0.000008    0.895762 ^ _255_/B (sg13g2_nor4_1)
     1    0.003545    0.042203    0.067838    0.963600 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.042203    0.000007    0.963607 v _256_/B2 (sg13g2_a22oi_1)
     1    0.056236    0.489199    0.380602    1.344209 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.489203    0.001210    1.345419 ^ sine_out[0] (out)
                                              1.345419   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.345419   data arrival time
---------------------------------------------------------------------------------------------
                                              2.454581   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002725    0.023777    0.152894    0.153442 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023777    0.000000    0.153442 ^ fanout75/A (sg13g2_buf_2)
     5    0.024971    0.060292    0.095228    0.248671 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060292    0.000117    0.248787 ^ fanout74/A (sg13g2_buf_2)
     5    0.023015    0.057354    0.110039    0.358826 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.057354    0.000041    0.358867 ^ fanout73/A (sg13g2_buf_4)
     8    0.032225    0.048284    0.117186    0.476053 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048284    0.000227    0.476279 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.017223    0.119026    0.127689    0.603969 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.119026    0.000002    0.603971 v _234_/A2 (sg13g2_a21oi_1)
     2    0.008874    0.106860    0.137142    0.741113 ^ _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.106860    0.000028    0.741141 ^ _267_/A1 (sg13g2_o21ai_1)
     1    0.003790    0.051337    0.088510    0.829650 v _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.051337    0.000010    0.829660 v _270_/A1 (sg13g2_a21oi_1)
     1    0.003425    0.064137    0.072284    0.901944 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.064137    0.000005    0.901949 ^ _273_/A (sg13g2_nor2_1)
     1    0.003711    0.030768    0.048160    0.950110 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.030768    0.000010    0.950120 v _274_/B1 (sg13g2_a22oi_1)
     1    0.053614    0.467699    0.369061    1.319181 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.467701    0.000668    1.319849 ^ sine_out[1] (out)
                                              1.319849   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.319849   data arrival time
---------------------------------------------------------------------------------------------
                                              2.480151   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000224    0.443996 v _140_/A (sg13g2_nor2_2)
     5    0.021977    0.109174    0.109534    0.553530 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109174    0.000009    0.553539 ^ _152_/B (sg13g2_nor2_2)
     4    0.024611    0.061327    0.093025    0.646565 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.061327    0.000079    0.646644 v _155_/B1 (sg13g2_a221oi_1)
     1    0.053883    0.713908    0.581113    1.227757 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.713909    0.000729    1.228486 ^ sine_out[17] (out)
                                              1.228486   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.228486   data arrival time
---------------------------------------------------------------------------------------------
                                              2.571514   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000222    0.443995 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018171    0.212469    0.194922    0.638917 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.212469    0.000001    0.638918 ^ _185_/B (sg13g2_nor2_2)
     5    0.021491    0.080675    0.116128    0.755046 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080675    0.000006    0.755052 v _189_/A2 (sg13g2_o21ai_1)
     1    0.055269    0.559287    0.463561    1.218613 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.559290    0.001013    1.219626 ^ sine_out[32] (out)
                                              1.219626   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.219626   data arrival time
---------------------------------------------------------------------------------------------
                                              2.580374   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000186    0.443958 v _137_/B (sg13g2_nand3_1)
     5    0.022126    0.108083    0.100080    0.544038 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.108083    0.000038    0.544076 ^ _156_/B (sg13g2_nand2b_1)
     2    0.010086    0.079004    0.107603    0.651679 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.079004    0.000026    0.651705 v _176_/A2 (sg13g2_o21ai_1)
     1    0.052774    0.535350    0.445974    1.097679 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.535350    0.000511    1.098189 ^ sine_out[27] (out)
                                              1.098189   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.098189   data arrival time
---------------------------------------------------------------------------------------------
                                              2.701810   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000222    0.443995 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018171    0.212469    0.194922    0.638917 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.212469    0.000001    0.638918 ^ _185_/B (sg13g2_nor2_2)
     5    0.021491    0.080675    0.116128    0.755046 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080675    0.000003    0.755049 v _186_/A2 (sg13g2_a21oi_2)
     1    0.054837    0.244745    0.234785    0.989834 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.244750    0.000925    0.990759 ^ sine_out[30] (out)
                                              0.990759   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.990759   data arrival time
---------------------------------------------------------------------------------------------
                                              2.809241   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002725    0.023777    0.152894    0.153442 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023777    0.000000    0.153442 ^ fanout75/A (sg13g2_buf_2)
     5    0.024971    0.060292    0.095228    0.248671 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060292    0.000117    0.248787 ^ fanout74/A (sg13g2_buf_2)
     5    0.023015    0.057354    0.110039    0.358826 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.057354    0.000065    0.358891 ^ _132_/A (sg13g2_nand2_2)
     4    0.015534    0.061654    0.073314    0.432205 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061654    0.000048    0.432253 v _163_/A2 (sg13g2_o21ai_1)
     4    0.029391    0.312646    0.277194    0.709447 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.312646    0.000302    0.709749 ^ _184_/A1 (sg13g2_a21oi_2)
     1    0.053143    0.212611    0.280164    0.989914 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.212611    0.000575    0.990489 v sine_out[29] (out)
                                              0.990489   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.990489   data arrival time
---------------------------------------------------------------------------------------------
                                              2.809511   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002725    0.023777    0.152894    0.153442 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023777    0.000000    0.153442 ^ fanout75/A (sg13g2_buf_2)
     5    0.024971    0.060292    0.095228    0.248671 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060292    0.000117    0.248787 ^ fanout74/A (sg13g2_buf_2)
     5    0.023015    0.057354    0.110039    0.358826 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.057354    0.000065    0.358891 ^ _132_/A (sg13g2_nand2_2)
     4    0.015534    0.061654    0.073314    0.432205 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061654    0.000048    0.432253 v _163_/A2 (sg13g2_o21ai_1)
     4    0.029391    0.312646    0.277194    0.709447 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.312646    0.000292    0.709740 ^ _164_/A2 (sg13g2_a21oi_2)
     1    0.053573    0.197808    0.270813    0.980553 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.197808    0.000674    0.981227 v sine_out[21] (out)
                                              0.981227   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.981227   data arrival time
---------------------------------------------------------------------------------------------
                                              2.818773   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002725    0.023777    0.152894    0.153442 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023777    0.000000    0.153442 ^ fanout75/A (sg13g2_buf_2)
     5    0.024971    0.060292    0.095228    0.248671 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060292    0.000117    0.248787 ^ fanout74/A (sg13g2_buf_2)
     5    0.023015    0.057354    0.110039    0.358826 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.057354    0.000065    0.358891 ^ _132_/A (sg13g2_nand2_2)
     4    0.015534    0.061654    0.073314    0.432205 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061654    0.000048    0.432253 v _163_/A2 (sg13g2_o21ai_1)
     4    0.029391    0.312646    0.277194    0.709447 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.312646    0.000104    0.709551 ^ _282_/A2 (sg13g2_a21oi_2)
     1    0.052766    0.195610    0.268998    0.978549 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.195610    0.000510    0.979059 v sine_out[10] (out)
                                              0.979059   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.979059   data arrival time
---------------------------------------------------------------------------------------------
                                              2.820941   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000222    0.443995 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018171    0.212469    0.194922    0.638917 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.212469    0.000001    0.638918 ^ _185_/B (sg13g2_nor2_2)
     5    0.021491    0.080675    0.116128    0.755046 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080675    0.000005    0.755051 v _278_/B (sg13g2_nor2_2)
     1    0.055106    0.239338    0.219060    0.974110 ^ _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.239343    0.000983    0.975093 ^ sine_out[6] (out)
                                              0.975093   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.975093   data arrival time
---------------------------------------------------------------------------------------------
                                              2.824907   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002725    0.023777    0.152894    0.153442 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023777    0.000000    0.153442 ^ fanout75/A (sg13g2_buf_2)
     5    0.024971    0.060292    0.095228    0.248671 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060292    0.000117    0.248787 ^ fanout74/A (sg13g2_buf_2)
     5    0.023015    0.057354    0.110039    0.358826 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.057354    0.000041    0.358867 ^ fanout73/A (sg13g2_buf_4)
     8    0.032225    0.048284    0.117186    0.476053 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048284    0.000190    0.476243 ^ _137_/B (sg13g2_nand3_1)
     5    0.021461    0.196974    0.189749    0.665992 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.196974    0.000079    0.666071 v _138_/B (sg13g2_nor2_2)
     2    0.012892    0.099883    0.119372    0.785442 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.099883    0.000038    0.785480 ^ _139_/A2 (sg13g2_a21oi_2)
     1    0.052294    0.164830    0.187805    0.973286 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.164830    0.000416    0.973701 v sine_out[13] (out)
                                              0.973701   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.973701   data arrival time
---------------------------------------------------------------------------------------------
                                              2.826298   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002725    0.023777    0.152894    0.153442 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023777    0.000000    0.153442 ^ fanout75/A (sg13g2_buf_2)
     5    0.024971    0.060292    0.095228    0.248671 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060292    0.000117    0.248787 ^ fanout74/A (sg13g2_buf_2)
     5    0.023015    0.057354    0.110039    0.358826 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.057354    0.000041    0.358867 ^ fanout73/A (sg13g2_buf_4)
     8    0.032225    0.048284    0.117186    0.476053 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048284    0.000190    0.476243 ^ _137_/B (sg13g2_nand3_1)
     5    0.021461    0.196974    0.189749    0.665992 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.196974    0.000036    0.666028 v _156_/B (sg13g2_nand2b_1)
     2    0.010642    0.089600    0.115224    0.781252 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.089600    0.000030    0.781282 ^ _157_/A2 (sg13g2_a21oi_2)
     1    0.053190    0.166710    0.184787    0.966069 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.166713    0.000596    0.966665 v sine_out[18] (out)
                                              0.966665   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.966665   data arrival time
---------------------------------------------------------------------------------------------
                                              2.833335   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000222    0.443995 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018171    0.212469    0.194922    0.638917 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.212469    0.000009    0.638926 ^ _147_/B (sg13g2_nand2_2)
     2    0.013842    0.072005    0.113956    0.752882 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.072005    0.000130    0.753012 v _275_/B (sg13g2_nor2_2)
     1    0.052524    0.228718    0.207973    0.960985 ^ _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.228719    0.000460    0.961445 ^ sine_out[3] (out)
                                              0.961445   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.961445   data arrival time
---------------------------------------------------------------------------------------------
                                              2.838555   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002725    0.023777    0.152894    0.153442 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023777    0.000000    0.153442 ^ fanout75/A (sg13g2_buf_2)
     5    0.024971    0.060292    0.095228    0.248671 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060292    0.000117    0.248787 ^ fanout74/A (sg13g2_buf_2)
     5    0.023015    0.057354    0.110039    0.358826 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.057354    0.000065    0.358891 ^ _132_/A (sg13g2_nand2_2)
     4    0.015534    0.061654    0.073314    0.432205 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061654    0.000048    0.432253 v _163_/A2 (sg13g2_o21ai_1)
     4    0.029391    0.312646    0.277194    0.709447 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.312646    0.000194    0.709641 ^ _276_/B (sg13g2_nor2_2)
     1    0.054442    0.152172    0.212726    0.922367 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.152175    0.000854    0.923220 v sine_out[4] (out)
                                              0.923220   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.923220   data arrival time
---------------------------------------------------------------------------------------------
                                              2.876780   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000812    0.000406    0.000406 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.009161    0.036818    0.165658    0.166064 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036818    0.000013    0.166077 v fanout68/A (sg13g2_buf_4)
     6    0.026650    0.034346    0.088940    0.255016 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.034347    0.000170    0.255186 v _142_/A (sg13g2_or2_1)
     7    0.034308    0.116961    0.188492    0.443678 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.116961    0.000190    0.443868 v _187_/A2 (sg13g2_o21ai_1)
     1    0.054406    0.551305    0.474384    0.918252 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.551307    0.000836    0.919089 ^ sine_out[31] (out)
                                              0.919089   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.919089   data arrival time
---------------------------------------------------------------------------------------------
                                              2.880911   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002725    0.023777    0.152894    0.153442 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023777    0.000000    0.153442 ^ fanout75/A (sg13g2_buf_2)
     5    0.024971    0.060292    0.095228    0.248671 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060292    0.000117    0.248787 ^ fanout74/A (sg13g2_buf_2)
     5    0.023015    0.057354    0.110039    0.358826 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.057354    0.000041    0.358867 ^ fanout73/A (sg13g2_buf_4)
     8    0.032225    0.048284    0.117186    0.476053 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048284    0.000190    0.476243 ^ _137_/B (sg13g2_nand3_1)
     5    0.021461    0.196974    0.189749    0.665992 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.196974    0.000079    0.666071 v _138_/B (sg13g2_nor2_2)
     2    0.012892    0.099883    0.119372    0.785442 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.099883    0.000032    0.785474 ^ _279_/B (sg13g2_nor2_2)
     1    0.053222    0.098684    0.128428    0.913902 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.098687    0.000602    0.914505 v sine_out[7] (out)
                                              0.914505   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.914505   data arrival time
---------------------------------------------------------------------------------------------
                                              2.885495   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000186    0.443959 v _141_/A (sg13g2_or2_1)
     3    0.011573    0.051826    0.130678    0.574637 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.051826    0.000005    0.574642 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008381    0.117187    0.123893    0.698535 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.117187    0.000048    0.698583 ^ _174_/B (sg13g2_nand2_1)
     1    0.006104    0.057125    0.088533    0.787116 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.057125    0.000013    0.787130 v _175_/B (sg13g2_nand2_2)
     1    0.053504    0.121227    0.120731    0.907861 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.121232    0.000647    0.908508 ^ sine_out[26] (out)
                                              0.908508   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.908508   data arrival time
---------------------------------------------------------------------------------------------
                                              2.891492   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002725    0.023777    0.152894    0.153442 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023777    0.000000    0.153442 ^ fanout75/A (sg13g2_buf_2)
     5    0.024971    0.060292    0.095228    0.248671 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060292    0.000117    0.248787 ^ fanout74/A (sg13g2_buf_2)
     5    0.023015    0.057354    0.110039    0.358826 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.057354    0.000041    0.358867 ^ fanout73/A (sg13g2_buf_4)
     8    0.032225    0.048284    0.117186    0.476053 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048284    0.000190    0.476243 ^ _137_/B (sg13g2_nand3_1)
     5    0.021461    0.196974    0.189749    0.665992 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.196974    0.000020    0.666012 v _166_/A (sg13g2_nor2_1)
     1    0.006224    0.088728    0.117515    0.783527 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.088728    0.000011    0.783537 ^ _167_/B (sg13g2_nor2_2)
     1    0.054084    0.097934    0.123196    0.906733 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.097939    0.000750    0.907483 v sine_out[23] (out)
                                              0.907483   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.907483   data arrival time
---------------------------------------------------------------------------------------------
                                              2.892517   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000222    0.443995 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018171    0.212469    0.194922    0.638917 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.212469    0.000009    0.638926 ^ _147_/B (sg13g2_nand2_2)
     2    0.013842    0.072005    0.113956    0.752882 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.072005    0.000130    0.753012 v _149_/B (sg13g2_nand2_2)
     1    0.053822    0.126874    0.129431    0.882443 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.126880    0.000726    0.883169 ^ sine_out[15] (out)
                                              0.883169   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.883169   data arrival time
---------------------------------------------------------------------------------------------
                                              2.916831   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000222    0.443995 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018171    0.212469    0.194922    0.638917 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.212469    0.000007    0.638923 ^ _171_/A (sg13g2_nand2_1)
     1    0.006070    0.078797    0.102924    0.741847 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.078797    0.000013    0.741860 v _172_/B (sg13g2_nand2_2)
     1    0.053084    0.122342    0.132259    0.874119 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.122346    0.000573    0.874691 ^ sine_out[25] (out)
                                              0.874691   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.874691   data arrival time
---------------------------------------------------------------------------------------------
                                              2.925308   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000188    0.443960 v _158_/B (sg13g2_nor2_1)
     3    0.012381    0.121032    0.110051    0.554011 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.121032    0.000010    0.554022 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.005879    0.069321    0.101870    0.655892 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.069321    0.000009    0.655901 v _160_/B (sg13g2_nor2_2)
     1    0.054787    0.237779    0.213056    0.868957 ^ _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.237783    0.000895    0.869852 ^ sine_out[19] (out)
                                              0.869852   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.869852   data arrival time
---------------------------------------------------------------------------------------------
                                              2.930148   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000224    0.443996 v _140_/A (sg13g2_nor2_2)
     5    0.021977    0.109174    0.109534    0.553530 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109174    0.000009    0.553539 ^ _152_/B (sg13g2_nor2_2)
     4    0.024611    0.061327    0.093025    0.646565 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.061327    0.000101    0.646665 v _165_/A2 (sg13g2_a21oi_2)
     1    0.052902    0.236947    0.221198    0.867863 ^ _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.236949    0.000538    0.868401 ^ sine_out[22] (out)
                                              0.868401   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.868401   data arrival time
---------------------------------------------------------------------------------------------
                                              2.931599   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000224    0.443996 v _140_/A (sg13g2_nor2_2)
     5    0.021977    0.109174    0.109534    0.553530 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109174    0.000009    0.553539 ^ _152_/B (sg13g2_nor2_2)
     4    0.024611    0.061327    0.093025    0.646565 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.061327    0.000029    0.646594 v _283_/A2 (sg13g2_a21oi_2)
     1    0.052518    0.238601    0.220136    0.866729 ^ _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.238602    0.000460    0.867190 ^ sine_out[11] (out)
                                              0.867190   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.867190   data arrival time
---------------------------------------------------------------------------------------------
                                              2.932810   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000224    0.443996 v _140_/A (sg13g2_nor2_2)
     5    0.021977    0.109174    0.109534    0.553530 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109174    0.000019    0.553549 ^ _144_/A (sg13g2_nand2_2)
     2    0.012327    0.060958    0.081506    0.635056 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.060958    0.000047    0.635103 v _212_/B (sg13g2_nor2_2)
     2    0.059423    0.256049    0.222990    0.858092 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.256051    0.000611    0.858703 ^ sine_out[2] (out)
                                              0.858703   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.858703   data arrival time
---------------------------------------------------------------------------------------------
                                              2.941297   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000224    0.443996 v _140_/A (sg13g2_nor2_2)
     5    0.021977    0.109174    0.109534    0.553530 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109174    0.000009    0.553539 ^ _152_/B (sg13g2_nor2_2)
     4    0.024611    0.061327    0.093025    0.646565 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.061327    0.000044    0.646608 v _277_/B (sg13g2_nor2_2)
     1    0.054311    0.235712    0.208101    0.854709 ^ _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.235716    0.000827    0.855536 ^ sine_out[5] (out)
                                              0.855536   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.855536   data arrival time
---------------------------------------------------------------------------------------------
                                              2.944464   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006986    0.030575    0.160271    0.160603 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030575    0.000024    0.160626 v fanout61/A (sg13g2_buf_1)
     5    0.020963    0.072981    0.106924    0.267551 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.072982    0.000307    0.267858 v fanout60/A (sg13g2_buf_4)
     8    0.033833    0.040405    0.111511    0.379368 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.040405    0.000047    0.379415 v _131_/A (sg13g2_or2_1)
     6    0.034801    0.118387    0.192088    0.571503 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.118387    0.000129    0.571632 v _280_/B1 (sg13g2_a21oi_2)
     1    0.052777    0.239637    0.239088    0.810720 ^ _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.239638    0.000513    0.811233 ^ sine_out[9] (out)
                                              0.811233   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.811233   data arrival time
---------------------------------------------------------------------------------------------
                                              2.988767   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007359    0.040092    0.166145    0.166477 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040092    0.000025    0.166502 ^ fanout61/A (sg13g2_buf_1)
     5    0.021480    0.094773    0.118842    0.285344 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094773    0.000317    0.285661 ^ fanout60/A (sg13g2_buf_4)
     8    0.033933    0.050939    0.138866    0.424526 ^ fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.050939    0.000046    0.424572 ^ _131_/A (sg13g2_or2_1)
     6    0.036304    0.152539    0.173849    0.598421 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.152539    0.000038    0.598459 ^ _145_/A (sg13g2_nand2_2)
     1    0.053640    0.179316    0.210800    0.809259 v _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.179316    0.000687    0.809946 v sine_out[14] (out)
                                              0.809946   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.809946   data arrival time
---------------------------------------------------------------------------------------------
                                              2.990054   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000987    0.000494    0.000494 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003085    0.020008    0.150892    0.151385 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020008    0.000005    0.151391 v fanout70/A (sg13g2_buf_2)
     5    0.021194    0.044090    0.088762    0.240153 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044090    0.000146    0.240299 v fanout69/A (sg13g2_buf_4)
     8    0.032052    0.038429    0.096196    0.336495 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038429    0.000174    0.336669 v _125_/A (sg13g2_inv_2)
     3    0.016908    0.043454    0.047294    0.383963 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.043454    0.000033    0.383996 ^ _161_/A (sg13g2_nand2_2)
     3    0.021065    0.075190    0.081355    0.465351 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.075190    0.000112    0.465462 v _177_/B (sg13g2_nand2_2)
     3    0.013145    0.048236    0.063217    0.528679 ^ _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.048236    0.000017    0.528696 ^ _179_/A (sg13g2_nand2_2)
     2    0.011835    0.051102    0.061355    0.590051 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.051102    0.000036    0.590087 v _281_/B (sg13g2_nor2_2)
     1    0.056208    0.243109    0.208731    0.798818 ^ _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.243117    0.001223    0.800040 ^ sine_out[8] (out)
                                              0.800040   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.800040   data arrival time
---------------------------------------------------------------------------------------------
                                              2.999959   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000224    0.443996 v _140_/A (sg13g2_nor2_2)
     5    0.021977    0.109174    0.109534    0.553530 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109174    0.000007    0.553537 ^ _169_/A (sg13g2_nand2_1)
     1    0.006477    0.061694    0.083456    0.636993 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.061694    0.000022    0.637016 v _170_/B (sg13g2_nand2_2)
     1    0.053179    0.120996    0.122852    0.759868 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.121000    0.000592    0.760459 ^ sine_out[24] (out)
                                              0.760459   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.760459   data arrival time
---------------------------------------------------------------------------------------------
                                              3.039541   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000987    0.000494    0.000494 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003172    0.025495    0.154143    0.154636 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.025495    0.000005    0.154642 ^ fanout70/A (sg13g2_buf_2)
     5    0.021941    0.054401    0.091415    0.246057 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.054401    0.000153    0.246209 ^ fanout69/A (sg13g2_buf_4)
     8    0.032877    0.048798    0.116111    0.362320 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.048798    0.000180    0.362499 ^ _125_/A (sg13g2_inv_2)
     3    0.016500    0.035380    0.045982    0.408482 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.035380    0.000032    0.408514 v _161_/A (sg13g2_nand2_2)
     3    0.021907    0.057587    0.056989    0.465503 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.057587    0.000117    0.465621 ^ _177_/B (sg13g2_nand2_2)
     3    0.012666    0.051881    0.072487    0.538108 v _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.051881    0.000016    0.538124 v _179_/A (sg13g2_nand2_2)
     2    0.012607    0.044497    0.047730    0.585855 ^ _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.044497    0.000038    0.585893 ^ _180_/B (sg13g2_nand2_2)
     1    0.052689    0.164245    0.157687    0.743580 v _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.164247    0.000492    0.744072 v sine_out[28] (out)
                                              0.744072   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.744072   data arrival time
---------------------------------------------------------------------------------------------
                                              3.055928   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000987    0.000494    0.000494 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003085    0.020008    0.150892    0.151385 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020008    0.000005    0.151391 v fanout70/A (sg13g2_buf_2)
     5    0.021194    0.044090    0.088762    0.240153 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044090    0.000146    0.240299 v fanout69/A (sg13g2_buf_4)
     8    0.032052    0.038429    0.096196    0.336495 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038429    0.000174    0.336669 v _125_/A (sg13g2_inv_2)
     3    0.016908    0.043454    0.047294    0.383963 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.043454    0.000033    0.383996 ^ _161_/A (sg13g2_nand2_2)
     3    0.021065    0.075190    0.081355    0.465351 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.075190    0.000124    0.465475 v _162_/A2 (sg13g2_a21oi_2)
     1    0.053341    0.238635    0.228308    0.693783 ^ _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.238637    0.000627    0.694410 ^ sine_out[20] (out)
                                              0.694410   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.694410   data arrival time
---------------------------------------------------------------------------------------------
                                              3.105590   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000812    0.000406    0.000406 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.009161    0.036818    0.165658    0.166064 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036818    0.000013    0.166077 v fanout68/A (sg13g2_buf_4)
     6    0.026650    0.034346    0.088940    0.255016 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.034347    0.000170    0.255186 v _142_/A (sg13g2_or2_1)
     7    0.034308    0.116961    0.188492    0.443678 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.116961    0.000232    0.443910 v _148_/A2 (sg13g2_a21oi_2)
     1    0.054391    0.244291    0.247701    0.691611 ^ _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.244295    0.000841    0.692451 ^ sine_out[16] (out)
                                              0.692451   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.692451   data arrival time
---------------------------------------------------------------------------------------------
                                              3.107548   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    0.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006986    0.030575    0.160271    0.160603 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030575    0.000024    0.160626 v fanout61/A (sg13g2_buf_1)
     5    0.020963    0.072981    0.106924    0.267551 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.072982    0.000307    0.267858 v fanout60/A (sg13g2_buf_4)
     8    0.033833    0.040405    0.111511    0.379368 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.040405    0.000041    0.379409 v _130_/A (sg13g2_nor2_1)
     2    0.008704    0.092201    0.094324    0.473733 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.092201    0.000003    0.473736 ^ _284_/A (sg13g2_and2_2)
     1    0.053516    0.119656    0.204071    0.677807 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.119657    0.000660    0.678467 ^ sine_out[12] (out)
                                              0.678467   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.678467   data arrival time
---------------------------------------------------------------------------------------------
                                              3.121533   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001182    0.000591    0.000591 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081337    0.170508    0.278743    0.279334 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.170508    0.000172    0.279506 ^ _127_/A (sg13g2_inv_8)
     1    0.056768    0.052123    0.071045    0.350551 v _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.052171    0.001306    0.351857 v signB (out)
                                              0.351857   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.351857   data arrival time
---------------------------------------------------------------------------------------------
                                              3.448143   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001182    0.000591    0.000591 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081337    0.170508    0.278743    0.279334 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.170508    0.000601    0.279935 ^ sign (out)
                                              0.279935   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.279935   data arrival time
---------------------------------------------------------------------------------------------
                                              3.520065   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000224    0.443996 v _140_/A (sg13g2_nor2_2)
     5    0.021977    0.109174    0.109534    0.553530 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109174    0.000019    0.553549 ^ _144_/A (sg13g2_nand2_2)
     2    0.012327    0.060958    0.081506    0.635056 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.060958    0.000047    0.635103 v _212_/B (sg13g2_nor2_2)
     2    0.059423    0.256049    0.222990    0.858092 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.256049    0.000050    0.858142 ^ _213_/C (sg13g2_nand3_1)
     2    0.009540    0.120848    0.173929    1.032071 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.120848    0.000025    1.032096 v _214_/B (sg13g2_xnor2_1)
     1    0.001922    0.047309    0.114342    1.146438 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.047309    0.000003    1.146441 v _300_/D (sg13g2_dfrbpq_2)
                                              1.146441   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038894    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001182    0.000591    5.000591 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.200000    4.800591   clock uncertainty
                                  0.000000    4.800591   clock reconvergence pessimism
                                 -0.127264    4.673327   library setup time
                                              4.673327   data required time
---------------------------------------------------------------------------------------------
                                              4.673327   data required time
                                             -1.146441   data arrival time
---------------------------------------------------------------------------------------------
                                              3.526886   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008415    0.045615    0.169359    0.169828 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045615    0.000016    0.169844 ^ fanout54/A (sg13g2_buf_4)
     8    0.034844    0.050346    0.113038    0.282882 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050346    0.000127    0.283010 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008661    0.073029    0.086316    0.369326 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073029    0.000004    0.369330 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009660    0.135518    0.141724    0.511054 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135518    0.000022    0.511076 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010024    0.094578    0.124962    0.636038 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094578    0.000023    0.636061 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009123    0.130554    0.152841    0.788902 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.130554    0.000018    0.788921 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008874    0.082826    0.119124    0.908045 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082826    0.000018    0.908063 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005950    0.102500    0.118726    1.026789 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.102500    0.000006    1.026795 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001648    0.054984    0.107523    1.134318 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.054984    0.000001    1.134319 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.134319   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038894    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000648    0.000324    5.000324 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800324   clock uncertainty
                                  0.000000    4.800324   clock reconvergence pessimism
                                 -0.126957    4.673367   library setup time
                                              4.673367   data required time
---------------------------------------------------------------------------------------------
                                              4.673367   data required time
                                             -1.134319   data arrival time
---------------------------------------------------------------------------------------------
                                              3.539048   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    0.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002637    0.019194    0.149850    0.150398 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019194    0.000000    0.150399 v fanout75/A (sg13g2_buf_2)
     5    0.024430    0.048983    0.092728    0.243126 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048983    0.000114    0.243240 v fanout74/A (sg13g2_buf_2)
     5    0.022059    0.045994    0.103667    0.346908 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.045994    0.000039    0.346947 v fanout73/A (sg13g2_buf_4)
     8    0.031610    0.038149    0.096825    0.443773 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038150    0.000224    0.443996 v _140_/A (sg13g2_nor2_2)
     5    0.021977    0.109174    0.109534    0.553530 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109174    0.000019    0.553549 ^ _144_/A (sg13g2_nand2_2)
     2    0.012327    0.060958    0.081506    0.635056 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.060958    0.000047    0.635103 v _212_/B (sg13g2_nor2_2)
     2    0.059423    0.256049    0.222990    0.858092 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.256049    0.000050    0.858142 ^ _213_/C (sg13g2_nand3_1)
     2    0.009540    0.120848    0.173929    1.032071 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.120848    0.000002    1.032073 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003356    0.071834    0.064924    1.096997 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.071834    0.000005    1.097002 ^ _219_/A (sg13g2_inv_1)
     1    0.001855    0.022871    0.036068    1.133070 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.022871    0.000003    1.133073 v _301_/D (sg13g2_dfrbpq_1)
                                              1.133073   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038894    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    5.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800470   clock uncertainty
                                  0.000000    4.800470   clock reconvergence pessimism
                                 -0.118530    4.681940   library setup time
                                              4.681940   data required time
---------------------------------------------------------------------------------------------
                                              4.681940   data required time
                                             -1.133073   data arrival time
---------------------------------------------------------------------------------------------
                                              3.548867   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008415    0.045615    0.169359    0.169828 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045615    0.000016    0.169844 ^ fanout54/A (sg13g2_buf_4)
     8    0.034844    0.050346    0.113038    0.282882 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050346    0.000127    0.283010 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008661    0.073029    0.086316    0.369326 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073029    0.000004    0.369330 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009660    0.135518    0.141724    0.511054 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135518    0.000022    0.511076 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010024    0.094578    0.124962    0.636038 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094578    0.000023    0.636061 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009123    0.130554    0.152841    0.788902 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.130554    0.000018    0.788921 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008874    0.082826    0.119124    0.908045 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082826    0.000020    0.908064 v _208_/B (sg13g2_xor2_1)
     1    0.001801    0.048390    0.108887    1.016951 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.048390    0.000002    1.016953 v _298_/D (sg13g2_dfrbpq_1)
                                              1.016953   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038894    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000664    0.000332    5.000332 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800332   clock uncertainty
                                  0.000000    4.800332   clock reconvergence pessimism
                                 -0.127785    4.672546   library setup time
                                              4.672546   data required time
---------------------------------------------------------------------------------------------
                                              4.672546   data required time
                                             -1.016953   data arrival time
---------------------------------------------------------------------------------------------
                                              3.655593   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008415    0.045615    0.169359    0.169828 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045615    0.000016    0.169844 ^ fanout54/A (sg13g2_buf_4)
     8    0.034844    0.050346    0.113038    0.282882 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050346    0.000127    0.283010 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008661    0.073029    0.086316    0.369326 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073029    0.000004    0.369330 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009660    0.135518    0.141724    0.511054 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135518    0.000022    0.511076 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010024    0.094578    0.124962    0.636038 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094578    0.000023    0.636061 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009123    0.130554    0.152841    0.788902 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.130554    0.000018    0.788920 ^ _204_/B (sg13g2_xor2_1)
     1    0.001515    0.047321    0.118518    0.907439 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.047321    0.000000    0.907439 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.907439   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038894    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000812    0.000406    5.000406 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800406   clock uncertainty
                                  0.000000    4.800406   clock reconvergence pessimism
                                 -0.124433    4.675973   library setup time
                                              4.675973   data required time
---------------------------------------------------------------------------------------------
                                              4.675973   data required time
                                             -0.907439   data arrival time
---------------------------------------------------------------------------------------------
                                              3.768534   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008415    0.045615    0.169359    0.169828 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045615    0.000016    0.169844 ^ fanout54/A (sg13g2_buf_4)
     8    0.034844    0.050346    0.113038    0.282882 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050346    0.000127    0.283010 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008661    0.073029    0.086316    0.369326 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073029    0.000004    0.369330 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009660    0.135518    0.141724    0.511054 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135518    0.000022    0.511076 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010024    0.094578    0.124962    0.636038 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094578    0.000024    0.636061 v _200_/A (sg13g2_xor2_1)
     1    0.001854    0.048741    0.118216    0.754277 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.048741    0.000002    0.754280 v _296_/D (sg13g2_dfrbpq_1)
                                              0.754280   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038894    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000987    0.000494    5.000494 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800494   clock uncertainty
                                  0.000000    4.800494   clock reconvergence pessimism
                                 -0.127829    4.672665   library setup time
                                              4.672665   data required time
---------------------------------------------------------------------------------------------
                                              4.672665   data required time
                                             -0.754280   data arrival time
---------------------------------------------------------------------------------------------
                                              3.918386   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008415    0.045615    0.169359    0.169828 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045615    0.000016    0.169844 ^ fanout54/A (sg13g2_buf_4)
     8    0.034844    0.050346    0.113038    0.282882 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050346    0.000127    0.283010 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008661    0.073029    0.086316    0.369326 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073029    0.000004    0.369330 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009660    0.135518    0.141724    0.511054 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135518    0.000017    0.511071 ^ _196_/A (sg13g2_xor2_1)
     1    0.003477    0.064930    0.135909    0.646980 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.064930    0.000019    0.646999 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.646999   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038894    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001196    0.000598    5.000598 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800598   clock uncertainty
                                  0.000000    4.800598   clock reconvergence pessimism
                                 -0.130121    4.670477   library setup time
                                              4.670477   data required time
---------------------------------------------------------------------------------------------
                                              4.670477   data required time
                                             -0.646999   data arrival time
---------------------------------------------------------------------------------------------
                                              4.023478   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000939    0.000470    0.000470 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008415    0.045615    0.169359    0.169828 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045615    0.000016    0.169844 ^ fanout54/A (sg13g2_buf_4)
     8    0.034844    0.050346    0.113038    0.282882 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050346    0.000127    0.283010 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009077    0.107921    0.107772    0.390782 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.107921    0.000006    0.390789 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001639    0.059404    0.105405    0.496194 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.059404    0.000001    0.496195 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.496195   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038894    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001096    0.000548    5.000548 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800548   clock uncertainty
                                  0.000000    4.800548   clock reconvergence pessimism
                                 -0.128333    4.672215   library setup time
                                              4.672215   data required time
---------------------------------------------------------------------------------------------
                                              4.672215   data required time
                                             -0.496195   data arrival time
---------------------------------------------------------------------------------------------
                                              4.176021   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001166    0.000583    0.000583 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.004005    0.028692    0.156650    0.157233 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028692    0.000002    0.157236 ^ fanout77/A (sg13g2_buf_4)
     7    0.042111    0.056768    0.109803    0.267038 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.056768    0.000156    0.267194 ^ _128_/A (sg13g2_inv_4)
     5    0.023388    0.029383    0.040910    0.308105 v _128_/Y (sg13g2_inv_4)
                                                         DPATH.SUM.ha_0.S (net)
                      0.029383    0.000002    0.308107 v _293_/D (sg13g2_dfrbpq_1)
                                              0.308107   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038894    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001166    0.000583    5.000583 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800583   clock uncertainty
                                  0.000000    4.800583   clock reconvergence pessimism
                                 -0.120816    4.679768   library setup time
                                              4.679768   data required time
---------------------------------------------------------------------------------------------
                                              4.679768   data required time
                                             -0.308107   data arrival time
---------------------------------------------------------------------------------------------
                                              4.371661   slack (MET)



