// Seed: 899002612
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd67
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire _id_1;
  assign id_4[-1] = 1;
  always @(posedge 1'b0 > id_3 or posedge id_2) begin : LABEL_0
    id_4 += id_2;
  end
  wire  [1 : id_1] id_5;
  logic [id_1 : 1] id_6 = id_1;
  assign id_6 = -1;
  assign id_4 = id_2;
endmodule
