<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    build/lowrisc_systems_top_earlgrey_0.1/src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_ctrl_pkg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Faux Flash Controller module.</span>
<a name="l-6"></a><span class="c1">//</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="kn">package</span> <span class="n">flash_ctrl_pkg</span><span class="p">;</span>
<a name="l-9"></a>
<a name="l-10"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="n">FlashTotalPages</span> <span class="o">=</span> <span class="n">top_pkg</span><span class="o">::</span><span class="n">FLASH_BANKS</span> <span class="o">*</span> <span class="n">top_pkg</span><span class="o">::</span><span class="n">FLASH_PAGES_PER_BANK</span><span class="p">;</span>
<a name="l-11"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="n">AllPagesW</span> <span class="o">=</span> <span class="n">$clog2</span><span class="p">(</span><span class="n">FlashTotalPages</span><span class="p">);</span>
<a name="l-12"></a>
<a name="l-13"></a>  <span class="c1">// Flash Operations Supported</span>
<a name="l-14"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-15"></a>    <span class="n">FlashRead</span>      <span class="o">=</span> <span class="mh">2&#39;h0</span><span class="p">,</span>
<a name="l-16"></a>    <span class="n">FlashProg</span>      <span class="o">=</span> <span class="mh">2&#39;h1</span><span class="p">,</span>
<a name="l-17"></a>    <span class="n">FlashErase</span>     <span class="o">=</span> <span class="mh">2&#39;h2</span>
<a name="l-18"></a>  <span class="p">}</span> <span class="n">flash_op_e</span><span class="p">;</span>
<a name="l-19"></a>
<a name="l-20"></a>  <span class="c1">// Flash Erase Operations Supported</span>
<a name="l-21"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span>  <span class="p">{</span>
<a name="l-22"></a>    <span class="n">PageErase</span>     <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-23"></a>    <span class="n">BankErase</span>     <span class="o">=</span> <span class="mh">1</span>
<a name="l-24"></a>  <span class="p">}</span> <span class="n">flash_erase_op_e</span><span class="p">;</span>
<a name="l-25"></a>
<a name="l-26"></a>  <span class="c1">// Flash tlul to fifo direction</span>
<a name="l-27"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span>  <span class="p">{</span>
<a name="l-28"></a>    <span class="n">WriteDir</span>     <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<a name="l-29"></a>    <span class="n">ReadDir</span>      <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span>
<a name="l-30"></a>  <span class="p">}</span> <span class="n">flash_flfo_dir_e</span><span class="p">;</span>
<a name="l-31"></a>
<a name="l-32"></a>  <span class="c1">// Flash controller to memory</span>
<a name="l-33"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-34"></a>    <span class="k">logic</span>                         <span class="n">req</span><span class="p">;</span>
<a name="l-35"></a>    <span class="k">logic</span>                         <span class="n">rd</span><span class="p">;</span>
<a name="l-36"></a>    <span class="k">logic</span>                         <span class="n">prog</span><span class="p">;</span>
<a name="l-37"></a>    <span class="k">logic</span>                         <span class="n">pg_erase</span><span class="p">;</span>
<a name="l-38"></a>    <span class="k">logic</span>                         <span class="n">bk_erase</span><span class="p">;</span>
<a name="l-39"></a>    <span class="k">logic</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">FLASH_AW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">;</span>
<a name="l-40"></a>    <span class="k">logic</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">FLASH_DW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">prog_data</span><span class="p">;</span>
<a name="l-41"></a>  <span class="p">}</span> <span class="n">flash_req_t</span><span class="p">;</span>
<a name="l-42"></a>
<a name="l-43"></a>  <span class="c1">// default value of flash_req_t (for dangling ports)</span>
<a name="l-44"></a>  <span class="k">parameter</span> <span class="n">flash_req_t</span> <span class="n">FLASH_REQ_DEFAULT</span> <span class="o">=</span> <span class="p">&#39;{</span>
<a name="l-45"></a>    <span class="nl">req:</span>       <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<a name="l-46"></a>    <span class="nl">rd:</span>        <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<a name="l-47"></a>    <span class="nl">prog:</span>      <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<a name="l-48"></a>    <span class="nl">pg_erase:</span>  <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<a name="l-49"></a>    <span class="nl">bk_erase:</span>  <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<a name="l-50"></a>    <span class="nl">addr:</span>      <span class="m">&#39;0</span><span class="p">,</span>
<a name="l-51"></a>    <span class="nl">prog_data:</span> <span class="m">&#39;0</span>
<a name="l-52"></a>  <span class="p">};</span>
<a name="l-53"></a>
<a name="l-54"></a>  <span class="c1">// memory to flash controller</span>
<a name="l-55"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-56"></a>    <span class="k">logic</span>                         <span class="n">rd_done</span><span class="p">;</span>
<a name="l-57"></a>    <span class="k">logic</span>                         <span class="n">prog_done</span><span class="p">;</span>
<a name="l-58"></a>    <span class="k">logic</span>                         <span class="n">erase_done</span><span class="p">;</span>
<a name="l-59"></a>    <span class="k">logic</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">FLASH_DW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rd_data</span><span class="p">;</span>
<a name="l-60"></a>    <span class="k">logic</span>                         <span class="n">init_busy</span><span class="p">;</span>
<a name="l-61"></a>  <span class="p">}</span> <span class="n">flash_rsp_t</span><span class="p">;</span>
<a name="l-62"></a>
<a name="l-63"></a>  <span class="c1">// default value of flash_rsp_t (for dangling ports)</span>
<a name="l-64"></a>  <span class="k">parameter</span> <span class="n">flash_rsp_t</span> <span class="n">FLASH_RSP_DEFAULT</span> <span class="o">=</span> <span class="p">&#39;{</span>
<a name="l-65"></a>    <span class="nl">rd_done:</span>    <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<a name="l-66"></a>    <span class="nl">prog_done:</span>  <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<a name="l-67"></a>    <span class="nl">erase_done:</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<a name="l-68"></a>    <span class="nl">rd_data:</span>    <span class="m">&#39;0</span><span class="p">,</span>
<a name="l-69"></a>    <span class="nl">init_busy:</span>  <span class="mh">1</span><span class="mb">&#39;b0</span>
<a name="l-70"></a>  <span class="p">};</span>
<a name="l-71"></a>
<a name="l-72"></a><span class="k">endpackage</span> <span class="o">:</span> <span class="n">flash_ctrl_pkg</span>
</pre></div>
</td></tr></table>
  </body>
</html>