Loading plugins phase: Elapsed time ==> 0s.285ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\BLE Lab 4.cyprj -d CY8C4247LQI-BL483 -s D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.392ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.084ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BLE Lab 4.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\BLE Lab 4.cyprj -dcpsoc3 BLE Lab 4.v -verilog
======================================================================

======================================================================
Compiling:  BLE Lab 4.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\BLE Lab 4.cyprj -dcpsoc3 BLE Lab 4.v -verilog
======================================================================

======================================================================
Compiling:  BLE Lab 4.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\BLE Lab 4.cyprj -dcpsoc3 -verilog BLE Lab 4.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 28 16:33:57 2016


======================================================================
Compiling:  BLE Lab 4.v
Program  :   vpp
Options  :    -yv2 -q10 BLE Lab 4.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 28 16:33:57 2016

Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BLE Lab 4.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BLE Lab 4.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\BLE Lab 4.cyprj -dcpsoc3 -verilog BLE Lab 4.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 28 16:33:58 2016

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\codegentemp\BLE Lab 4.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\codegentemp\BLE Lab 4.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  BLE Lab 4.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\BLE Lab 4.cyprj -dcpsoc3 -verilog BLE Lab 4.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 28 16:33:58 2016

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\codegentemp\BLE Lab 4.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\codegentemp\BLE Lab 4.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_129
	\BLE_1:Net_55\
	\CapSense:Net_545\
	\CapSense:Net_544\


Deleted 4 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__GREEN_net_0
Aliasing tmpOE__RED_net_0 to tmpOE__GREEN_net_0
Aliasing Net_23 to zero
Aliasing Net_24 to zero
Aliasing Net_22 to tmpOE__GREEN_net_0
Aliasing \PRS_2:cs_addr_2\ to zero
Aliasing \PRS_2:cs_addr_0\ to tmpOE__GREEN_net_0
Aliasing \PRS_1:cs_addr_2\ to zero
Aliasing \PRS_1:cs_addr_0\ to tmpOE__GREEN_net_0
Aliasing tmpOE__BLUE_net_0 to tmpOE__GREEN_net_0
Aliasing \CapSense:Net_104\ to zero
Aliasing \CapSense:Net_312\ to zero
Aliasing \CapSense:tmpOE__Cmod_net_0\ to tmpOE__GREEN_net_0
Aliasing \CapSense:IDAC2:Net_3\ to tmpOE__GREEN_net_0
Aliasing \CapSense:tmpOE__Sns_net_0\ to tmpOE__GREEN_net_0
Aliasing \CapSense:IDAC1:Net_3\ to tmpOE__GREEN_net_0
Aliasing tmpOE__SW_net_0 to tmpOE__GREEN_net_0
Aliasing \PRS_1:reset_reg\\D\ to \PRS_2:reset_reg\\D\
Removing Lhs of wire one[7] = tmpOE__GREEN_net_0[1]
Removing Lhs of wire tmpOE__RED_net_0[10] = tmpOE__GREEN_net_0[1]
Removing Lhs of wire Net_23[18] = zero[6]
Removing Lhs of wire Net_24[19] = zero[6]
Removing Lhs of wire Net_22[20] = tmpOE__GREEN_net_0[1]
Removing Rhs of wire \PRS_2:ctrl_enable\[21] = \PRS_2:control_0\[22]
Removing Rhs of wire \PRS_2:compare_type0\[23] = \PRS_2:control_1\[24]
Removing Rhs of wire \PRS_2:compare_type1\[25] = \PRS_2:control_2\[26]
Removing Lhs of wire \PRS_2:cs_addr_2\[39] = zero[6]
Removing Lhs of wire \PRS_2:cs_addr_1\[40] = \PRS_2:reset_reg\[38]
Removing Lhs of wire \PRS_2:cs_addr_0\[41] = tmpOE__GREEN_net_0[1]
Removing Rhs of wire \PRS_1:ctrl_enable\[81] = \PRS_1:control_0\[82]
Removing Rhs of wire \PRS_1:compare_type0\[83] = \PRS_1:control_1\[84]
Removing Rhs of wire \PRS_1:compare_type1\[85] = \PRS_1:control_2\[86]
Removing Lhs of wire \PRS_1:cs_addr_2\[99] = zero[6]
Removing Lhs of wire \PRS_1:cs_addr_1\[100] = \PRS_1:reset_reg\[98]
Removing Lhs of wire \PRS_1:cs_addr_0\[101] = tmpOE__GREEN_net_0[1]
Removing Lhs of wire tmpOE__BLUE_net_0[140] = tmpOE__GREEN_net_0[1]
Removing Lhs of wire \CapSense:Net_104\[160] = zero[6]
Removing Lhs of wire \CapSense:Net_312\[164] = zero[6]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[167] = tmpOE__GREEN_net_0[1]
Removing Lhs of wire \CapSense:IDAC2:Net_3\[174] = tmpOE__GREEN_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[176] = tmpOE__GREEN_net_0[1]
Removing Lhs of wire \CapSense:IDAC1:Net_3\[182] = tmpOE__GREEN_net_0[1]
Removing Lhs of wire tmpOE__SW_net_0[189] = tmpOE__GREEN_net_0[1]
Removing Lhs of wire \PRS_2:reset_reg\\D\[196] = zero[6]
Removing Lhs of wire \PRS_1:reset_reg\\D\[200] = zero[6]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__GREEN_net_0' (cost = 0):
tmpOE__GREEN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PRS_2:Pd0a\' (cost = 2):
\PRS_2:Pd0a\ <= ((not \PRS_2:compare_type0\ and \PRS_2:cl0\)
	OR (not \PRS_2:compare_type0\ and \PRS_2:ce0\));

Note:  Expanding virtual equation for '\PRS_2:Pd0b\' (cost = 1):
\PRS_2:Pd0b\ <= ((not \PRS_2:cl0\ and \PRS_2:compare_type0\));

Note:  Expanding virtual equation for '\PRS_2:Pd1a\' (cost = 2):
\PRS_2:Pd1a\ <= ((not \PRS_2:compare_type1\ and \PRS_2:cl1\)
	OR (not \PRS_2:compare_type1\ and \PRS_2:ce1\));

Note:  Expanding virtual equation for '\PRS_2:Pd1b\' (cost = 1):
\PRS_2:Pd1b\ <= ((not \PRS_2:cl1\ and \PRS_2:compare_type1\));

Note:  Expanding virtual equation for '\PRS_1:Pd0a\' (cost = 2):
\PRS_1:Pd0a\ <= ((not \PRS_1:compare_type0\ and \PRS_1:cl0\)
	OR (not \PRS_1:compare_type0\ and \PRS_1:ce0\));

Note:  Expanding virtual equation for '\PRS_1:Pd0b\' (cost = 1):
\PRS_1:Pd0b\ <= ((not \PRS_1:cl0\ and \PRS_1:compare_type0\));

Note:  Expanding virtual equation for '\PRS_1:Pd1a\' (cost = 2):
\PRS_1:Pd1a\ <= ((not \PRS_1:compare_type1\ and \PRS_1:cl1\)
	OR (not \PRS_1:compare_type1\ and \PRS_1:ce1\));

Note:  Expanding virtual equation for '\PRS_1:Pd1b\' (cost = 1):
\PRS_1:Pd1b\ <= ((not \PRS_1:cl1\ and \PRS_1:compare_type1\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 10 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \PRS_2:enable_final_reg\\D\[195] = \PRS_2:ctrl_enable\[21]
Removing Lhs of wire \PRS_1:enable_final_reg\\D\[199] = \PRS_1:ctrl_enable\[81]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : D:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\BLE Lab 4.cyprj" -dcpsoc3 "BLE Lab 4.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.288ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2288, Family: PSoC3, Started at: Friday, 28 October 2016 16:33:59
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jsing\Desktop\BLE Lab 4\Lab 4 Additional 1\BLE Lab 4.cydsn\BLE Lab 4.cyprj -d CY8C4247LQI-BL483 BLE Lab 4.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \PRS_1:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PRS_2:reset_reg\ from registered to combinatorial
Assigning clock BLE_1_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_SampleClk'. Signal=\CapSense:Net_420_ff5\
    Fixed Function Clock 4: Automatic-assigning  clock 'CapSense_SenseClk'. Signal=\CapSense:Net_429_ff4\
    Digital Clock 0: Automatic-assigning  clock 'PRS_Clock'. Fanout=4, Signal=Net_21_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PRS_1:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: \PRS_1:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: \PRS_1:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PRS_1:CtlClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PRS_2:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: \PRS_2:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: \PRS_2:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PRS_2:CtlClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE(0)__PA ,
            input => Net_108 ,
            pad => BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN(0)__PA ,
            input => Net_105 ,
            pad => GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RED(0)__PA ,
            input => Net_104 ,
            pad => RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW(0)__PA ,
            pad => SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_398\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: ProximitySensor0_0__PROX
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_245\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_104, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_1:compare_type0\ * !\PRS_1:ce0\ * !\PRS_1:cl0\
            + \PRS_1:compare_type0\ * \PRS_1:cl0\
        );
        Output = Net_104 (fanout=1)

    MacroCell: Name=Net_105, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_1:compare_type1\ * !\PRS_1:ce1\ * !\PRS_1:cl1\
            + \PRS_1:compare_type1\ * \PRS_1:cl1\
        );
        Output = Net_105 (fanout=1)

    MacroCell: Name=Net_108, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_2:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_2:compare_type0\ * !\PRS_2:ce0\ * !\PRS_2:cl0\
            + \PRS_2:compare_type0\ * \PRS_2:cl0\
        );
        Output = Net_108 (fanout=1)

    MacroCell: Name=\PRS_1:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS_1:ctrl_enable\
        );
        Output = \PRS_1:enable_final_reg\ (fanout=3)

    MacroCell: Name=\PRS_2:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS_2:ctrl_enable\
        );
        Output = \PRS_2:enable_final_reg\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PRS_1:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_21_digital ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PRS_1:ce0\ ,
            cl0_comb => \PRS_1:cl0\ ,
            ce1_comb => \PRS_1:ce1\ ,
            cl1_comb => \PRS_1:cl1\ ,
            clk_en => \PRS_1:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PRS_1:enable_final_reg\)

    datapathcell: Name =\PRS_2:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_21_digital ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PRS_2:ce0\ ,
            cl0_comb => \PRS_2:cl0\ ,
            ce1_comb => \PRS_2:ce1\ ,
            cl1_comb => \PRS_2:cl1\ ,
            clk_en => \PRS_2:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PRS_2:enable_final_reg\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PRS_1:SyncCtl:ControlReg\
        PORT MAP (
            clock => Net_21_digital ,
            control_7 => \PRS_1:control_7\ ,
            control_6 => \PRS_1:control_6\ ,
            control_5 => \PRS_1:control_5\ ,
            control_4 => \PRS_1:control_4\ ,
            control_3 => \PRS_1:control_3\ ,
            control_2 => \PRS_1:compare_type1\ ,
            control_1 => \PRS_1:compare_type0\ ,
            control_0 => \PRS_1:ctrl_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PRS_2:SyncCtl:ControlReg\
        PORT MAP (
            clock => Net_21_digital ,
            control_7 => \PRS_2:control_7\ ,
            control_6 => \PRS_2:control_6\ ,
            control_5 => \PRS_2:control_5\ ,
            control_4 => \PRS_2:control_4\ ,
            control_3 => \PRS_2:control_3\ ,
            control_2 => \PRS_2:compare_type1\ ,
            control_1 => \PRS_2:compare_type0\ ,
            control_0 => \PRS_2:ctrl_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SW_Int
        PORT MAP (
            interrupt => Net_137 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\BLE_1:bless_isr\
        PORT MAP (
            interrupt => \BLE_1:Net_15\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    3 :    4 :  25.00%
Pins                          :   10 :   28 :   38 :  26.32%
UDB Macrocells                :    6 :   26 :   32 :  18.75%
UDB Unique Pterms             :    8 :   56 :   64 :  12.50%
UDB Total Pterms              :    8 :      :      : 
UDB Datapath Cells            :    2 :    2 :    4 :  50.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    2 :    2 :    4 :  50.00%
            Control Registers :    2 
Interrupts                    :    3 :   29 :   32 :   9.38%
Comparator/Opamp Fixed Blocks :    0 :    4 :    4 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    1 :    0 :    1 : 100.00%
CapSense Blocks               :    1 :    0 :    1 : 100.00%
8-bit CapSense IDACs          :    1 :    0 :    1 : 100.00%
7-bit CapSense IDACs          :    1 :    0 :    1 : 100.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    0 :    2 :    2 :   0.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
Bluetooth Low Energy Blocks   :    1 :    0 :    1 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.599ms
Tech mapping phase: Elapsed time ==> 0s.650ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0159188s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0061299 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_245\ {
    source0
    swh_13
    amuxbusa_sar
    P2_P40
    p2_0
  }
  Net: \CapSense:Net_398\ {
    cmod
    swhv_6
    p4_0
  }
}
Map of item to net {
  source0                                          -> \CapSense:Net_245\
  swh_13                                           -> \CapSense:Net_245\
  amuxbusa_sar                                     -> \CapSense:Net_245\
  P2_P40                                           -> \CapSense:Net_245\
  p2_0                                             -> \CapSense:Net_245\
  cmod                                             -> \CapSense:Net_398\
  swhv_6                                           -> \CapSense:Net_398\
  p4_0                                             -> \CapSense:Net_398\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.75
                   Pterms :            2.00
               Macrocells :            1.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 38, final cost is 38 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       5.50 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_108, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_2:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_2:compare_type0\ * !\PRS_2:ce0\ * !\PRS_2:cl0\
            + \PRS_2:compare_type0\ * \PRS_2:cl0\
        );
        Output = Net_108 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PRS_2:enable_final_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS_2:ctrl_enable\
        );
        Output = \PRS_2:enable_final_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PRS_2:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_21_digital ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PRS_2:ce0\ ,
        cl0_comb => \PRS_2:cl0\ ,
        ce1_comb => \PRS_2:ce1\ ,
        cl1_comb => \PRS_2:cl1\ ,
        clk_en => \PRS_2:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PRS_2:enable_final_reg\)

controlcell: Name =\PRS_2:SyncCtl:ControlReg\
    PORT MAP (
        clock => Net_21_digital ,
        control_7 => \PRS_2:control_7\ ,
        control_6 => \PRS_2:control_6\ ,
        control_5 => \PRS_2:control_5\ ,
        control_4 => \PRS_2:control_4\ ,
        control_3 => \PRS_2:control_3\ ,
        control_2 => \PRS_2:compare_type1\ ,
        control_1 => \PRS_2:compare_type0\ ,
        control_0 => \PRS_2:ctrl_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PRS_1:enable_final_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS_1:ctrl_enable\
        );
        Output = \PRS_1:enable_final_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_105, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_1:compare_type1\ * !\PRS_1:ce1\ * !\PRS_1:cl1\
            + \PRS_1:compare_type1\ * \PRS_1:cl1\
        );
        Output = Net_105 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_104, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_1:compare_type0\ * !\PRS_1:ce0\ * !\PRS_1:cl0\
            + \PRS_1:compare_type0\ * \PRS_1:cl0\
        );
        Output = Net_104 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PRS_1:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_21_digital ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PRS_1:ce0\ ,
        cl0_comb => \PRS_1:cl0\ ,
        ce1_comb => \PRS_1:ce1\ ,
        cl1_comb => \PRS_1:cl1\ ,
        clk_en => \PRS_1:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PRS_1:enable_final_reg\)

controlcell: Name =\PRS_1:SyncCtl:ControlReg\
    PORT MAP (
        clock => Net_21_digital ,
        control_7 => \PRS_1:control_7\ ,
        control_6 => \PRS_1:control_6\ ,
        control_5 => \PRS_1:control_5\ ,
        control_4 => \PRS_1:control_4\ ,
        control_3 => \PRS_1:control_3\ ,
        control_2 => \PRS_1:compare_type1\ ,
        control_1 => \PRS_1:compare_type0\ ,
        control_0 => \PRS_1:ctrl_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =SW_Int
        PORT MAP (
            interrupt => Net_137 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\BLE_1:bless_isr\
        PORT MAP (
            interrupt => \BLE_1:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 is empty
Port 1 is empty
Port 2 generates interrupt for logical port:
    logicalport: Name =SW
        PORT MAP (
            in_clock_en => tmpOE__GREEN_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__GREEN_net_0 ,
            out_reset => zero ,
            interrupt => Net_137 ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: ProximitySensor0_0__PROX
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        analog_term => \CapSense:Net_245\ ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RED(0)__PA ,
        input => Net_104 ,
        pad => RED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW(0)__PA ,
        pad => SW(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN(0)__PA ,
        input => Net_105 ,
        pad => GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE(0)__PA ,
        input => Net_108 ,
        pad => BLUE(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_398\ ,
        pad => \CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            eco => ClockBlock_ECO ,
            wco => ClockBlock_WCO ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_5 => \CapSense:Net_420_ff5\ ,
            ff_div_4 => \CapSense:Net_429_ff4\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: empty
CSD Fixed Block group 0: 
    PSoC4 CSD Fixed Block @ [FFB(CSD,0)]:
        p4csdcell: Name =\CapSense:CSD_FFB\
            PORT MAP (
                source => \CapSense:Net_245\ ,
                shield => \CapSense:Net_241\ ,
                csh => \CapSense:Net_246\ ,
                cmod => \CapSense:Net_398\ ,
                sense_out => \CapSense:Net_329\ ,
                sample_out => \CapSense:Net_328\ ,
                clk1 => \CapSense:Net_429_ff4\ ,
                clk2 => \CapSense:Net_420_ff5\ ,
                irq => \CapSense:Net_248\ );
            Properties:
            {
                cy_registers = ""
                is_cmod_charge = 0
                is_csh_charge = 0
                is_mutual = 0
                sensors_count = 1
                shield_count = 1
            }
8-bit CapSense IDAC group 0: 
    PSoC4 8-bit CapSense IDAC @ [FFB(CSIDAC8,0)]:
        p4csidac8cell: Name =\CapSense:IDAC1:cy_psoc4_idac\
            PORT MAP (
                en => __ONE__ );
            Properties:
            {
                cy_registers = ""
                resolution = 8
            }
7-bit CapSense IDAC group 0: 
    PSoC4 7-bit CapSense IDAC @ [FFB(CSIDAC7,0)]:
        p4csidac7cell: Name =\CapSense:IDAC2:cy_psoc4_idac\
            PORT MAP (
                en => __ONE__ );
            Properties:
            {
                cy_registers = ""
                resolution = 7
            }
TCPWM Block group 0: empty
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_21_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
Bluetooth Low Energy Block group 0: 
    P4 BLE Block @ [FFB(BLE,0)]: 
    p4blecell: Name =\BLE_1:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE_1:Net_15\ );
        Properties:
        {
        }
GANGED_PICU group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(0)\ | Analog(\CapSense:Net_245\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |             RED(0) | In(Net_104)
     |   7 |     * |   FALLING |      RES_PULL_UP |              SW(0) | 
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   3 |   6 |     * |      NONE |     HI_Z_DIGITAL |           GREEN(0) | In(Net_105)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |            BLUE(0) | In(Net_108)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Cmod(0)\ | Analog(\CapSense:Net_398\)
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.848ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.824ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.247ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BLE Lab 4_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.300ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.407ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.476ms
API generation phase: Elapsed time ==> 1s.584ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.000ms
