// Seed: 1670974417
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2++;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  wor   id_0
    , id_7,
    output uwire id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  uwire id_4
    , id_8,
    output tri   id_5
);
  id_9 :
  assert property (@(1) 1)
  else id_8 <= 1;
  assign id_7 = 1'b0 && id_4;
  module_0(
      id_9, id_9
  );
  always @(*) id_5 = 1;
endmodule
