

================================================================
== Vitis HLS Report for 'process_U_row'
================================================================
* Date:           Fri Oct 17 17:44:00 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_53_1   |        ?|        ?|   18 ~ 38|          -|          -|      ?|        no|
        | + VITIS_LOOP_56_2  |       10|       30|        10|          -|          -|  1 ~ 3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    187|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    885|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    234|    -|
|Register         |        -|    -|     608|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     956|   1306|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U19  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |mux_4_2_32_1_1_U21                      |mux_4_2_32_1_1                      |        0|   0|    0|   20|    0|
    |mux_4_2_32_1_1_U22                      |mux_4_2_32_1_1                      |        0|   0|    0|   20|    0|
    |mux_4_2_32_1_1_U23                      |mux_4_2_32_1_1                      |        0|   0|    0|   20|    0|
    |mux_4_2_32_1_1_U25                      |mux_4_2_32_1_1                      |        0|   0|    0|   20|    0|
    |mux_4_2_32_1_1_U26                      |mux_4_2_32_1_1                      |        0|   0|    0|   20|    0|
    |mux_4_2_32_1_1_U27                      |mux_4_2_32_1_1                      |        0|   0|    0|   20|    0|
    |mux_4_2_32_1_1_U28                      |mux_4_2_32_1_1                      |        0|   0|    0|   20|    0|
    |sparsemux_7_2_32_1_1_U24                |sparsemux_7_2_32_1_1                |        0|   0|    0|   14|    0|
    |sparsemux_9_2_32_1_1_U29                |sparsemux_9_2_32_1_1                |        0|   0|    0|   20|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                    |        0|   5|  348|  885|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_576_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln56_fu_486_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln60_fu_449_p2     |         +|   0|  0|  13|           4|           4|
    |icmp_ln53_fu_459_p2    |      icmp|   0|  0|  71|          64|           3|
    |icmp_ln56_1_fu_481_p2  |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln56_fu_469_p2    |      icmp|   0|  0|  10|           2|           1|
    |select_ln56_fu_474_p3  |    select|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 187|         139|          14|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |U_013_o            |   9|          2|   32|         64|
    |U_014_o            |   9|          2|   32|         64|
    |U_116_o            |   9|          2|   32|         64|
    |U_117_o            |   9|          2|   32|         64|
    |U_219_o            |   9|          2|   32|         64|
    |U_220_o            |   9|          2|   32|         64|
    |U_322_o            |   9|          2|   32|         64|
    |U_323_o            |   9|          2|   32|         64|
    |ap_NS_fsm          |  93|         19|    1|         19|
    |grp_fu_361_opcode  |  14|          3|    2|          6|
    |grp_fu_361_p0      |  14|          3|   32|         96|
    |grp_fu_361_p1      |  14|          3|   32|         96|
    |j_fu_106           |   9|          2|   64|        128|
    |p_reg_338          |   9|          2|    2|          4|
    |sum_reg_349        |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 234|         50|  421|        925|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A_addr_reg_642       |   4|   0|    4|          0|
    |A_load_reg_728       |  32|   0|   32|          0|
    |U_013_read_reg_660   |  32|   0|   32|          0|
    |U_014_read_reg_665   |  32|   0|   32|          0|
    |U_116_read_reg_670   |  32|   0|   32|          0|
    |U_117_read_reg_675   |  32|   0|   32|          0|
    |U_219_read_reg_680   |  32|   0|   32|          0|
    |U_220_read_reg_685   |  32|   0|   32|          0|
    |U_322_read_reg_690   |  32|   0|   32|          0|
    |U_323_read_reg_695   |  32|   0|   32|          0|
    |add_ln56_reg_703     |   2|   0|    2|          0|
    |ap_CS_fsm            |  18|   0|   18|          0|
    |j_fu_106             |  64|   0|   64|          0|
    |mul_reg_718          |  32|   0|   32|          0|
    |p_reg_338            |   2|   0|    2|          0|
    |select_ln56_reg_655  |   2|   0|    2|          0|
    |sum_reg_349          |  32|   0|   32|          0|
    |tmp_1_reg_713        |  32|   0|   32|          0|
    |tmp_2_reg_604        |  32|   0|   32|          0|
    |tmp_3_reg_609        |  32|   0|   32|          0|
    |tmp_4_reg_614        |  32|   0|   32|          0|
    |tmp_9_reg_599        |   2|   0|    4|          2|
    |tmp_reg_708          |  32|   0|   32|          0|
    |trunc_ln53_reg_650   |   2|   0|    2|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 608|   0|  610|          2|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  process_U_row|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  process_U_row|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  process_U_row|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  process_U_row|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  process_U_row|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  process_U_row|  return value|
|A_address0      |  out|    4|   ap_memory|              A|         array|
|A_ce0           |  out|    1|   ap_memory|              A|         array|
|A_q0            |   in|   32|   ap_memory|              A|         array|
|p_read          |   in|   32|     ap_none|         p_read|        scalar|
|p_read1         |   in|   32|     ap_none|        p_read1|        scalar|
|p_read2         |   in|   32|     ap_none|        p_read2|        scalar|
|p_read3         |   in|   32|     ap_none|        p_read3|        scalar|
|p_read4         |   in|   32|     ap_none|        p_read4|        scalar|
|p_read5         |   in|   32|     ap_none|        p_read5|        scalar|
|p_read6         |   in|   32|     ap_none|        p_read6|        scalar|
|p_read7         |   in|   32|     ap_none|        p_read7|        scalar|
|p_read8         |   in|   32|     ap_none|        p_read8|        scalar|
|U_0             |   in|   32|     ap_none|            U_0|       pointer|
|U_013_i         |   in|   32|     ap_ovld|          U_013|       pointer|
|U_013_o         |  out|   32|     ap_ovld|          U_013|       pointer|
|U_013_o_ap_vld  |  out|    1|     ap_ovld|          U_013|       pointer|
|U_014_i         |   in|   32|     ap_ovld|          U_014|       pointer|
|U_014_o         |  out|   32|     ap_ovld|          U_014|       pointer|
|U_014_o_ap_vld  |  out|    1|     ap_ovld|          U_014|       pointer|
|U_015           |  out|   32|      ap_vld|          U_015|       pointer|
|U_015_ap_vld    |  out|    1|      ap_vld|          U_015|       pointer|
|U_1             |   in|   32|     ap_none|            U_1|       pointer|
|U_116_i         |   in|   32|     ap_ovld|          U_116|       pointer|
|U_116_o         |  out|   32|     ap_ovld|          U_116|       pointer|
|U_116_o_ap_vld  |  out|    1|     ap_ovld|          U_116|       pointer|
|U_117_i         |   in|   32|     ap_ovld|          U_117|       pointer|
|U_117_o         |  out|   32|     ap_ovld|          U_117|       pointer|
|U_117_o_ap_vld  |  out|    1|     ap_ovld|          U_117|       pointer|
|U_118           |  out|   32|      ap_vld|          U_118|       pointer|
|U_118_ap_vld    |  out|    1|      ap_vld|          U_118|       pointer|
|U_2             |   in|   32|     ap_none|            U_2|       pointer|
|U_219_i         |   in|   32|     ap_ovld|          U_219|       pointer|
|U_219_o         |  out|   32|     ap_ovld|          U_219|       pointer|
|U_219_o_ap_vld  |  out|    1|     ap_ovld|          U_219|       pointer|
|U_220_i         |   in|   32|     ap_ovld|          U_220|       pointer|
|U_220_o         |  out|   32|     ap_ovld|          U_220|       pointer|
|U_220_o_ap_vld  |  out|    1|     ap_ovld|          U_220|       pointer|
|U_221           |  out|   32|      ap_vld|          U_221|       pointer|
|U_221_ap_vld    |  out|    1|      ap_vld|          U_221|       pointer|
|U_3             |   in|   32|     ap_none|            U_3|       pointer|
|U_322_i         |   in|   32|     ap_ovld|          U_322|       pointer|
|U_322_o         |  out|   32|     ap_ovld|          U_322|       pointer|
|U_322_o_ap_vld  |  out|    1|     ap_ovld|          U_322|       pointer|
|U_323_i         |   in|   32|     ap_ovld|          U_323|       pointer|
|U_323_o         |  out|   32|     ap_ovld|          U_323|       pointer|
|U_323_o_ap_vld  |  out|    1|     ap_ovld|          U_323|       pointer|
|U_324           |  out|   32|      ap_vld|          U_324|       pointer|
|U_324_ap_vld    |  out|    1|      ap_vld|          U_324|       pointer|
|k               |   in|    2|     ap_none|              k|        scalar|
+----------------+-----+-----+------------+---------------+--------------+

