/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer docs/README.imxmage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */
/* H5TC4G63CFR-PBA */
#define __ASSEMBLY__
#include <config.h>

/* image version */

IMAGE_VERSION 2

/*
 * Boot Device : sd
 */
#ifdef CONFIG_LINK_QSPI
BOOT_FROM	qspi
#else
BOOT_FROM	sd
#endif

#ifdef CONFIG_SECURE_BOOT
CSF CONFIG_CSF_SIZE
#endif

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */

DATA 4 0x30340004 0x4F400005	/* IOMUXC_GPR_GPR1 - enable ocram EPDC function */

/* 1 board sample */
#define DDR_PHY_OFFSET_RD_CON0_VAL	0x0a0a0a0a
#define DDR_PHY_OFFSET_WR_CON0_VAL	0x04040404

#define RANK 0
#define BUS_WIDTH 32

#include "../common/mx7/1066mhz_128mx16.cfg"

DATA 4 0x30391000 0x00000000	/* SRC_DDRC_RCR - release ddr phy reset  */

DATA 4 0x30790000 0x17420f40	/* DDR_PHY_PHY_CON0 */
DATA 4 0x30790004 0x10210100	/* DDR_PHY_PHY_CON1 */
DATA 4 0x30790010 0x00060807	/* DDR_PHY_PHY_CON4 - BL8, tRL */
DATA 4 0x307900b0 0x1010007e	/* DDR_PHY_MDLL_CON0 */
DATA 4 0x3079009c 0x00000d6e	/* DDR_PHY_DRVDS_CON0 - drive strength, CA/RAS/CAS/WEN/ODT/RESET/BANK */

DATA 4 0x30790050 0x01000010	/* DDR_PHY_CMD_SDLL_CON0, resync */
DATA 4 0x30790050 0x00000010	/* DDR_PHY_CMD_SDLL_CON0 */

DATA 4 0x307900c0 0x0e407304	/* DDR_PHY_ZQ_CON0, */
DATA 4 0x307900c0 0x0e447304	/* DDR_PHY_ZQ_CON0, zq_clk_div_en */
DATA 4 0x307900c0 0x0e447306	/* DDR_PHY_ZQ_CON0, start calibration */

CHECK_BITS_SET 4 0x307900c4 0x1	/* DDR_PHY_ZQ_CON1, zq calibration done */

DATA 4 0x307900c0 0x0e447304	/* DDR_PHY_ZQ_CON0, zq_clk_div_en*/
DATA 4 0x307900c0 0x0e407304	/* DDR_PHY_ZQ_CON0 */

DATA 4 0x30384130 0x00000000	/* CCM_CCGR19 - turn off clocks */
DATA 4 0x30340020 0x00000178	/* IOMUXC_GPR_GPR8 - start DDR PHY */
DATA 4 0x30384130 0x00000002	/* CCM_CCGR19 - turn on clock */
DATA 4 0x30790018 0x0000000f	/* DDR_PHY_RODT_CON0  */

CHECK_BITS_SET 4 0x307a0004 0x1	/* DDRC_STAT - wait for normal mode */

DATA 4 0x88780000 0x12345678
CHECK_BITS_SET 4 0x88780000 0x8
