/*
* Copyright (c) 2019 Semidrive Semiconductor.
* All rights reserved.
*
*/

#ifndef __DTS_SDX9_DPU_H
#define __DTS_SDX9_DPU_H

#define DP0_BASE    0x0 0x30d80000
#define DP1_BASE    0x0 0x30d90000
#define DP2_BASE    0x0 0x30da0000

#define DC0_BASE    0x0 0x30db0000
#define DC1_BASE    0x0 0x30dc0000
#define DC2_BASE    0x0 0x30dd0000
#define DC3_BASE    0x0 0x30de0000
#define DC4_BASE    0x0 0x30df0000

#define DPU_RANGE   0x0 0x10000
#endif /*__DTS_SDX9_DPU_H*/
