<architecture>
    <models>
    </models>
    <layout>
        <fixed_layout name="240le" width="9" height="6">
            <region type="lab" priority="1" startx="2" endx="7" starty="1" endy="4"/>

            <region type="col_io_tile" priority="1" startx="2" endx="7" starty="5" endy="5"/>
            <region type="col_io_tile" priority="1" startx="2" endx="7" starty="0" endy="0"/>

            <region type="row_io_tile" priority="1" startx="1" endx="1" starty="1" endy="4"/>
            <region type="row_io_tile" priority="1" startx="8" endx="8" starty="1" endy="4"/>
        </fixed_layout>
    </layout>
    <device>
        <sizing R_minW_nmos="0" R_minW_pmos="0"/>
        <area grid_logic_tile_area="0"/>
        <connection_block input_switch_name="dummysw"/>
        <switch_block type="wilton" fs="3"/>
        <default_fc in_type="frac" in_val="0.1" out_type="frac" out_val="0.1"/>
        <chan_width_distr>
            <x distr="uniform" peak="1.000000"/>
            <y distr="uniform" peak="1.000000"/>
        </chan_width_distr>
    </device>
    <switchlist>
        <switch type="mux" name="dummysw"/>
    </switchlist>
    <segmentlist>
        <segment type="unidir">
            <mux name="dummysw"/>
        </segment>
    </segmentlist>
    <complexblocklist>
        <pb_type name="lab">
            <output name="combout" num_pins="1"/>
            <input name="lab_line" num_pins="26"/>
            <output name="lab_outputs" num_pins="20"/>
            <input name="cin" num_pins="1"/>
            <output name="cout" num_pins="1"/>
            <clock name="gclk" num_pins="4"/>

            <fc in_type="frac" in_val="0.1" out_type="frac" out_val="0.1">
                <fc_override fc_type="abs" fc_val="0" port_name="cin"/>
                <fc_override fc_type="abs" fc_val="0" port_name="cout"/>
            </fc>

            <pb_type name="lut" num_pb="10">
                <input name="dataa" num_pins="1"/>
                <input name="datab" num_pins="1"/>
                <input name="datac" num_pins="1"/>
                <input name="datad" num_pins="1"/>
                <input name="inverta" num_pins="1"/>
                <output name="combout" num_pins="1"/>
                <output name="cout" num_pins="1"/>

                <pb_type name="lut_blif" blif_model=".names" class="lut" num_pb="1">
                    <input name="in" num_pins="4" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                </pb_type>

                <interconnect>
                    <direct name="dataa" input="lut.dataa" output="lut_blif.in[0]"/>
                    <direct name="datab" input="lut.datab" output="lut_blif.in[1]"/>
                    <direct name="datac" input="lut.datac" output="lut_blif.in[2]"/>
                    <direct name="datad" input="lut.datad" output="lut_blif.in[3]"/>
                    <direct name="combout" input="lut_blif.out" output="lut.combout"/>
                </interconnect>
            </pb_type>

            <interconnect>
                <!-- Local line to LUT input -->
                <mux name="lut0_dataa" output="lut[0].dataa" input="lab.lab_line[0] lab.lab_line[1] lab.lab_line[3] lab.lab_line[6]  lab.lab_line[8] lab.lab_line[9]  lab.lab_line[11] lab.lab_line[14] lab.lab_line[15] lab.lab_line[18] lab.lab_line[19] lab.lab_line[22] lab.lab_line[25]"/>
                <mux name="lut0_datab" output="lut[0].datab" input="lab.lab_line[2] lab.lab_line[4] lab.lab_line[5] lab.lab_line[7] lab.lab_line[10] lab.lab_line[12] lab.lab_line[13] lab.lab_line[16] lab.lab_line[17] lab.lab_line[20] lab.lab_line[21] lab.lab_line[23] lab.lab_line[24]"/>
                <mux name="lut0_datac" output="lut[0].datac" input="lab.lab_line[0] lab.lab_line[2] lab.lab_line[3] lab.lab_line[7] lab.lab_line[8]  lab.lab_line[9]  lab.lab_line[11] lab.lab_line[14] lab.lab_line[17] lab.lab_line[18] lab.lab_line[21] lab.lab_line[22] lab.lab_line[25]"/>
                <mux name="lut0_datad" output="lut[0].datad" input="lab.lab_line[1] lab.lab_line[4] lab.lab_line[5] lab.lab_line[6] lab.lab_line[10] lab.lab_line[12] lab.lab_line[13] lab.lab_line[15] lab.lab_line[16] lab.lab_line[19] lab.lab_line[20] lab.lab_line[23] lab.lab_line[24]"/>
                <direct name="combout" input="lut[0].combout" output="lab.combout"/>
            </interconnect>
        </pb_type>

        <pb_type name="col_io_tile">
            <input name="datain" num_pins="1"/>
            <input name="oe" num_pins="1"/>
            <output name="combout" num_pins="1"/>

            <pb_type name="io" num_pb="1">
                <input name="datain" num_pins="1"/>
                <input name="oe" num_pins="1"/>
                <output name="combout" num_pins="1"/>

                <mode name="blif_simple_in">
                    <pb_type name="simplein" blif_model=".input" num_pb="1">
                        <output name="inpad" num_pins="1"/>
                    </pb_type>
                    <interconnect>
                        <direct name="simplein" input="simplein.inpad" output="io.combout"/>
                    </interconnect>
                </mode>

                <mode name="blif_simple_out">
                    <pb_type name="simpleout" blif_model=".output" num_pb="1">
                        <input name="outpad" num_pins="1"/>
                    </pb_type>
                    <interconnect>
                        <direct name="simpleout" input="io.datain" output="simpleout.outpad"/>
                    </interconnect>
                </mode>
            </pb_type>

            <interconnect>
                <direct name="datain" input="col_io_tile.datain" output="io.datain"/>
                <direct name="oe" input="col_io_tile.oe" output="io.oe"/>
                <direct name="combout" input="io.combout" output="col_io_tile.combout"/>
            </interconnect>
        </pb_type>

        <pb_type name="row_io_tile">
            <input name="datain" num_pins="1"/>
            <input name="oe" num_pins="1"/>
            <output name="combout" num_pins="1"/>

            <pb_type name="io" num_pb="1">
                <input name="datain" num_pins="1"/>
                <input name="oe" num_pins="1"/>
                <output name="combout" num_pins="1"/>

                <mode name="blif_simple_in">
                    <pb_type name="simplein" blif_model=".input" num_pb="1">
                        <output name="inpad" num_pins="1"/>
                    </pb_type>
                    <interconnect>
                        <direct name="simplein" input="simplein.inpad" output="io.combout"/>
                    </interconnect>
                </mode>

                <mode name="blif_simple_out">
                    <pb_type name="simpleout" blif_model=".output" num_pb="1">
                        <input name="outpad" num_pins="1"/>
                    </pb_type>
                    <interconnect>
                        <direct name="simpleout" input="io.datain" output="simpleout.outpad"/>
                    </interconnect>
                </mode>
            </pb_type>

            <interconnect>
                <direct name="datain" input="row_io_tile.datain" output="io.datain"/>
                <direct name="oe" input="row_io_tile.oe" output="io.oe"/>
                <direct name="combout" input="io.combout" output="row_io_tile.combout"/>
            </interconnect>
        </pb_type>
    </complexblocklist>
</architecture>
