// Seed: 549994228
module module_0 ();
  logic [7:0] id_2;
  tri1 id_3;
  assign id_1 = id_2[1];
  assign id_3 = 1'b0;
  genvar id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd55,
    parameter id_13 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  defparam id_12.id_13 = id_3; module_0();
endmodule
