{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700102586746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700102586746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:43:06 2023 " "Processing started: Thu Nov 16 11:43:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700102586746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700102586746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPB_CPLD -c SPB_CPLD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700102586746 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700102587166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spb_cpld.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spb_cpld.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SPB_CPLD " "Found entity 1: SPB_CPLD" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700102587286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700102587286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter10-SYN " "Found design unit 1: lpm_counter10-SYN" {  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700102588364 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER10 " "Found entity 1: LPM_COUNTER10" {  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700102588364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700102588364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shifter16-SYN " "Found design unit 1: lpm_shifter16-SYN" {  } { { "LPM_SHIFTER16.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_SHIFTER16.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700102588364 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM_SHIFTER16 " "Found entity 1: LPM_SHIFTER16" {  } { { "LPM_SHIFTER16.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_SHIFTER16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700102588364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700102588364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPB_CPLD " "Elaborating entity \"SPB_CPLD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700102588537 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "BF_A\[0..19\] " "Not all bits in bus \"BF_A\[0..19\]\" are used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } { -8 -720 -528 8 "BF_A\[17..19\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1700102588567 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "BF_A " "Converted elements in bus name \"BF_A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BF_A\[0..4\] BF_A0..4 " "Converted element name(s) from \"BF_A\[0..4\]\" to \"BF_A0..4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588568 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BF_A\[17..19\] BF_A17..19 " "Converted element name(s) from \"BF_A\[17..19\]\" to \"BF_A17..19\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -8 -720 -528 8 "BF_A\[17..19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588568 ""}  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } { -8 -720 -528 8 "BF_A\[17..19\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_JOY_FAST " "Pin \"LED_JOY_FAST\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 416 8 227 432 "LED_JOY_FAST" "" } { 408 -120 13 424 "LED_JOY_FAST" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_JOY_SLOW " "Pin \"LED_JOY_SLOW\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 432 8 233 448 "LED_JOY_SLOW" "" } { 424 -120 19 440 "LED_JOY_SLOW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_DCU_POWER " "Pin \"LED_DCU_POWER\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 400 8 250 416 "LED_DCU_POWER" "" } { 392 -120 36 408 "LED_DCU_POWER" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_X_/RD " "Pin \"SIG_X_/RD\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 288 8 187 304 "SIG_X_/RD" "" } { 280 -120 8 296 "SIG_X_/RD" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_X_/WR " "Pin \"SIG_X_/WR\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 304 8 191 320 "SIG_X_/WR" "" } { 296 -120 8 312 "SIG_X_/WR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPI_CLK_TX " "Pin \"SPI_CLK_TX\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 480 8 199 496 "SPI_CLK_TX" "" } { 472 -120 8 488 "SPI_CLK_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPI_CLK_RX " "Pin \"SPI_CLK_RX\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 496 8 200 512 "SPI_CLK_RX" "" } { 488 -120 8 504 "SPI_CLK_RX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED4 " "Pin \"LED4\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 600 8 184 616 "LED4" "" } { 592 -120 8 608 "LED4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED5 " "Pin \"LED5\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 616 8 184 632 "LED5" "" } { 608 -120 8 624 "LED5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED6 " "Pin \"LED6\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 632 8 184 648 "LED6" "" } { 624 -120 8 640 "LED6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED7 " "Pin \"LED7\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 648 8 184 664 "LED7" "" } { 640 -120 8 656 "LED7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_MDU_CABLE_LOOP " "Pin \"/SIG_MDU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 144 -808 -520 160 "/SIG_MDU_CABLE_LOOP" "" } { 136 -520 -316 152 "/SIG_MDU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_PCU_CABLE_LOOP " "Pin \"/SIG_PCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 176 -808 -520 192 "/SIG_PCU_CABLE_LOOP" "" } { 168 -520 -318 184 "/SIG_PCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_OCU_CABLE_LOOP " "Pin \"/SIG_OCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 -808 -520 176 "/SIG_OCU_CABLE_LOOP" "" } { 152 -520 -316 168 "/SIG_OCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_VMS_CABLE_LOOP " "Pin \"/SIG_VMS_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 224 -808 -520 240 "/SIG_VMS_CABLE_LOOP" "" } { 216 -520 -317 232 "/SIG_VMS_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_VEH_CABLE_LOOP " "Pin \"/SIG_VEH_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 208 -808 -520 224 "/SIG_VEH_CABLE_LOOP" "" } { 200 -520 -319 216 "/SIG_VEH_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_CABLE_LOOP " "Pin \"/SIG_DCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 240 -808 -520 256 "/SIG_DCU_CABLE_LOOP" "" } { 232 -520 -317 248 "/SIG_DCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_PCU_STATE " "Pin \"/SIG_PCU_STATE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 400 -768 -528 416 "/SIG_PCU_STATE" "" } { 392 -528 -382 408 "/SIG_PCU_STATE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_MT_CABLE_LOOP " "Pin \"/SIG_AZ_MT_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 288 -832 -520 304 "/SIG_AZ_MT_CABLE_LOOP" "" } { 280 -520 -298 296 "/SIG_AZ_MT_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_MT_CABLE_LOOP " "Pin \"/SIG_EL_MT_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 336 -840 -520 352 "/SIG_EL_MT_CABLE_LOOP" "" } { 328 -520 -298 344 "/SIG_EL_MT_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_CABLE_LOOP " "Pin \"/SIG_SENSOR_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 352 -848 -520 368 "/SIG_SENSOR_CABLE_LOOP" "" } { 344 -520 -284 360 "/SIG_SENSOR_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_INS_CABLE_LOOP " "Pin \"/SIG_INS_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 192 -808 -520 208 "/SIG_INS_CABLE_LOOP" "" } { 184 -520 -326 200 "/SIG_INS_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_ENC_CABLE_LOOP " "Pin \"/SIG_AZ_ENC_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 256 -840 -520 272 "/SIG_AZ_ENC_CABLE_LOOP" "" } { 248 -520 -289 264 "/SIG_AZ_ENC_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_ENC_CABLE_LOOP " "Pin \"/SIG_EL_ENC_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 304 -840 -520 320 "/SIG_EL_ENC_CABLE_LOOP" "" } { 296 -520 -289 312 "/SIG_EL_ENC_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_SIG_CABLE_LOOP " "Pin \"/SIG_EL_SIG_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 320 -832 -520 336 "/SIG_EL_SIG_CABLE_LOOP" "" } { 312 -520 -295 328 "/SIG_EL_SIG_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_SIG_CABLE_LOOP " "Pin \"/SIG_AZ_SIG_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 272 -840 -520 288 "/SIG_AZ_SIG_CABLE_LOOP" "" } { 264 -520 -295 280 "/SIG_AZ_SIG_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT1 " "Pin \"/SIG_SENSOR_OUT1\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 416 -792 -528 432 "/SIG_SENSOR_OUT1" "" } { 408 -528 -357 424 "/SIG_SENSOR_OUT1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT2 " "Pin \"/SIG_SENSOR_OUT2\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 432 -792 -528 448 "/SIG_SENSOR_OUT2" "" } { 424 -528 -357 440 "/SIG_SENSOR_OUT2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT3 " "Pin \"/SIG_SENSOR_OUT3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 448 -792 -528 464 "/SIG_SENSOR_OUT3" "" } { 440 -528 -357 456 "/SIG_SENSOR_OUT3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_U " "Pin \"/SIG_AZ_IGBT_ERR_U\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 672 -800 -528 688 "/SIG_AZ_IGBT_ERR_U" "" } { 664 -528 -346 680 "/SIG_AZ_IGBT_ERR_U" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_V " "Pin \"/SIG_AZ_IGBT_ERR_V\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 688 -808 -528 704 "/SIG_AZ_IGBT_ERR_V" "" } { 680 -528 -346 696 "/SIG_AZ_IGBT_ERR_V" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_W " "Pin \"/SIG_AZ_IGBT_ERR_W\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 704 -808 -528 720 "/SIG_AZ_IGBT_ERR_W" "" } { 696 -528 -341 712 "/SIG_AZ_IGBT_ERR_W" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_LOCKING_SW " "Pin \"/SIG_AZ_LOCKING_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 464 -808 -528 480 "/SIG_AZ_LOCKING_SW" "" } { 456 -528 -340 472 "/SIG_AZ_LOCKING_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_MODE2_SW " "Pin \"/SIG_DCU_MODE2_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 560 -800 -528 576 "/SIG_DCU_MODE2_SW" "" } { 552 -528 -340 568 "/SIG_DCU_MODE2_SW" "" } { 1120 5000 5196 1136 "/SIG_DCU_MODE2_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_PC_ON_SIG " "Pin \"/SIG_DCU_PC_ON_SIG\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 576 -808 -528 592 "/SIG_DCU_PC_ON_SIG" "" } { 568 -528 -341 584 "/SIG_DCU_PC_ON_SIG" "" } { 1344 5000 5195 1360 "/SIG_DCU_PC_ON_SIG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_SLOW_SW " "Pin \"/SIG_JOY_SLOW_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 592 -800 -528 608 "/SIG_JOY_SLOW_SW" "" } { 584 -528 -353 600 "/SIG_JOY_SLOW_SW" "" } { 448 5000 5192 464 "/SIG_JOY_SLOW_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_FAST_SW " "Pin \"/SIG_JOY_FAST_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 608 -792 -528 624 "/SIG_JOY_FAST_SW" "" } { 600 -528 -359 616 "/SIG_JOY_FAST_SW" "" } { 224 5000 5192 240 "/SIG_JOY_FAST_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_OPER_SW " "Pin \"/SIG_JOY_OPER_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 624 -792 -528 640 "/SIG_JOY_OPER_SW" "" } { 616 -528 -356 632 "/SIG_JOY_OPER_SW" "" } { 672 5000 5192 688 "/SIG_JOY_OPER_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_LOT " "Pin \"SIG_RDC1_LOT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 -752 -528 904 "SIG_RDC1_LOT" "" } { 840 2168 2301 856 "SIG_RDC1_LOT" "" } { 880 -528 -395 896 "SIG_RDC1_LOT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_DOS " "Pin \"SIG_RDC1_DOS\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 904 -760 -528 920 "SIG_RDC1_DOS" "" } { 856 2168 2304 872 "SIG_RDC1_DOS" "" } { 896 -528 -392 912 "SIG_RDC1_DOS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_LOT " "Pin \"SIG_RDC2_LOT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 936 -752 -528 952 "SIG_RDC2_LOT" "" } { 888 2168 2301 904 "SIG_RDC2_LOT" "" } { 928 -528 -395 944 "SIG_RDC2_LOT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_DOS " "Pin \"SIG_RDC2_DOS\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 952 -760 -528 968 "SIG_RDC2_DOS" "" } { 904 2168 2304 920 "SIG_RDC2_DOS" "" } { 944 -528 -392 960 "SIG_RDC2_DOS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC1_/ELOC " "Pin \"SIG_ADC1_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 792 -768 -528 808 "SIG_ADC1_/ELOC" "" } { 600 2424 2573 616 "SIG_ADC1_/ELOC" "" } { 784 -528 -379 800 "SIG_ADC1_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC3_/ELOC " "Pin \"SIG_ADC3_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 824 -768 -528 840 "SIG_ADC3_/ELOC" "" } { 632 2424 2573 648 "SIG_ADC3_/ELOC" "" } { 816 -528 -379 832 "SIG_ADC3_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC4_/ELOC " "Pin \"SIG_ADC4_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 840 -768 -528 856 "SIG_ADC4_/ELOC" "" } { 648 2424 2573 664 "SIG_ADC4_/ELOC" "" } { 832 -528 -379 848 "SIG_ADC4_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_CLK_START " "Pin \"SPI_CLK_START\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1176 -760 -528 1192 "SPI_CLK_START" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1WE " "Pin \"/EM1WE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1072 -696 -528 1088 "/EM1WE" "" } { 1064 -528 -400 1080 "/EM1WE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EM1WAIT " "Pin \"EM1WAIT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1088 -704 -528 1104 "EM1WAIT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_LOCKING_SW " "Pin \"/SIG_EL_LOCKING_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 480 -808 -528 496 "/SIG_EL_LOCKING_SW" "" } { 472 -528 -340 488 "/SIG_EL_LOCKING_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_DAC1_/LDAC " "Pin \"SIG_DAC1_/LDAC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 992 -760 -528 1008 "SIG_DAC1_/LDAC" "" } { 312 2424 2572 328 "SIG_DAC1_/LDAC" "" } { 984 -528 -380 1000 "SIG_DAC1_/LDAC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_DAC2_/LDAC " "Pin \"SIG_DAC2_/LDAC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1008 -760 -528 1024 "SIG_DAC2_/LDAC" "" } { 328 2424 2572 344 "SIG_DAC2_/LDAC" "" } { 1000 -528 -380 1016 "SIG_DAC2_/LDAC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A3 " "Pin \"BF_A3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A4 " "Pin \"BF_A4\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst107 " "Primitive \"DFF\" of instance \"inst107\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 216 5448 5512 296 "inst107" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst108 " "Primitive \"DFF\" of instance \"inst108\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 440 5272 5336 520 "inst108" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst111 " "Primitive \"DFF\" of instance \"inst111\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 440 5360 5424 520 "inst111" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst112 " "Primitive \"DFF\" of instance \"inst112\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 440 5448 5512 520 "inst112" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst113 " "Primitive \"DFF\" of instance \"inst113\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 120 5760 5824 200 "inst113" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst114 " "Primitive \"DFF\" of instance \"inst114\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 344 5760 5824 424 "inst114" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst115 " "Primitive \"DFF\" of instance \"inst115\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 664 5272 5336 744 "inst115" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst116 " "Primitive \"DFF\" of instance \"inst116\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 664 5360 5424 744 "inst116" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst117 " "Primitive \"DFF\" of instance \"inst117\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 664 5448 5512 744 "inst117" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst118 " "Primitive \"DFF\" of instance \"inst118\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 5272 5336 968 "inst118" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst119 " "Primitive \"DFF\" of instance \"inst119\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 5360 5424 968 "inst119" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst120 " "Primitive \"DFF\" of instance \"inst120\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 5448 5512 968 "inst120" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst121 " "Primitive \"DFF\" of instance \"inst121\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1112 5272 5336 1192 "inst121" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst122 " "Primitive \"DFF\" of instance \"inst122\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1112 5360 5424 1192 "inst122" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst123 " "Primitive \"DFF\" of instance \"inst123\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1112 5448 5512 1192 "inst123" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst124 " "Primitive \"DFF\" of instance \"inst124\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 5272 5336 1416 "inst124" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst125 " "Primitive \"DFF\" of instance \"inst125\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 5360 5424 1416 "inst125" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst126 " "Primitive \"DFF\" of instance \"inst126\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 5448 5512 1416 "inst126" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst2 " "Primitive \"GND\" of instance \"inst2\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1352 -632 -600 1384 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst30 " "Primitive \"AND4\" of instance \"inst30\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 344 5528 5592 424 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst31 " "Primitive \"NOT\" of instance \"inst31\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 224 5192 5240 256 "inst31" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst32 " "Primitive \"NOT\" of instance \"inst32\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 448 5192 5240 480 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst33 " "Primitive \"AND4\" of instance \"inst33\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 568 5528 5592 648 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst37 " "Primitive \"NOT\" of instance \"inst37\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 672 5192 5240 704 "inst37" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst38 " "Primitive \"AND4\" of instance \"inst38\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 792 5528 5592 872 "inst38" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst39 " "Primitive \"AND4\" of instance \"inst39\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1016 5528 5592 1096 "inst39" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst40 " "Primitive \"NOT\" of instance \"inst40\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 896 5192 5240 928 "inst40" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst42 " "Primitive \"NOT\" of instance \"inst42\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1120 5192 5240 1152 "inst42" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst43 " "Primitive \"AND4\" of instance \"inst43\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1240 5528 5592 1320 "inst43" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst44 " "Primitive \"NOT\" of instance \"inst44\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1344 5192 5240 1376 "inst44" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst9 " "Primitive \"AND4\" of instance \"inst9\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 120 5528 5592 200 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst93 " "Primitive \"DFF\" of instance \"inst93\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 216 5272 5336 296 "inst93" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst94 " "Primitive \"DFF\" of instance \"inst94\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 216 5360 5424 296 "inst94" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700102588568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst12 " "Elaborating entity \"74138\" for hierarchy \"74138:inst12\"" {  } { { "SPB_CPLD.bdf" "inst12" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 168 1296 1416 328 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst12 " "Elaborated megafunction instantiation \"74138:inst12\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 168 1296 1416 328 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102588609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER10 LPM_COUNTER10:inst16 " "Elaborating entity \"LPM_COUNTER10\" for hierarchy \"LPM_COUNTER10:inst16\"" {  } { { "SPB_CPLD.bdf" "inst16" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1200 1400 1544 1280 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER10.vhd" "LPM_COUNTER_component" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102588763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588763 ""}  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700102588763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r1j " "Found entity 1: cntr_r1j" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700102588843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700102588843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r1j LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated " "Elaborating entity \"cntr_r1j\" for hierarchy \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1vb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1vb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1vb " "Found entity 1: cmpr_1vb" {  } { { "db/cmpr_1vb.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cmpr_1vb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700102588904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700102588904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1vb LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|cmpr_1vb:cmpr1 " "Elaborating entity \"cmpr_1vb\" for hierarchy \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|cmpr_1vb:cmpr1\"" {  } { { "db/cntr_r1j.tdf" "cmpr1" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700102588904 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Ignored 6 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1700102589046 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1700102589046 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "/INT0 " "Inserted always-enabled tri-state buffer between \"/INT0\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 80 584 760 96 "/INT0" "" } { 72 456 584 88 "/INT0" "" } { 1704 2640 2784 1720 "/INT0" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "/INT1 " "Inserted always-enabled tri-state buffer between \"/INT1\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 96 584 760 112 "/INT1" "" } { 88 456 584 104 "/INT1" "" } { 2080 2824 2952 2096 "/INT1" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EGPIO2 " "Inserted always-enabled tri-state buffer between \"EGPIO2\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 64 584 760 80 "EGPIO2" "" } { 56 456 584 72 "EGPIO2" "" } { 616 2600 2728 632 "EGPIO2" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EGPIO0 " "Inserted always-enabled tri-state buffer between \"EGPIO0\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 32 584 760 48 "EGPIO0" "" } { 24 456 584 40 "EGPIO0" "" } { 992 2656 2800 1008 "EGPIO0" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EGPIO1 " "Inserted always-enabled tri-state buffer between \"EGPIO1\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 48 584 760 64 "EGPIO1" "" } { 40 456 584 56 "EGPIO1" "" } { 1208 2656 2800 1224 "EGPIO1" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1700102589258 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1700102589258 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT2 " "Bidir \"/INT2\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 112 584 760 128 "/INT2" "" } { 104 456 584 120 "/INT2" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT3 " "Bidir \"/INT3\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 128 584 760 144 "/INT3" "" } { 120 456 584 136 "/INT3" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT4 " "Bidir \"/INT4\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 144 584 760 160 "/INT4" "" } { 136 456 584 152 "/INT4" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT5 " "Bidir \"/INT5\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 584 760 176 "/INT5" "" } { 152 456 584 168 "/INT5" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700102589258 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1700102589258 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "/INT0~synth " "Node \"/INT0~synth\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 80 584 760 96 "/INT0" "" } { 72 456 584 88 "/INT0" "" } { 1704 2640 2784 1720 "/INT0" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589279 ""} { "Warning" "WMLS_MLS_NODE_NAME" "/INT1~synth " "Node \"/INT1~synth\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 96 584 760 112 "/INT1" "" } { 88 456 584 104 "/INT1" "" } { 2080 2824 2952 2096 "/INT1" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589279 ""} { "Warning" "WMLS_MLS_NODE_NAME" "EGPIO2~synth " "Node \"EGPIO2~synth\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 64 584 760 80 "EGPIO2" "" } { 56 456 584 72 "EGPIO2" "" } { 616 2600 2728 632 "EGPIO2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589279 ""} { "Warning" "WMLS_MLS_NODE_NAME" "EGPIO0~synth " "Node \"EGPIO0~synth\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 32 584 760 48 "EGPIO0" "" } { 24 456 584 40 "EGPIO0" "" } { 992 2656 2800 1008 "EGPIO0" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589279 ""} { "Warning" "WMLS_MLS_NODE_NAME" "EGPIO1~synth " "Node \"EGPIO1~synth\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 48 584 760 64 "EGPIO1" "" } { 40 456 584 56 "EGPIO1" "" } { 1208 2656 2800 1224 "EGPIO1" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589279 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1700102589279 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_JOY_FAST GND " "Pin \"LED_JOY_FAST\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 416 8 227 432 "LED_JOY_FAST" "" } { 408 -120 13 424 "LED_JOY_FAST" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|LED_JOY_FAST"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_JOY_SLOW GND " "Pin \"LED_JOY_SLOW\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 432 8 233 448 "LED_JOY_SLOW" "" } { 424 -120 19 440 "LED_JOY_SLOW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|LED_JOY_SLOW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DCU_POWER GND " "Pin \"LED_DCU_POWER\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 400 8 250 416 "LED_DCU_POWER" "" } { 392 -120 36 408 "LED_DCU_POWER" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|LED_DCU_POWER"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC_/CLR VCC " "Pin \"SIG_DAC_/CLR\" is stuck at VCC" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 208 8 222 224 "SIG_DAC_/CLR" "" } { 264 2424 2552 280 "SIG_DAC_/CLR" "" } { 200 -120 8 216 "SIG_DAC_/CLR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|SIG_DAC_/CLR"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_X_/RD GND " "Pin \"SIG_X_/RD\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 288 8 187 304 "SIG_X_/RD" "" } { 280 -120 8 296 "SIG_X_/RD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|SIG_X_/RD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_X_/WR GND " "Pin \"SIG_X_/WR\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 304 8 191 320 "SIG_X_/WR" "" } { 296 -120 8 312 "SIG_X_/WR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|SIG_X_/WR"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_CLK_TX GND " "Pin \"SPI_CLK_TX\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 480 8 199 496 "SPI_CLK_TX" "" } { 472 -120 8 488 "SPI_CLK_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|SPI_CLK_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_CLK_RX GND " "Pin \"SPI_CLK_RX\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 496 8 200 512 "SPI_CLK_RX" "" } { 488 -120 8 504 "SPI_CLK_RX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|SPI_CLK_RX"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 600 8 184 616 "LED4" "" } { 592 -120 8 608 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 616 8 184 632 "LED5" "" } { 608 -120 8 624 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 632 8 184 648 "LED6" "" } { 624 -120 8 640 "LED6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 648 8 184 664 "LED7" "" } { 640 -120 8 656 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_RDC_/RESET VCC " "Pin \"SIG_RDC_/RESET\" is stuck at VCC" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 8 244 176 "SIG_RDC_/RESET" "" } { 904 2512 2662 920 "SIG_RDC_/RESET" "" } { 152 -120 30 168 "SIG_RDC_/RESET" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700102589279 "|SPB_CPLD|SIG_RDC_/RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700102589279 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED3 BF_D\[0\] " "Output pin \"LED3\" driven by bidirectional pin \"BF_D\[0\]\" cannot be tri-stated" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 584 8 184 600 "LED3" "" } { 576 -120 8 592 "LED3" "" } { -320 3152 3280 -304 "LED3" "" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1700102589279 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1700102589310 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "42 " "Design contains 42 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_MDU_CABLE_LOOP " "No output dependent on input pin \"/SIG_MDU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 144 -808 -520 160 "/SIG_MDU_CABLE_LOOP" "" } { 136 -520 -316 152 "/SIG_MDU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_MDU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_PCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_PCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 176 -808 -520 192 "/SIG_PCU_CABLE_LOOP" "" } { 168 -520 -318 184 "/SIG_PCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_PCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_OCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_OCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 -808 -520 176 "/SIG_OCU_CABLE_LOOP" "" } { 152 -520 -316 168 "/SIG_OCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_OCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_VMS_CABLE_LOOP " "No output dependent on input pin \"/SIG_VMS_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 224 -808 -520 240 "/SIG_VMS_CABLE_LOOP" "" } { 216 -520 -317 232 "/SIG_VMS_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_VMS_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_VEH_CABLE_LOOP " "No output dependent on input pin \"/SIG_VEH_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 208 -808 -520 224 "/SIG_VEH_CABLE_LOOP" "" } { 200 -520 -319 216 "/SIG_VEH_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_VEH_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_DCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 240 -808 -520 256 "/SIG_DCU_CABLE_LOOP" "" } { 232 -520 -317 248 "/SIG_DCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_DCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_PCU_STATE " "No output dependent on input pin \"/SIG_PCU_STATE\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 400 -768 -528 416 "/SIG_PCU_STATE" "" } { 392 -528 -382 408 "/SIG_PCU_STATE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_PCU_STATE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_MT_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_MT_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 288 -832 -520 304 "/SIG_AZ_MT_CABLE_LOOP" "" } { 280 -520 -298 296 "/SIG_AZ_MT_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_AZ_MT_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_MT_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_MT_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 336 -840 -520 352 "/SIG_EL_MT_CABLE_LOOP" "" } { 328 -520 -298 344 "/SIG_EL_MT_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_EL_MT_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_CABLE_LOOP " "No output dependent on input pin \"/SIG_SENSOR_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 352 -848 -520 368 "/SIG_SENSOR_CABLE_LOOP" "" } { 344 -520 -284 360 "/SIG_SENSOR_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_SENSOR_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_INS_CABLE_LOOP " "No output dependent on input pin \"/SIG_INS_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 192 -808 -520 208 "/SIG_INS_CABLE_LOOP" "" } { 184 -520 -326 200 "/SIG_INS_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_INS_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_ENC_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_ENC_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 256 -840 -520 272 "/SIG_AZ_ENC_CABLE_LOOP" "" } { 248 -520 -289 264 "/SIG_AZ_ENC_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_AZ_ENC_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_ENC_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_ENC_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 304 -840 -520 320 "/SIG_EL_ENC_CABLE_LOOP" "" } { 296 -520 -289 312 "/SIG_EL_ENC_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_EL_ENC_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_SIG_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_SIG_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 320 -832 -520 336 "/SIG_EL_SIG_CABLE_LOOP" "" } { 312 -520 -295 328 "/SIG_EL_SIG_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_EL_SIG_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_SIG_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_SIG_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 272 -840 -520 288 "/SIG_AZ_SIG_CABLE_LOOP" "" } { 264 -520 -295 280 "/SIG_AZ_SIG_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_AZ_SIG_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT1 " "No output dependent on input pin \"/SIG_SENSOR_OUT1\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 416 -792 -528 432 "/SIG_SENSOR_OUT1" "" } { 408 -528 -357 424 "/SIG_SENSOR_OUT1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_SENSOR_OUT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT2 " "No output dependent on input pin \"/SIG_SENSOR_OUT2\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 432 -792 -528 448 "/SIG_SENSOR_OUT2" "" } { 424 -528 -357 440 "/SIG_SENSOR_OUT2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_SENSOR_OUT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT3 " "No output dependent on input pin \"/SIG_SENSOR_OUT3\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 448 -792 -528 464 "/SIG_SENSOR_OUT3" "" } { 440 -528 -357 456 "/SIG_SENSOR_OUT3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_SENSOR_OUT3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_U " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_U\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 672 -800 -528 688 "/SIG_AZ_IGBT_ERR_U" "" } { 664 -528 -346 680 "/SIG_AZ_IGBT_ERR_U" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_U"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_V " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_V\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 688 -808 -528 704 "/SIG_AZ_IGBT_ERR_V" "" } { 680 -528 -346 696 "/SIG_AZ_IGBT_ERR_V" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_V"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_W " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_W\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 704 -808 -528 720 "/SIG_AZ_IGBT_ERR_W" "" } { 696 -528 -341 712 "/SIG_AZ_IGBT_ERR_W" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_W"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_LOCKING_SW " "No output dependent on input pin \"/SIG_AZ_LOCKING_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 464 -808 -528 480 "/SIG_AZ_LOCKING_SW" "" } { 456 -528 -340 472 "/SIG_AZ_LOCKING_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_AZ_LOCKING_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_MODE2_SW " "No output dependent on input pin \"/SIG_DCU_MODE2_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 560 -800 -528 576 "/SIG_DCU_MODE2_SW" "" } { 552 -528 -340 568 "/SIG_DCU_MODE2_SW" "" } { 1120 5000 5196 1136 "/SIG_DCU_MODE2_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_DCU_MODE2_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_PC_ON_SIG " "No output dependent on input pin \"/SIG_DCU_PC_ON_SIG\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 576 -808 -528 592 "/SIG_DCU_PC_ON_SIG" "" } { 568 -528 -341 584 "/SIG_DCU_PC_ON_SIG" "" } { 1344 5000 5195 1360 "/SIG_DCU_PC_ON_SIG" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_DCU_PC_ON_SIG"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_SLOW_SW " "No output dependent on input pin \"/SIG_JOY_SLOW_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 592 -800 -528 608 "/SIG_JOY_SLOW_SW" "" } { 584 -528 -353 600 "/SIG_JOY_SLOW_SW" "" } { 448 5000 5192 464 "/SIG_JOY_SLOW_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_JOY_SLOW_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_FAST_SW " "No output dependent on input pin \"/SIG_JOY_FAST_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 608 -792 -528 624 "/SIG_JOY_FAST_SW" "" } { 600 -528 -359 616 "/SIG_JOY_FAST_SW" "" } { 224 5000 5192 240 "/SIG_JOY_FAST_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_JOY_FAST_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_OPER_SW " "No output dependent on input pin \"/SIG_JOY_OPER_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 624 -792 -528 640 "/SIG_JOY_OPER_SW" "" } { 616 -528 -356 632 "/SIG_JOY_OPER_SW" "" } { 672 5000 5192 688 "/SIG_JOY_OPER_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_JOY_OPER_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC1_LOT " "No output dependent on input pin \"SIG_RDC1_LOT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 -752 -528 904 "SIG_RDC1_LOT" "" } { 840 2168 2301 856 "SIG_RDC1_LOT" "" } { 880 -528 -395 896 "SIG_RDC1_LOT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|SIG_RDC1_LOT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC1_DOS " "No output dependent on input pin \"SIG_RDC1_DOS\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 904 -760 -528 920 "SIG_RDC1_DOS" "" } { 856 2168 2304 872 "SIG_RDC1_DOS" "" } { 896 -528 -392 912 "SIG_RDC1_DOS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|SIG_RDC1_DOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC2_LOT " "No output dependent on input pin \"SIG_RDC2_LOT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 936 -752 -528 952 "SIG_RDC2_LOT" "" } { 888 2168 2301 904 "SIG_RDC2_LOT" "" } { 928 -528 -395 944 "SIG_RDC2_LOT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|SIG_RDC2_LOT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC2_DOS " "No output dependent on input pin \"SIG_RDC2_DOS\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 952 -760 -528 968 "SIG_RDC2_DOS" "" } { 904 2168 2304 920 "SIG_RDC2_DOS" "" } { 944 -528 -392 960 "SIG_RDC2_DOS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|SIG_RDC2_DOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC1_/ELOC " "No output dependent on input pin \"SIG_ADC1_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 792 -768 -528 808 "SIG_ADC1_/ELOC" "" } { 600 2424 2573 616 "SIG_ADC1_/ELOC" "" } { 784 -528 -379 800 "SIG_ADC1_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|SIG_ADC1_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC3_/ELOC " "No output dependent on input pin \"SIG_ADC3_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 824 -768 -528 840 "SIG_ADC3_/ELOC" "" } { 632 2424 2573 648 "SIG_ADC3_/ELOC" "" } { 816 -528 -379 832 "SIG_ADC3_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|SIG_ADC3_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC4_/ELOC " "No output dependent on input pin \"SIG_ADC4_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 840 -768 -528 856 "SIG_ADC4_/ELOC" "" } { 648 2424 2573 664 "SIG_ADC4_/ELOC" "" } { 832 -528 -379 848 "SIG_ADC4_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|SIG_ADC4_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_CLK_START " "No output dependent on input pin \"SPI_CLK_START\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1176 -760 -528 1192 "SPI_CLK_START" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|SPI_CLK_START"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1WE " "No output dependent on input pin \"/EM1WE\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1072 -696 -528 1088 "/EM1WE" "" } { 1064 -528 -400 1080 "/EM1WE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/EM1WE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EM1WAIT " "No output dependent on input pin \"EM1WAIT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1088 -704 -528 1104 "EM1WAIT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|EM1WAIT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_LOCKING_SW " "No output dependent on input pin \"/SIG_EL_LOCKING_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 480 -808 -528 496 "/SIG_EL_LOCKING_SW" "" } { 472 -528 -340 488 "/SIG_EL_LOCKING_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|/SIG_EL_LOCKING_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_DAC1_/LDAC " "No output dependent on input pin \"SIG_DAC1_/LDAC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 992 -760 -528 1008 "SIG_DAC1_/LDAC" "" } { 312 2424 2572 328 "SIG_DAC1_/LDAC" "" } { 984 -528 -380 1000 "SIG_DAC1_/LDAC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|SIG_DAC1_/LDAC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_DAC2_/LDAC " "No output dependent on input pin \"SIG_DAC2_/LDAC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1008 -760 -528 1024 "SIG_DAC2_/LDAC" "" } { 328 2424 2572 344 "SIG_DAC2_/LDAC" "" } { 1000 -528 -380 1016 "SIG_DAC2_/LDAC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|SIG_DAC2_/LDAC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A3 " "No output dependent on input pin \"BF_A3\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|BF_A3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A4 " "No output dependent on input pin \"BF_A4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700102589350 "|SPB_CPLD|BF_A4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1700102589350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "61 " "Implemented 61 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700102589350 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700102589350 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1700102589350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700102589350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700102589350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 182 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 182 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700102589624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:43:09 2023 " "Processing ended: Thu Nov 16 11:43:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700102589624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700102589624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700102589624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700102589624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700102590883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700102590883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:43:10 2023 " "Processing started: Thu Nov 16 11:43:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700102590883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700102590883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPB_CPLD -c SPB_CPLD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700102590883 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700102591053 ""}
{ "Info" "0" "" "Project  = SPB_CPLD" {  } {  } 0 0 "Project  = SPB_CPLD" 0 0 "Fitter" 0 0 1700102591053 ""}
{ "Info" "0" "" "Revision = SPB_CPLD" {  } {  } 0 0 "Revision = SPB_CPLD" 0 0 "Fitter" 0 0 1700102591053 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1700102591196 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPB_CPLD EPM570T144A5 " "Selected device EPM570T144A5 for design \"SPB_CPLD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700102591226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700102591266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700102591266 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700102591901 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700102591911 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700102592213 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700102592213 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Device EPM1270T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700102592213 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700102592213 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700102592213 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700102592213 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPB_CPLD.sdc " "Synopsys Design Constraints File file not found: 'SPB_CPLD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700102592375 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700102592375 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1700102592375 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1700102592375 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1700102592375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1700102592375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        GCLK0 " "   1.000        GCLK0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1700102592375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " "   1.000 LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1700102592375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " "   1.000 LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1700102592375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " "   1.000 LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1700102592375 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1700102592375 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700102592382 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700102592384 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1700102592386 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "GCLK0 Global clock in PIN 18 " "Automatically promoted signal \"GCLK0\" to use Global clock in PIN 18" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1208 -696 -528 1224 "GCLK0" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1700102592386 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|modulus_trigger Global clock " "Automatically promoted some destinations of signal \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|modulus_trigger\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella1 " "Destination \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella2 " "Destination \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella0 " "Destination \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella3 " "Destination \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella3\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""}  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 80 2 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1700102592386 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|modulus_trigger Global clock " "Automatically promoted some destinations of signal \"LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|modulus_trigger\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella1 " "Destination \"LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella2 " "Destination \"LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella0 " "Destination \"LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella3 " "Destination \"LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella3\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""}  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 80 2 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1700102592386 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|modulus_trigger Global clock " "Automatically promoted some destinations of signal \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|modulus_trigger\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella1 " "Destination \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella2 " "Destination \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella0 " "Destination \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella3 " "Destination \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella3\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1700102592386 ""}  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 80 2 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1700102592386 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1700102592386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1700102592386 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1700102592395 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1700102592395 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1700102592415 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1700102592415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1700102592415 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700102592415 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700102592496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700102592577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700102592618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700102592628 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700102592801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700102592801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700102592811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1700102592902 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700102592902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700102592952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1700102592952 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700102592952 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1700102592962 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700102592962 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "25 " "Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[0\] a permanently disabled " "Pin BF_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[0\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[1\] a permanently disabled " "Pin BF_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[1\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[2\] a permanently disabled " "Pin BF_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[2\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[3\] a permanently disabled " "Pin BF_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[3\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[4\] a permanently disabled " "Pin BF_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[4\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[5\] a permanently disabled " "Pin BF_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[5\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[6\] a permanently disabled " "Pin BF_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[6\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[7\] a permanently disabled " "Pin BF_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[7\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[8\] a permanently disabled " "Pin BF_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[8\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[9\] a permanently disabled " "Pin BF_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[9\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[10\] a permanently disabled " "Pin BF_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[10\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[11\] a permanently disabled " "Pin BF_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[11\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[12\] a permanently disabled " "Pin BF_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[12\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[13\] a permanently disabled " "Pin BF_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[13\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[14\] a permanently disabled " "Pin BF_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[14\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[15\] a permanently disabled " "Pin BF_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[15\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT0 a permanently enabled " "Pin /INT0 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT0" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 80 584 760 96 "/INT0" "" } { 72 456 584 88 "/INT0" "" } { 1704 2640 2784 1720 "/INT0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT1 a permanently enabled " "Pin /INT1 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT1" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 96 584 760 112 "/INT1" "" } { 88 456 584 104 "/INT1" "" } { 2080 2824 2952 2096 "/INT1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT2 a permanently disabled " "Pin /INT2 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT2" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 112 584 760 128 "/INT2" "" } { 104 456 584 120 "/INT2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT3 a permanently disabled " "Pin /INT3 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT3" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 128 584 760 144 "/INT3" "" } { 120 456 584 136 "/INT3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT4 a permanently disabled " "Pin /INT4 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT4 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT4" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 144 584 760 160 "/INT4" "" } { 136 456 584 152 "/INT4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT5 a permanently disabled " "Pin /INT5 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT5 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT5" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 584 760 176 "/INT5" "" } { 152 456 584 168 "/INT5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EGPIO2 a permanently enabled " "Pin EGPIO2 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EGPIO2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EGPIO2" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 64 584 760 80 "EGPIO2" "" } { 56 456 584 72 "EGPIO2" "" } { 616 2600 2728 632 "EGPIO2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EGPIO2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EGPIO0 a permanently enabled " "Pin EGPIO0 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EGPIO0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EGPIO0" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 32 584 760 48 "EGPIO0" "" } { 24 456 584 40 "EGPIO0" "" } { 992 2656 2800 1008 "EGPIO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EGPIO0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EGPIO1 a permanently enabled " "Pin EGPIO1 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EGPIO1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EGPIO1" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 48 584 760 64 "EGPIO1" "" } { 40 456 584 56 "EGPIO1" "" } { 1208 2656 2800 1224 "EGPIO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EGPIO1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1700102592992 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1700102592992 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1700102593003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/output_files/SPB_CPLD.fit.smsg " "Generated suppressed messages file C:/Users/DEV_W8V/Documents/git/TCU_CPLD/output_files/SPB_CPLD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700102593043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700102593063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:43:13 2023 " "Processing ended: Thu Nov 16 11:43:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700102593063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700102593063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700102593063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700102593063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700102594171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700102594171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:43:14 2023 " "Processing started: Thu Nov 16 11:43:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700102594171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700102594171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPB_CPLD -c SPB_CPLD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700102594171 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700102594390 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700102594390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4525 " "Peak virtual memory: 4525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700102594573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:43:14 2023 " "Processing ended: Thu Nov 16 11:43:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700102594573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700102594573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700102594573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700102594573 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700102595246 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700102595815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700102595815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:43:15 2023 " "Processing started: Thu Nov 16 11:43:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700102595815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700102595815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPB_CPLD -c SPB_CPLD " "Command: quartus_sta SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700102595815 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1700102595941 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700102596026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1700102596076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1700102596076 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1700102596117 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1700102596187 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPB_CPLD.sdc " "Synopsys Design Constraints File file not found: 'SPB_CPLD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1700102596218 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1700102596218 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596218 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GCLK0 GCLK0 " "create_clock -period 1.000 -name GCLK0 GCLK0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596218 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596218 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596218 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596218 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1700102596218 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1700102596238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.472 " "Worst-case setup slack is -5.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.472       -21.888 LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]  " "   -5.472       -21.888 LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.463       -21.852 LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]  " "   -5.463       -21.852 LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.031       -23.923 GCLK0  " "   -5.031       -23.923 GCLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367        -5.459 LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]  " "   -1.367        -5.459 LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.252 " "Worst-case hold slack is -6.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.252       -22.179 LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]  " "   -6.252       -22.179 LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.674       -15.867 LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]  " "   -4.674       -15.867 LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.931        -4.895 GCLK0  " "   -1.931        -4.895 GCLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982         0.000 LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]  " "    0.982         0.000 LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700102596238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700102596238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700102596238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 GCLK0  " "   -2.289        -2.289 GCLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -1.584 LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]  " "   -0.198        -1.584 LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -1.584 LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]  " "   -0.198        -1.584 LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179        -2.148 LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]  " "   -0.179        -2.148 LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700102596249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700102596249 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1700102596300 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1700102596310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1700102596310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4529 " "Peak virtual memory: 4529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700102596351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:43:16 2023 " "Processing ended: Thu Nov 16 11:43:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700102596351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700102596351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700102596351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700102596351 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 190 s " "Quartus II Full Compilation was successful. 0 errors, 190 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700102596988 ""}
