read_verilog -sv ../top.v
synth -top top
write_blif -false a a blif.blif
design -reset
read_blif blif.blif
