{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00010112,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 9.31175e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.01848e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 9.31175e-05,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 20.0192,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 55.0528,
	"finish__design__instance__count__class:timing_repair_buffer": 23,
	"finish__design__instance__area__class:timing_repair_buffer": 113.859,
	"finish__design__instance__count__class:inverter": 1,
	"finish__design__instance__area__class:inverter": 3.7536,
	"finish__design__instance__count__class:sequential_cell": 16,
	"finish__design__instance__area__class:sequential_cell": 400.384,
	"finish__design__instance__count__class:multi_input_combinational_cell": 38,
	"finish__design__instance__area__class:multi_input_combinational_cell": 284.022,
	"finish__design__instance__count": 85,
	"finish__design__instance__area": 877.091,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.07207,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.789797,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.960933,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000216043,
	"finish__power__switching__total": 6.174e-05,
	"finish__power__leakage__total": 4.69027e-10,
	"finish__power__total": 0.000277783,
	"finish__design__io": 23,
	"finish__design__die__area": 7524.7,
	"finish__design__core__area": 6869.09,
	"finish__design__instance__count": 181,
	"finish__design__instance__area": 997.206,
	"finish__design__instance__count__stdcell": 181,
	"finish__design__instance__area__stdcell": 997.206,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.145173,
	"finish__design__instance__utilization__stdcell": 0.145173,
	"finish__design__rows": 30,
	"finish__design__rows:unithd": 30,
	"finish__design__sites": 5490,
	"finish__design__sites:unithd": 5490,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}