("lab4_xor_1bit:/\tlab4_xor_1bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_xor_1bit schematic }:r"))) (((-26.78125 -1.23125) (-12.73125 5.85625)) "r" "Schematics XL" 9))("lab4_xor_1bit:/\tlab4_xor_1bit ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_xor_1bit layout }:a"))) (((-1.397 -0.249) (5.772 3.129)) "a" "Virtuoso XL" 6))("lab4_adder_1bit:/\tlab4_adder_1bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_adder_1bit schematic }:r"))) (((0.61875 -2.9375) (10.75625 2.175)) "r" "Schematics XL" 7))("lab4_adder_1bit:/\tlab4_adder_1bit ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_adder_1bit layout }:a"))) (((-0.4515 -0.687) (8.5765 3.567)) "a" "Virtuoso XL" 6))("lab4_alu:/\tlab4_alu ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_alu schematic }:r"))) (((-34.0375 -21.04375) (47.275 1.6125)) "r" "Schematics XL" 1))("lab4_alu:/\tlab4_alu ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_alu layout }:a"))) nil)("lab4_adder_top:/\tlab4_adder_top ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_adder_top layout }:a"))) (((0.735 -34.461) (109.31 22.168)) "a" "Virtuoso XL" 68))("lab4_xor_8bit:/\tlab4_xor_8bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_xor_8bit schematic }:a"))) (((-0.125 -6.0375) (7.1 -0.46875)) "a" "Schematics XL" 51))("lab4_xor_8bit:/\tlab4_xor_8bit ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_xor_8bit layout }:a"))) (((3.0835 -11.827) (31.6675 7.373)) "a" "Virtuoso XL" 69))("lab4_adder_top:/\tlab4_adder_top ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_adder_top schematic }:a"))) (((-10.9875 -18.375) (30.0875 13.275)) "a" "Schematics XL" 42))