INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14435/Desktop/ECE385/Lab3/project_1/project_1.sim/sim_1/synth/func/xsim/bench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_toplevel
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-311] analyzing module load_reg__parameterized0
INFO: [VRFC 10-311] analyzing module negedge_detector
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-311] analyzing module sync_debounce_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab3/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bench
