

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Fri Jun 18 23:27:17 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        2-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 8.40ns
ST_1: knn_set_2_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:14  %knn_set_2_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_1_V_read)

ST_1: knn_set_2_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:15  %knn_set_2_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_0_V_read)

ST_1: knn_set_1_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:16  %knn_set_1_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_1_V_read)

ST_1: knn_set_1_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:17  %knn_set_1_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_0_V_read)

ST_1: knn_set_0_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:18  %knn_set_0_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_V_read)

ST_1: knn_set_0_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:19  %knn_set_0_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_V_read)

ST_1: tmp_8_cast [1/1] 0.00ns
._crit_edge.0:20  %tmp_8_cast = zext i6 %knn_set_0_0_V_read_1 to i7

ST_1: tmp_8_0_1_cast [1/1] 0.00ns
._crit_edge.0:21  %tmp_8_0_1_cast = zext i6 %knn_set_0_1_V_read_1 to i7

ST_1: sum_0_1 [1/1] 1.72ns
._crit_edge.0:22  %sum_0_1 = add i7 %tmp_8_0_1_cast, %tmp_8_cast

ST_1: tmp_8_1_cast [1/1] 0.00ns
._crit_edge.0:23  %tmp_8_1_cast = zext i6 %knn_set_1_0_V_read_1 to i7

ST_1: tmp_8_1_1_cast [1/1] 0.00ns
._crit_edge.0:24  %tmp_8_1_1_cast = zext i6 %knn_set_1_1_V_read_1 to i7

ST_1: sum_1_1 [1/1] 1.72ns
._crit_edge.0:25  %sum_1_1 = add i7 %tmp_8_1_1_cast, %tmp_8_1_cast

ST_1: tmp_6_1 [1/1] 1.97ns
._crit_edge.0:26  %tmp_6_1 = icmp ult i7 %sum_1_1, %sum_0_1

ST_1: min_2_min_1 [1/1] 1.37ns
._crit_edge.0:28  %min_2_min_1 = select i1 %tmp_6_1, i7 %sum_1_1, i7 %sum_0_1

ST_1: tmp_8_2_cast [1/1] 0.00ns
._crit_edge.0:29  %tmp_8_2_cast = zext i6 %knn_set_2_0_V_read_1 to i7

ST_1: tmp_8_2_1_cast [1/1] 0.00ns
._crit_edge.0:30  %tmp_8_2_1_cast = zext i6 %knn_set_2_1_V_read_1 to i7

ST_1: sum_2_1 [1/1] 1.72ns
._crit_edge.0:31  %sum_2_1 = add i7 %tmp_8_2_1_cast, %tmp_8_2_cast

ST_1: tmp_6_2 [1/1] 1.97ns
._crit_edge.0:32  %tmp_6_2 = icmp ult i7 %sum_2_1, %min_2_min_1

ST_1: min_2_min_2 [1/1] 1.37ns
._crit_edge.0:33  %min_2_min_2 = select i1 %tmp_6_2, i7 %sum_2_1, i7 %min_2_min_1


 <State 2>: 8.40ns
ST_2: knn_set_4_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:10  %knn_set_4_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_1_V_read)

ST_2: knn_set_4_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:11  %knn_set_4_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_0_V_read)

ST_2: knn_set_3_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:12  %knn_set_3_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_1_V_read)

ST_2: knn_set_3_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:13  %knn_set_3_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_0_V_read)

ST_2: tmp_8_3_cast [1/1] 0.00ns
._crit_edge.0:34  %tmp_8_3_cast = zext i6 %knn_set_3_0_V_read_1 to i7

ST_2: tmp_8_3_1_cast [1/1] 0.00ns
._crit_edge.0:35  %tmp_8_3_1_cast = zext i6 %knn_set_3_1_V_read_1 to i7

ST_2: sum_3_1 [1/1] 1.72ns
._crit_edge.0:36  %sum_3_1 = add i7 %tmp_8_3_1_cast, %tmp_8_3_cast

ST_2: tmp_6_3 [1/1] 1.97ns
._crit_edge.0:37  %tmp_6_3 = icmp ult i7 %sum_3_1, %min_2_min_2

ST_2: min_2_min_3 [1/1] 1.37ns
._crit_edge.0:42  %min_2_min_3 = select i1 %tmp_6_3, i7 %sum_3_1, i7 %min_2_min_2

ST_2: tmp_8_4_cast [1/1] 0.00ns
._crit_edge.0:43  %tmp_8_4_cast = zext i6 %knn_set_4_0_V_read_1 to i7

ST_2: tmp_8_4_1_cast [1/1] 0.00ns
._crit_edge.0:44  %tmp_8_4_1_cast = zext i6 %knn_set_4_1_V_read_1 to i7

ST_2: sum_4_1 [1/1] 1.72ns
._crit_edge.0:45  %sum_4_1 = add i7 %tmp_8_4_1_cast, %tmp_8_4_cast

ST_2: tmp_6_4 [1/1] 1.97ns
._crit_edge.0:46  %tmp_6_4 = icmp ult i7 %sum_4_1, %min_2_min_3

ST_2: min_2_min_4 [1/1] 1.37ns
._crit_edge.0:47  %min_2_min_4 = select i1 %tmp_6_4, i7 %sum_4_1, i7 %min_2_min_3


 <State 3>: 8.40ns
ST_3: knn_set_7_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:4  %knn_set_7_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_1_V_read)

ST_3: knn_set_7_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:5  %knn_set_7_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_0_V_read)

ST_3: knn_set_6_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:6  %knn_set_6_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_1_V_read)

ST_3: knn_set_6_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:7  %knn_set_6_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_0_V_read)

ST_3: knn_set_5_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:8  %knn_set_5_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_1_V_read)

ST_3: knn_set_5_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:9  %knn_set_5_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_0_V_read)

ST_3: agg_result_V_0_agg_result_V_s [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:27  %agg_result_V_0_agg_result_V_s = zext i1 %tmp_6_1 to i2

ST_3: agg_result_V_0_agg_result_V_02_2 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:38  %agg_result_V_0_agg_result_V_02_2 = select i1 %tmp_6_3, i2 -1, i2 -2

ST_3: tmp_s [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:39  %tmp_s = or i1 %tmp_6_3, %tmp_6_2

ST_3: agg_result_V_0_agg_result_V_02_3 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:40  %agg_result_V_0_agg_result_V_02_3 = select i1 %tmp_s, i2 %agg_result_V_0_agg_result_V_02_2, i2 %agg_result_V_0_agg_result_V_s

ST_3: agg_result_V_0_agg_result_V_02_1 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:41  %agg_result_V_0_agg_result_V_02_1 = zext i2 %agg_result_V_0_agg_result_V_02_3 to i3

ST_3: tmp_8_5_cast [1/1] 0.00ns
._crit_edge.0:48  %tmp_8_5_cast = zext i6 %knn_set_5_0_V_read_1 to i7

ST_3: tmp_8_5_1_cast [1/1] 0.00ns
._crit_edge.0:49  %tmp_8_5_1_cast = zext i6 %knn_set_5_1_V_read_1 to i7

ST_3: sum_5_1 [1/1] 1.72ns
._crit_edge.0:50  %sum_5_1 = add i7 %tmp_8_5_1_cast, %tmp_8_5_cast

ST_3: tmp_6_5 [1/1] 1.97ns
._crit_edge.0:51  %tmp_6_5 = icmp ult i7 %sum_5_1, %min_2_min_4

ST_3: agg_result_V_0_agg_result_V_02_4 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_5)
._crit_edge.0:52  %agg_result_V_0_agg_result_V_02_4 = select i1 %tmp_6_5, i3 -3, i3 -4

ST_3: tmp_1 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_5)
._crit_edge.0:53  %tmp_1 = or i1 %tmp_6_5, %tmp_6_4

ST_3: agg_result_V_0_agg_result_V_02_5 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:54  %agg_result_V_0_agg_result_V_02_5 = select i1 %tmp_1, i3 %agg_result_V_0_agg_result_V_02_4, i3 %agg_result_V_0_agg_result_V_02_1

ST_3: min_2_min_5 [1/1] 1.37ns
._crit_edge.0:55  %min_2_min_5 = select i1 %tmp_6_5, i7 %sum_5_1, i7 %min_2_min_4

ST_3: tmp_8_6_cast [1/1] 0.00ns
._crit_edge.0:56  %tmp_8_6_cast = zext i6 %knn_set_6_0_V_read_1 to i7

ST_3: tmp_8_6_1_cast [1/1] 0.00ns
._crit_edge.0:57  %tmp_8_6_1_cast = zext i6 %knn_set_6_1_V_read_1 to i7

ST_3: sum_6_1 [1/1] 1.72ns
._crit_edge.0:58  %sum_6_1 = add i7 %tmp_8_6_1_cast, %tmp_8_6_cast

ST_3: tmp_6_6 [1/1] 1.97ns
._crit_edge.0:59  %tmp_6_6 = icmp ult i7 %sum_6_1, %min_2_min_5

ST_3: min_2_min_6 [1/1] 1.37ns
._crit_edge.0:60  %min_2_min_6 = select i1 %tmp_6_6, i7 %sum_6_1, i7 %min_2_min_5

ST_3: tmp_8_7_cast [1/1] 0.00ns
._crit_edge.0:61  %tmp_8_7_cast = zext i6 %knn_set_7_0_V_read_1 to i7

ST_3: tmp_8_7_1_cast [1/1] 0.00ns
._crit_edge.0:62  %tmp_8_7_1_cast = zext i6 %knn_set_7_1_V_read_1 to i7

ST_3: sum_7_1 [1/1] 1.72ns
._crit_edge.0:63  %sum_7_1 = add i7 %tmp_8_7_1_cast, %tmp_8_7_cast


 <State 4>: 8.64ns
ST_4: knn_set_9_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:0  %knn_set_9_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_1_V_read)

ST_4: knn_set_9_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:1  %knn_set_9_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_0_V_read)

ST_4: knn_set_8_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:2  %knn_set_8_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_1_V_read)

ST_4: knn_set_8_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:3  %knn_set_8_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_0_V_read)

ST_4: tmp_6_7 [1/1] 1.97ns
._crit_edge.0:64  %tmp_6_7 = icmp ult i7 %sum_7_1, %min_2_min_6

ST_4: agg_result_V_0_agg_result_V_02 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:65  %agg_result_V_0_agg_result_V_02 = select i1 %tmp_6_7, i3 -1, i3 -2

ST_4: tmp_2 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:66  %tmp_2 = or i1 %tmp_6_7, %tmp_6_6

ST_4: agg_result_V_0_agg_result_V_02_7 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:67  %agg_result_V_0_agg_result_V_02_7 = select i1 %tmp_2, i3 %agg_result_V_0_agg_result_V_02, i3 %agg_result_V_0_agg_result_V_02_5

ST_4: agg_result_V_0_agg_result_V_02_6 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:68  %agg_result_V_0_agg_result_V_02_6 = zext i3 %agg_result_V_0_agg_result_V_02_7 to i4

ST_4: min_2_min_7 [1/1] 1.37ns
._crit_edge.0:69  %min_2_min_7 = select i1 %tmp_6_7, i7 %sum_7_1, i7 %min_2_min_6

ST_4: tmp_8_8_cast [1/1] 0.00ns
._crit_edge.0:70  %tmp_8_8_cast = zext i6 %knn_set_8_0_V_read_1 to i7

ST_4: tmp_8_8_1_cast [1/1] 0.00ns
._crit_edge.0:71  %tmp_8_8_1_cast = zext i6 %knn_set_8_1_V_read_1 to i7

ST_4: sum_8_1 [1/1] 1.72ns
._crit_edge.0:72  %sum_8_1 = add i7 %tmp_8_8_1_cast, %tmp_8_8_cast

ST_4: tmp_6_8 [1/1] 1.97ns
._crit_edge.0:73  %tmp_6_8 = icmp ult i7 %sum_8_1, %min_2_min_7

ST_4: min_2_min_8 [1/1] 0.00ns (grouped into LUT with out node tmp_6_9)
._crit_edge.0:74  %min_2_min_8 = select i1 %tmp_6_8, i7 %sum_8_1, i7 %min_2_min_7

ST_4: tmp_8_9_cast [1/1] 0.00ns
._crit_edge.0:75  %tmp_8_9_cast = zext i6 %knn_set_9_0_V_read_1 to i7

ST_4: tmp_8_9_1_cast [1/1] 0.00ns
._crit_edge.0:76  %tmp_8_9_1_cast = zext i6 %knn_set_9_1_V_read_1 to i7

ST_4: sum_9_1 [1/1] 1.72ns
._crit_edge.0:77  %sum_9_1 = add i7 %tmp_8_9_1_cast, %tmp_8_9_cast

ST_4: tmp_6_9 [1/1] 1.97ns (out node of the LUT)
._crit_edge.0:78  %tmp_6_9 = icmp ult i7 %sum_9_1, %min_2_min_8

ST_4: agg_result_V_0_agg_result_V_02_8 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_9)
._crit_edge.0:79  %agg_result_V_0_agg_result_V_02_8 = select i1 %tmp_6_9, i4 -7, i4 -8

ST_4: tmp_3 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_9)
._crit_edge.0:80  %tmp_3 = or i1 %tmp_6_9, %tmp_6_8

ST_4: agg_result_V_0_agg_result_V_02_9 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:81  %agg_result_V_0_agg_result_V_02_9 = select i1 %tmp_3, i4 %agg_result_V_0_agg_result_V_02_8, i4 %agg_result_V_0_agg_result_V_02_6

ST_4: stg_87 [1/1] 0.00ns
._crit_edge.0:82  ret i4 %agg_result_V_0_agg_result_V_02_9



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
