# Risc-Vm
My Implementation of a VM written in 32-bit RISC-V with compressed Instructions
I did not and will not (most likely) implement the Multiply, Atomic, and Floating Point Extentions that are included in the Simon Fraser University Reference Sheet.


### References
 * I used this [Article](https://ayedaemon.medium.com/elf-chronicles-program-headers-433a7e4e97dd) for understanding ELF
 * I used this [reference](https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf) for getting the basics down for opcodes and other instructions.
 * I used this [resource](https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf) for a better understanding of riscv.
