#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5597b5a11d40 .scope module, "tb_cpu" "tb_cpu" 2 3;
 .timescale -9 -12;
v0x5597b5a470c0_0 .net "acc", 3 0, L_0x5597b5a0e4e0;  1 drivers
v0x5597b5a47180_0 .var "clk", 0 0;
v0x5597b5a47220_0 .var "reset", 0 0;
S_0x5597b5a27710 .scope module, "uut" "cpu" 2 10, 3 1 0, S_0x5597b5a11d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "acc";
P_0x5597b59e5e10 .param/l "DECODE" 0 3 18, C4<01>;
P_0x5597b59e5e50 .param/l "EXECUTE" 0 3 18, C4<10>;
P_0x5597b59e5e90 .param/l "FETCH" 0 3 18, C4<00>;
L_0x5597b5a0e4e0 .functor BUFZ 4, v0x5597b5a0e600_0, C4<0000>, C4<0000>, C4<0000>;
v0x5597b5a0e600_0 .var "ACC", 3 0;
v0x5597b5a0ef30_0 .var "IR", 7 0;
v0x5597b5a0f860_0 .var "PC", 3 0;
v0x5597b5a101c0_0 .var "R0", 3 0;
v0x5597b5a12280_0 .var "R1", 3 0;
v0x5597b5a12750_0 .net "acc", 3 0, L_0x5597b5a0e4e0;  alias, 1 drivers
v0x5597b5a127f0_0 .var "alu_out", 3 0;
v0x5597b5a46aa0_0 .net "clk", 0 0, v0x5597b5a47180_0;  1 drivers
v0x5597b5a46b60 .array "data_memory", 15 0, 3 0;
v0x5597b5a46c20 .array "memory", 15 0, 3 0;
v0x5597b5a46ce0_0 .var "opcode", 3 0;
v0x5597b5a46dc0_0 .var "operand", 3 0;
v0x5597b5a46ea0_0 .net "reset", 0 0, v0x5597b5a47220_0;  1 drivers
v0x5597b5a46f60_0 .var "state", 1 0;
E_0x5597b5a1efd0 .event posedge, v0x5597b5a46ea0_0, v0x5597b5a46aa0_0;
E_0x5597b5a1f150 .event posedge, v0x5597b5a46aa0_0;
E_0x5597b59e4ad0 .event anyedge, v0x5597b5a46ce0_0, v0x5597b5a101c0_0, v0x5597b5a12280_0;
    .scope S_0x5597b5a27710;
T_0 ;
    %wait E_0x5597b59e4ad0;
    %load/vec4 v0x5597b5a46ce0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5597b5a127f0_0, 0, 4;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x5597b5a101c0_0;
    %load/vec4 v0x5597b5a12280_0;
    %add;
    %store/vec4 v0x5597b5a127f0_0, 0, 4;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x5597b5a101c0_0;
    %load/vec4 v0x5597b5a12280_0;
    %sub;
    %store/vec4 v0x5597b5a127f0_0, 0, 4;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x5597b5a101c0_0;
    %load/vec4 v0x5597b5a12280_0;
    %and;
    %store/vec4 v0x5597b5a127f0_0, 0, 4;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x5597b5a101c0_0;
    %load/vec4 v0x5597b5a12280_0;
    %or;
    %store/vec4 v0x5597b5a127f0_0, 0, 4;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x5597b5a101c0_0;
    %load/vec4 v0x5597b5a12280_0;
    %xor;
    %inv;
    %store/vec4 v0x5597b5a127f0_0, 0, 4;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5597b5a27710;
T_1 ;
    %wait E_0x5597b5a1efd0;
    %load/vec4 v0x5597b5a46ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5597b5a0f860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5597b5a0e600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5597b5a0ef30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5597b5a46f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5597b5a0f860_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5597b5a46c20, 4;
    %load/vec4 v0x5597b5a0f860_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5597b5a46c20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5597b5a0ef30_0, 0;
    %load/vec4 v0x5597b5a0f860_0;
    %addi 2, 0, 4;
    %assign/vec4 v0x5597b5a0f860_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x5597b5a0ef30_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x5597b5a46ce0_0, 0;
    %load/vec4 v0x5597b5a0ef30_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x5597b5a46dc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5597b5a46ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.16;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.16;
T_1.7 ;
    %load/vec4 v0x5597b5a46dc0_0;
    %assign/vec4 v0x5597b5a0e600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.16;
T_1.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5597b5a46b60, 4;
    %assign/vec4 v0x5597b5a101c0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5597b5a46b60, 4;
    %assign/vec4 v0x5597b5a12280_0, 0;
    %wait E_0x5597b5a1f150;
    %load/vec4 v0x5597b5a127f0_0;
    %assign/vec4 v0x5597b5a0e600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.16;
T_1.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5597b5a46b60, 4;
    %assign/vec4 v0x5597b5a101c0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5597b5a46b60, 4;
    %assign/vec4 v0x5597b5a12280_0, 0;
    %wait E_0x5597b5a1f150;
    %load/vec4 v0x5597b5a127f0_0;
    %assign/vec4 v0x5597b5a0e600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.16;
T_1.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5597b5a46b60, 4;
    %assign/vec4 v0x5597b5a101c0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5597b5a46b60, 4;
    %assign/vec4 v0x5597b5a12280_0, 0;
    %wait E_0x5597b5a1f150;
    %load/vec4 v0x5597b5a127f0_0;
    %assign/vec4 v0x5597b5a0e600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.16;
T_1.11 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5597b5a46b60, 4;
    %assign/vec4 v0x5597b5a101c0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5597b5a46b60, 4;
    %assign/vec4 v0x5597b5a12280_0, 0;
    %wait E_0x5597b5a1f150;
    %load/vec4 v0x5597b5a127f0_0;
    %assign/vec4 v0x5597b5a0e600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.16;
T_1.12 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5597b5a46b60, 4;
    %assign/vec4 v0x5597b5a101c0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5597b5a46b60, 4;
    %assign/vec4 v0x5597b5a12280_0, 0;
    %wait E_0x5597b5a1f150;
    %load/vec4 v0x5597b5a127f0_0;
    %assign/vec4 v0x5597b5a0e600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.16;
T_1.13 ;
    %load/vec4 v0x5597b5a0e600_0;
    %load/vec4 v0x5597b5a46dc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5597b5a46b60, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.16;
T_1.14 ;
    %load/vec4 v0x5597b5a46dc0_0;
    %assign/vec4 v0x5597b5a0f860_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5597b5a46f60_0, 0;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5597b5a11d40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5597b5a47180_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5597b5a47180_0;
    %inv;
    %store/vec4 v0x5597b5a47180_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x5597b5a11d40;
T_3 ;
    %vpi_call 2 25 "$dumpfile", "cpu_test.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5597b5a11d40 {0 0 0};
    %vpi_call 2 29 "$monitor", "Time = %0dns | PC = %h | ACC (Accumulator) = %h | IR (Instruction) = %h | Operand = %b | Opcode = %b | R0 = %b | R1 = %b | ALU Output = %b", $time, v0x5597b5a0f860_0, v0x5597b5a470c0_0, v0x5597b5a0ef30_0, v0x5597b5a46dc0_0, v0x5597b5a46ce0_0, v0x5597b5a101c0_0, v0x5597b5a12280_0, v0x5597b5a127f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5597b5a47220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5597b5a47220_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46b60, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46b60, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5597b5a46c20, 4, 0;
    %delay 400000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
