
*** Running vivado
    with args -log top_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_design.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_design.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top_design -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 852.500 ; gain = 234.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_design' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/top_design.v:1]
	Parameter N_PROBE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'signal_generator' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:1]
	Parameter NB_DATA bound to: 8 - type: integer 
	Parameter NB_SEL bound to: 2 - type: integer 
	Parameter NB_COUNT bound to: 10 - type: integer 
	Parameter MEM_INIT_FILE bound to: D:digital_design_courseeamta-digital-designlab2-fir_timingmem.hex - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'D:digital_design_courseeamta-digital-designlab2-fir_timingmem.hex'; please make sure the file is added to project and has read permission, ignoring [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:26]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
WARNING: [Synth 8-3848] Net data in module/entity signal_generator does not have driver. [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:22]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'signal_generator' (1#1) [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/signal_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'filtro_fir' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:13]
	Parameter WW_INPUT bound to: 8 - type: integer 
	Parameter WW_OUTPUT bound to: 8 - type: integer 
	Parameter WW_COEFF bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SatTruncFP' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/SatTruncFP.v:1]
	Parameter NB_XI bound to: 20 - type: integer 
	Parameter NBF_XI bound to: 12 - type: integer 
	Parameter NB_XO bound to: 8 - type: integer 
	Parameter NBF_XO bound to: 6 - type: integer 
	Parameter NBI_XI bound to: 8 - type: integer 
	Parameter NBI_XO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SatTruncFP' (2#1) [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/SatTruncFP.v:1]
INFO: [Synth 8-4471] merging register 'prod_d_reg[10][15:0]' into 'prod_d_reg[14][15:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:153]
INFO: [Synth 8-4471] merging register 'prod_d_reg[4][15:0]' into 'prod_d_reg[14][15:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:153]
INFO: [Synth 8-4471] merging register 'prod_d_reg[0][15:0]' into 'prod_d_reg[14][15:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:153]
WARNING: [Synth 8-6014] Unused sequential element register_reg[14] was removed.  [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
WARNING: [Synth 8-6014] Unused sequential element prod_d_reg[10] was removed.  [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:153]
WARNING: [Synth 8-6014] Unused sequential element prod_d_reg[4] was removed.  [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:153]
WARNING: [Synth 8-6014] Unused sequential element prod_d_reg[0] was removed.  [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:153]
INFO: [Synth 8-6155] done synthesizing module 'filtro_fir' (3#1) [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/top_design.v:39]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/digital_design_course/lab2/lab2.runs/synth_1/.Xil/Vivado-6660-DESKTOP-PB08CQI/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [D:/digital_design_course/lab2/lab2.runs/synth_1/.Xil/Vivado-6660-DESKTOP-PB08CQI/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio' [D:/digital_design_course/lab2/lab2.srcs/sources_1/bd/vio/synth/vio.v:13]
INFO: [Synth 8-6157] synthesizing module 'vio_vio_0_0' [D:/digital_design_course/lab2/lab2.runs/synth_1/.Xil/Vivado-6660-DESKTOP-PB08CQI/realtime/vio_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_vio_0_0' (5#1) [D:/digital_design_course/lab2/lab2.runs/synth_1/.Xil/Vivado-6660-DESKTOP-PB08CQI/realtime/vio_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [D:/digital_design_course/lab2/lab2.srcs/sources_1/bd/vio/synth/vio.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vio' (6#1) [D:/digital_design_course/lab2/lab2.srcs/sources_1/bd/vio/synth/vio.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_signal_generator'. This will prevent further optimization [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/top_design.v:21]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila'. This will prevent further optimization [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/top_design.v:39]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_filtro_fir'. This will prevent further optimization [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/top_design.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_vio'. This will prevent further optimization [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/top_design.v:47]
INFO: [Synth 8-6155] done synthesizing module 'top_design' (7#1) [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/top_design.v:1]
WARNING: [Synth 8-3331] design SatTruncFP has unconnected port i_data[5]
WARNING: [Synth 8-3331] design SatTruncFP has unconnected port i_data[4]
WARNING: [Synth 8-3331] design SatTruncFP has unconnected port i_data[3]
WARNING: [Synth 8-3331] design SatTruncFP has unconnected port i_data[2]
WARNING: [Synth 8-3331] design SatTruncFP has unconnected port i_data[1]
WARNING: [Synth 8-3331] design SatTruncFP has unconnected port i_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 927.992 ; gain = 309.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 927.992 ; gain = 309.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 927.992 ; gain = 309.562
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 927.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/digital_design_course/lab2/lab2.srcs/sources_1/bd/vio/ip/vio_vio_0_0/vio_vio_0_0/vio_vio_0_0_in_context.xdc] for cell 'u_vio/vio_0'
Finished Parsing XDC File [d:/digital_design_course/lab2/lab2.srcs/sources_1/bd/vio/ip/vio_vio_0_0/vio_vio_0_0/vio_vio_0_0_in_context.xdc] for cell 'u_vio/vio_0'
Parsing XDC File [d:/digital_design_course/lab2/lab2.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila'
Finished Parsing XDC File [d:/digital_design_course/lab2/lab2.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila'
Parsing XDC File [D:/digital_design_course/eamta-digital-design/Arty_Master_v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_reset'. [D:/digital_design_course/eamta-digital-design/Arty_Master_v2.xdc:187]
Finished Parsing XDC File [D:/digital_design_course/eamta-digital-design/Arty_Master_v2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/digital_design_course/eamta-digital-design/Arty_Master_v2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_design_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/digital_design_course/eamta-digital-design/Arty_Master_v2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/digital_design_course/lab2/lab2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/digital_design_course/lab2/lab2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 978.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 978.891 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_ila' at clock pin 'clk' is different from the actual clock period '6.670', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_vio/vio_0' at clock pin 'clk' is different from the actual clock period '6.670', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 987.098 ; gain = 368.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 987.098 ; gain = 368.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_vio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_vio/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 987.098 ; gain = 368.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 987.098 ; gain = 368.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 15    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module signal_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module SatTruncFP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module filtro_fir 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'register_reg[5][7:0]' into 'register_reg[5][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[1][7:0]' into 'register_reg[1][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[2][7:0]' into 'register_reg[2][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[6][7:0]' into 'register_reg[6][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[1][7:0]' into 'register_reg[1][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[6][7:0]' into 'register_reg[6][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[2][7:0]' into 'register_reg[2][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[3][7:0]' into 'register_reg[3][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[7][7:0]' into 'register_reg[7][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'prod_d_reg[14][15:0]' into 'prod_d_reg[14][15:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:153]
INFO: [Synth 8-4471] merging register 'prod_d_reg[14][15:0]' into 'prod_d_reg[14][15:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:153]
INFO: [Synth 8-4471] merging register 'prod_d_reg[14][15:0]' into 'prod_d_reg[14][15:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:153]
INFO: [Synth 8-4471] merging register 'register_reg[11][7:0]' into 'register_reg[11][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[7][7:0]' into 'register_reg[7][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[4][7:0]' into 'register_reg[4][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[8][7:0]' into 'register_reg[8][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[5][7:0]' into 'register_reg[5][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
INFO: [Synth 8-4471] merging register 'register_reg[9][7:0]' into 'register_reg[9][7:0]' [D:/digital_design_course/eamta-digital-design/lab2-fir_timing/filtro_fir.v:100]
DSP Report: Generating DSP prod_d_reg[12], operation Mode is: (A''*(B:0x3ffff))'.
DSP Report: register register_reg[11] is absorbed into DSP prod_d_reg[12].
DSP Report: register register_reg[12] is absorbed into DSP prod_d_reg[12].
DSP Report: register prod_d_reg[12] is absorbed into DSP prod_d_reg[12].
DSP Report: operator prod[12] is absorbed into DSP prod_d_reg[12].
DSP Report: Generating DSP sum_d_reg[7], operation Mode is: (PCIN+(ACIN2*(B:0x3ffff))')'.
DSP Report: register register_reg[13] is absorbed into DSP sum_d_reg[7].
DSP Report: register sum_d_reg[7] is absorbed into DSP sum_d_reg[7].
DSP Report: register prod_d_reg[13] is absorbed into DSP sum_d_reg[7].
DSP Report: operator sum[7] is absorbed into DSP sum_d_reg[7].
DSP Report: operator prod[13] is absorbed into DSP sum_d_reg[7].
DSP Report: Generating DSP sum_d_reg[6], operation Mode is: (C:0x0)'+(A''*(B:0x3fffe))'.
DSP Report: register register_reg[10] is absorbed into DSP sum_d_reg[6].
DSP Report: register register_reg[11] is absorbed into DSP sum_d_reg[6].
DSP Report: register prod_d_reg[14] is absorbed into DSP sum_d_reg[6].
DSP Report: register sum_d_reg[6] is absorbed into DSP sum_d_reg[6].
DSP Report: register prod_d_reg[11] is absorbed into DSP sum_d_reg[6].
DSP Report: operator sum[6] is absorbed into DSP sum_d_reg[6].
DSP Report: operator prod[11] is absorbed into DSP sum_d_reg[6].
DSP Report: Generating DSP prod_d_reg[2], operation Mode is: (A''*(B:0x3ffff))'.
DSP Report: register register_reg[1] is absorbed into DSP prod_d_reg[2].
DSP Report: register register_reg[2] is absorbed into DSP prod_d_reg[2].
DSP Report: register prod_d_reg[2] is absorbed into DSP prod_d_reg[2].
DSP Report: operator prod[2] is absorbed into DSP prod_d_reg[2].
DSP Report: Generating DSP sum_d_reg[2], operation Mode is: (PCIN+(A''*(B:0x3fffe))')'.
DSP Report: register register_reg[2] is absorbed into DSP sum_d_reg[2].
DSP Report: register register_reg[3] is absorbed into DSP sum_d_reg[2].
DSP Report: register sum_d_reg[2] is absorbed into DSP sum_d_reg[2].
DSP Report: register prod_d_reg[3] is absorbed into DSP sum_d_reg[2].
DSP Report: operator sum[2] is absorbed into DSP sum_d_reg[2].
DSP Report: operator prod[3] is absorbed into DSP sum_d_reg[2].
DSP Report: Generating DSP sum_d_reg[3], operation Mode is: (C:0x0)'+(ACIN''*(B:0x7))'.
DSP Report: register register_reg[4] is absorbed into DSP sum_d_reg[3].
DSP Report: register register_reg[5] is absorbed into DSP sum_d_reg[3].
DSP Report: register prod_d_reg[14] is absorbed into DSP sum_d_reg[3].
DSP Report: register sum_d_reg[3] is absorbed into DSP sum_d_reg[3].
DSP Report: register prod_d_reg[5] is absorbed into DSP sum_d_reg[3].
DSP Report: operator sum[3] is absorbed into DSP sum_d_reg[3].
DSP Report: operator prod[5] is absorbed into DSP sum_d_reg[3].
DSP Report: Generating DSP prod_d_reg[6], operation Mode is: (ACIN2*(B:0x10))'.
DSP Report: register register_reg[6] is absorbed into DSP prod_d_reg[6].
DSP Report: register prod_d_reg[6] is absorbed into DSP prod_d_reg[6].
DSP Report: operator prod[6] is absorbed into DSP prod_d_reg[6].
DSP Report: Generating DSP prod_d_reg[8], operation Mode is: (ACIN''*(B:0x10))'.
DSP Report: register register_reg[7] is absorbed into DSP prod_d_reg[8].
DSP Report: register register_reg[8] is absorbed into DSP prod_d_reg[8].
DSP Report: register prod_d_reg[8] is absorbed into DSP prod_d_reg[8].
DSP Report: operator prod[8] is absorbed into DSP prod_d_reg[8].
DSP Report: Generating DSP sum_d_reg[5], operation Mode is: (PCIN+(ACIN2*(B:0x7))')'.
DSP Report: register register_reg[9] is absorbed into DSP sum_d_reg[5].
DSP Report: register sum_d_reg[5] is absorbed into DSP sum_d_reg[5].
DSP Report: register prod_d_reg[9] is absorbed into DSP sum_d_reg[5].
DSP Report: operator sum[5] is absorbed into DSP sum_d_reg[5].
DSP Report: operator prod[9] is absorbed into DSP sum_d_reg[5].
DSP Report: Generating DSP sum1[3], operation Mode is: PCIN+A:B.
DSP Report: operator sum1[3] is absorbed into DSP sum1[3].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1065.102 ; gain = 446.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filtro_fir  | (A''*(B:0x3ffff))'           | 8      | 1      | -      | -      | 9      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|filtro_fir  | (PCIN+(ACIN2*(B:0x3ffff))')' | 8      | 1      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|filtro_fir  | (C:0x0)'+(A''*(B:0x3fffe))'  | 8      | 2      | 16     | -      | 17     | 2    | 0    | 1    | -    | -     | 1    | 1    | 
|filtro_fir  | (A''*(B:0x3ffff))'           | 8      | 1      | -      | -      | 9      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|filtro_fir  | (PCIN+(A''*(B:0x3fffe))')'   | 8      | 2      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|filtro_fir  | (C:0x0)'+(ACIN''*(B:0x7))'   | 8      | 4      | 16     | -      | 17     | 2    | 0    | 1    | -    | -     | 1    | 1    | 
|filtro_fir  | (ACIN2*(B:0x10))'            | 8      | 6      | -      | -      | 14     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|filtro_fir  | (ACIN''*(B:0x10))'           | 8      | 6      | -      | -      | 14     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|filtro_fir  | (PCIN+(ACIN2*(B:0x7))')'     | 8      | 4      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|filtro_fir  | PCIN+A:B                     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1083.820 ; gain = 465.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1087.652 ; gain = 469.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1110.816 ; gain = 492.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1126.703 ; gain = 508.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1126.703 ; gain = 508.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1126.703 ; gain = 508.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1126.703 ; gain = 508.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1126.703 ; gain = 508.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1126.703 ; gain = 508.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|filtro_fir  | register_reg[7][7] | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_vio_0_0   |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |ila_0       |     1|
|2     |vio_vio_0_0 |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |    46|
|5     |DSP48E1_1   |     1|
|6     |DSP48E1_10  |     1|
|7     |DSP48E1_11  |     1|
|8     |DSP48E1_2   |     1|
|9     |DSP48E1_3   |     2|
|10    |DSP48E1_6   |     1|
|11    |DSP48E1_7   |     1|
|12    |DSP48E1_8   |     1|
|13    |DSP48E1_9   |     1|
|14    |LUT1        |    12|
|15    |LUT2        |   124|
|16    |LUT3        |   198|
|17    |LUT4        |     8|
|18    |LUT5        |     8|
|19    |LUT6        |    32|
|20    |MUXF7       |     8|
|21    |SRL16E      |     8|
|22    |FDCE        |    10|
|23    |FDRE        |   124|
|24    |IBUF        |     1|
+------+------------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |   591|
|2     |  u_signal_generator |signal_generator |   237|
|3     |  u_filtro_fir       |filtro_fir       |   350|
|4     |  u_vio              |vio              |     1|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1126.703 ; gain = 508.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1126.703 ; gain = 449.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1126.703 ; gain = 508.273
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1137.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 115 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1137.809 ; gain = 796.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/digital_design_course/lab2/lab2.runs/synth_1/top_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_design_utilization_synth.rpt -pb top_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  9 23:15:13 2021...