 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rop3_smart
Version: R-2020.09-SP5
Date   : Tue Nov  2 12:25:12 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Result_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  Result_reg_0_/CLK (DFFX1_HVT)          0.0000     0.0000 r
  Result_reg_0_/Q (DFFX1_HVT)            0.1937     0.1937 f
  Result[0] (out)                        0.0000     0.1937 f
  data arrival time                                 0.1937

  clock clk (rise edge)                  1.8000     1.8000
  clock network delay (ideal)            0.0000     1.8000
  output external delay                 -0.9000     0.9000
  data required time                                0.9000
  -----------------------------------------------------------
  data required time                                0.9000
  data arrival time                                -0.1937
  -----------------------------------------------------------
  slack (MET)                                       0.7063


1
