$date
	Mon May 12 09:37:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_4b_tb $end
$var wire 4 ! result [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 4 $ op [3:0] $end
$scope module UUT $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 4 ' op [3:0] $end
$var reg 4 ( result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 (
b1 '
b1100 &
b1010 %
b1 $
b1100 #
b1010 "
b1000 !
$end
#10000
b1110 !
b1110 (
b10 $
b10 '
#20000
b110 !
b110 (
b11 $
b11 '
#30000
b1000 !
b1000 (
b101 $
b101 '
b11 #
b11 &
b101 "
b101 %
#40000
b111 !
b111 (
b110 $
b110 '
b10 #
b10 &
b1001 "
b1001 %
#50000
b1 !
b1 (
b1001 $
b1001 '
b1010 #
b1010 &
b11 "
b11 %
#60000
b0 !
b0 (
b11 #
b11 &
b1010 "
b1010 %
#70000
b1 !
b1 (
b1010 $
b1010 '
b1111 #
b1111 &
b1111 "
b1111 %
#80000
b0 !
b0 (
b1010 "
b1010 %
#90000
b101 !
b101 (
b1101 $
b1101 '
#100000
b1010 !
b1010 (
b1110 $
b1110 '
b101 "
b101 %
#110000
