/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [20:0] celloutsig_0_23z;
  reg [14:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [34:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  reg [19:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_31z[9] & celloutsig_0_3z);
  assign celloutsig_0_33z = ~(celloutsig_0_16z[7] & celloutsig_0_6z[2]);
  assign celloutsig_1_5z = ~(1'h1 & in_data[135]);
  assign celloutsig_0_18z = ~(celloutsig_0_3z & celloutsig_0_16z[12]);
  assign celloutsig_1_0z = ~(in_data[134] ^ in_data[181]);
  assign celloutsig_0_21z = ~(celloutsig_0_19z[0] ^ celloutsig_0_13z[2]);
  assign celloutsig_0_22z = ~(celloutsig_0_14z[5] ^ celloutsig_0_19z[1]);
  assign celloutsig_0_29z = ~(celloutsig_0_28z[2] ^ celloutsig_0_16z[7]);
  assign celloutsig_0_4z = celloutsig_0_2z[6:1] / { 1'h1, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_1z[1], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z } / { 1'h1, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_5z, 1'h1, celloutsig_1_3z } / { 1'h1, celloutsig_1_7z[1], celloutsig_1_9z, in_data[96] };
  assign celloutsig_0_7z = { celloutsig_0_6z[11], celloutsig_0_0z } / { 1'h1, in_data[50:45] };
  assign celloutsig_0_13z = celloutsig_0_9z[4:2] / { 1'h1, celloutsig_0_0z[4:3] };
  assign celloutsig_0_17z = { celloutsig_0_0z[1], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, celloutsig_0_16z[15:0], celloutsig_0_10z };
  assign celloutsig_0_19z = { celloutsig_0_2z[1:0], celloutsig_0_18z } / { 1'h1, celloutsig_0_16z[4:3] };
  assign celloutsig_0_28z = { celloutsig_0_14z[5:3], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, celloutsig_0_24z[11:3], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_14z = celloutsig_0_4z / { 1'h1, in_data[92:88] };
  assign celloutsig_0_23z = { celloutsig_0_6z[16:11], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_14z } / { 1'h1, celloutsig_0_17z[15:6], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_30z = { celloutsig_0_14z[5:4], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_10z } / { 1'h1, celloutsig_0_25z, celloutsig_0_3z };
  assign celloutsig_1_17z = in_data[149:134] % { 1'h1, celloutsig_1_12z[5:1], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_11z } % { 1'h1, celloutsig_0_6z[16:2], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[77] ? in_data[7:2] : in_data[86:81];
  assign celloutsig_1_14z = celloutsig_1_6z ? { celloutsig_1_4z, 1'h1, celloutsig_1_10z, 1'h1, celloutsig_1_10z, celloutsig_1_1z } : { in_data[189], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_3z ? celloutsig_0_0z[3:1] : { celloutsig_0_2z[2:1], 1'h0 };
  assign celloutsig_0_11z = celloutsig_0_9z[1] ? celloutsig_0_8z : { in_data[46:45], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[39] ? in_data[7:0] : { in_data[66:60], celloutsig_0_1z };
  assign celloutsig_1_4z = 3'h7 != { in_data[168:167], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_1z, 1'h1, celloutsig_1_3z, celloutsig_1_5z, 1'h1, celloutsig_1_5z } != { in_data[105:101], celloutsig_1_0z, 1'h1, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_7z[1:0], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, 1'h1 } != { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_10z = celloutsig_0_9z[5:1] != celloutsig_0_7z[5:1];
  assign celloutsig_0_3z = ~^ { in_data[32:27], celloutsig_0_1z };
  assign celloutsig_1_3z = ~^ { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_6z[17:3], celloutsig_0_10z };
  assign celloutsig_0_1z = ~^ in_data[50:7];
  assign celloutsig_0_20z = ~^ { celloutsig_0_17z[13:3], celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_0z, 1'h1, celloutsig_1_5z } <<< { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_8z = celloutsig_0_2z[5:2] <<< { in_data[76], celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_17z[6:1] ~^ in_data[170:165];
  assign celloutsig_0_25z = celloutsig_0_4z[5:3] ~^ celloutsig_0_24z[7:5];
  assign celloutsig_0_31z = { celloutsig_0_6z[13:10], celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_23z } ~^ { celloutsig_0_30z[3:0], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_18z };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[150:148];
  always_latch
    if (clkin_data[32]) celloutsig_0_6z = 20'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_6z = { in_data[44:43], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_9z = { celloutsig_0_4z[4:2], celloutsig_0_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_24z = 15'h0000;
    else if (celloutsig_1_19z) celloutsig_0_24z = celloutsig_0_17z[16:2];
  assign celloutsig_1_19z = ~((celloutsig_1_17z[0] & in_data[148]) | (celloutsig_1_12z[0] & celloutsig_1_9z[1]));
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
