Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:53:11 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.404        0.000                      0                 7208        0.042        0.000                      0                 7208        2.927        0.000                       0                  3259  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.404        0.000                      0                 7208        0.042        0.000                      0                 7208        2.927        0.000                       0                  3259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_00/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 1.149ns (25.109%)  route 3.427ns (74.891%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.037     0.037    fsm12/clk
    SLICE_X24Y140        FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm12/out_reg[1]/Q
                         net (fo=14, routed)          0.295     0.428    fsm12/fsm12_out[1]
    SLICE_X23Y139        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     0.592 f  fsm12/tmp_int0_write_data[31]_INST_0_i_5/O
                         net (fo=7, routed)           0.174     0.766    fsm8/out_reg[0]_6
    SLICE_X25Y138        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     0.915 f  fsm8/out[0]_i_2__4/O
                         net (fo=6, routed)           0.140     1.055    fsm4/out_reg[0]_6
    SLICE_X26Y139        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     1.233 f  fsm4/out[31]_i_2__4/O
                         net (fo=10, routed)          0.124     1.357    par_done_reg7/done_reg
    SLICE_X27Y139        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     1.457 r  par_done_reg7/out[31]_i_3/O
                         net (fo=49, routed)          0.437     1.894    par_done_reg7/A_read0_00_write_en
    SLICE_X24Y147        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.011 r  par_done_reg7/mem[7][0][31]_i_5/O
                         net (fo=72, routed)          0.896     2.907    A0_0/out_reg[31]_i_6_0
    SLICE_X32Y175        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     3.054 r  A0_0/out[16]_i_10/O
                         net (fo=1, routed)           0.010     3.064    A0_0/out[16]_i_10_n_0
    SLICE_X32Y175        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.146 r  A0_0/out_reg[16]_i_4/O
                         net (fo=1, routed)           0.437     3.583    A0_0/mem[16]
    SLICE_X33Y169        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.699 r  A0_0/out[16]_i_1/O
                         net (fo=3, routed)           0.914     4.613    A_read1_00/A0_0_read_data[16]
    SLICE_X25Y130        FDRE                                         r  A_read1_00/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3322, unset)         0.025     7.025    A_read1_00/clk
    SLICE_X25Y130        FDRE                                         r  A_read1_00/out_reg[16]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y130        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read1_00/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.238ns (27.179%)  route 3.317ns (72.821%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.037     0.037    fsm12/clk
    SLICE_X24Y140        FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm12/out_reg[1]/Q
                         net (fo=14, routed)          0.295     0.428    fsm12/fsm12_out[1]
    SLICE_X23Y139        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     0.592 f  fsm12/tmp_int0_write_data[31]_INST_0_i_5/O
                         net (fo=7, routed)           0.174     0.766    fsm8/out_reg[0]_6
    SLICE_X25Y138        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     0.915 f  fsm8/out[0]_i_2__4/O
                         net (fo=6, routed)           0.140     1.055    fsm4/out_reg[0]_6
    SLICE_X26Y139        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     1.233 f  fsm4/out[31]_i_2__4/O
                         net (fo=10, routed)          0.124     1.357    par_done_reg7/done_reg
    SLICE_X27Y139        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     1.457 r  par_done_reg7/out[31]_i_3/O
                         net (fo=49, routed)          0.455     1.912    par_done_reg7/A_read0_00_write_en
    SLICE_X24Y147        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     2.086 r  par_done_reg7/mem[7][3][31]_i_4/O
                         net (fo=72, routed)          0.747     2.833    A0_0/out_reg[0]_i_3_0
    SLICE_X32Y173        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.949 r  A0_0/out[24]_i_8/O
                         net (fo=1, routed)           0.010     2.959    A0_0/out[24]_i_8_n_0
    SLICE_X32Y173        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.041 r  A0_0/out_reg[24]_i_3/O
                         net (fo=1, routed)           0.269     3.310    A0_0/out_reg[24]_i_3_n_0
    SLICE_X32Y173        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.489 r  A0_0/out[24]_i_1/O
                         net (fo=3, routed)           1.103     4.592    A_read1_00/A0_0_read_data[24]
    SLICE_X25Y133        FDRE                                         r  A_read1_00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3322, unset)         0.025     7.025    A_read1_00/clk
    SLICE_X25Y133        FDRE                                         r  A_read1_00/out_reg[24]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y133        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_read1_00/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.133ns (25.195%)  route 3.364ns (74.805%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.037     0.037    fsm12/clk
    SLICE_X24Y140        FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm12/out_reg[1]/Q
                         net (fo=14, routed)          0.295     0.428    fsm12/fsm12_out[1]
    SLICE_X23Y139        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     0.592 f  fsm12/tmp_int0_write_data[31]_INST_0_i_5/O
                         net (fo=7, routed)           0.174     0.766    fsm8/out_reg[0]_6
    SLICE_X25Y138        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     0.915 f  fsm8/out[0]_i_2__4/O
                         net (fo=6, routed)           0.140     1.055    fsm4/out_reg[0]_6
    SLICE_X26Y139        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     1.233 f  fsm4/out[31]_i_2__4/O
                         net (fo=10, routed)          0.124     1.357    par_done_reg7/done_reg
    SLICE_X27Y139        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     1.457 r  par_done_reg7/out[31]_i_3/O
                         net (fo=49, routed)          0.434     1.891    par_done_reg7/A_read0_00_write_en
    SLICE_X24Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     2.007 r  par_done_reg7/mem[7][1][31]_i_4/O
                         net (fo=72, routed)          0.947     2.954    A0_0/out_reg[0]_i_5_0
    SLICE_X33Y167        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.052 r  A0_0/out[29]_i_13/O
                         net (fo=1, routed)           0.011     3.063    A0_0/out[29]_i_13_n_0
    SLICE_X33Y167        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.146 r  A0_0/out_reg[29]_i_5/O
                         net (fo=1, routed)           0.258     3.404    A0_0/out_reg[29]_i_5_n_0
    SLICE_X32Y167        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     3.553 r  A0_0/out[29]_i_1/O
                         net (fo=3, routed)           0.981     4.534    A_read0_00/A0_0_read_data[29]
    SLICE_X34Y136        FDRE                                         r  A_read0_00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3322, unset)         0.026     7.026    A_read0_00/clk
    SLICE_X34Y136        FDRE                                         r  A_read0_00/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y136        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.149ns (25.693%)  route 3.323ns (74.307%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.037     0.037    fsm12/clk
    SLICE_X24Y140        FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm12/out_reg[1]/Q
                         net (fo=14, routed)          0.295     0.428    fsm12/fsm12_out[1]
    SLICE_X23Y139        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     0.592 f  fsm12/tmp_int0_write_data[31]_INST_0_i_5/O
                         net (fo=7, routed)           0.174     0.766    fsm8/out_reg[0]_6
    SLICE_X25Y138        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     0.915 f  fsm8/out[0]_i_2__4/O
                         net (fo=6, routed)           0.140     1.055    fsm4/out_reg[0]_6
    SLICE_X26Y139        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     1.233 f  fsm4/out[31]_i_2__4/O
                         net (fo=10, routed)          0.124     1.357    par_done_reg7/done_reg
    SLICE_X27Y139        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     1.457 r  par_done_reg7/out[31]_i_3/O
                         net (fo=49, routed)          0.437     1.894    par_done_reg7/A_read0_00_write_en
    SLICE_X24Y147        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.011 r  par_done_reg7/mem[7][0][31]_i_5/O
                         net (fo=72, routed)          0.896     2.907    A0_0/out_reg[31]_i_6_0
    SLICE_X32Y175        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     3.054 r  A0_0/out[16]_i_10/O
                         net (fo=1, routed)           0.010     3.064    A0_0/out[16]_i_10_n_0
    SLICE_X32Y175        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.146 r  A0_0/out_reg[16]_i_4/O
                         net (fo=1, routed)           0.437     3.583    A0_0/mem[16]
    SLICE_X33Y169        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.699 r  A0_0/out[16]_i_1/O
                         net (fo=3, routed)           0.810     4.509    A_read0_00/A0_0_read_data[16]
    SLICE_X34Y133        FDRE                                         r  A_read0_00/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3322, unset)         0.026     7.026    A_read0_00/clk
    SLICE_X34Y133        FDRE                                         r  A_read0_00/out_reg[16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y133        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_00/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.238ns (27.758%)  route 3.222ns (72.242%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.037     0.037    fsm12/clk
    SLICE_X24Y140        FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm12/out_reg[1]/Q
                         net (fo=14, routed)          0.295     0.428    fsm12/fsm12_out[1]
    SLICE_X23Y139        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     0.592 f  fsm12/tmp_int0_write_data[31]_INST_0_i_5/O
                         net (fo=7, routed)           0.174     0.766    fsm8/out_reg[0]_6
    SLICE_X25Y138        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     0.915 f  fsm8/out[0]_i_2__4/O
                         net (fo=6, routed)           0.140     1.055    fsm4/out_reg[0]_6
    SLICE_X26Y139        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     1.233 f  fsm4/out[31]_i_2__4/O
                         net (fo=10, routed)          0.124     1.357    par_done_reg7/done_reg
    SLICE_X27Y139        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     1.457 r  par_done_reg7/out[31]_i_3/O
                         net (fo=49, routed)          0.455     1.912    par_done_reg7/A_read0_00_write_en
    SLICE_X24Y147        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     2.086 r  par_done_reg7/mem[7][3][31]_i_4/O
                         net (fo=72, routed)          0.747     2.833    A0_0/out_reg[0]_i_3_0
    SLICE_X32Y173        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.949 r  A0_0/out[24]_i_8/O
                         net (fo=1, routed)           0.010     2.959    A0_0/out[24]_i_8_n_0
    SLICE_X32Y173        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.041 r  A0_0/out_reg[24]_i_3/O
                         net (fo=1, routed)           0.269     3.310    A0_0/out_reg[24]_i_3_n_0
    SLICE_X32Y173        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.489 r  A0_0/out[24]_i_1/O
                         net (fo=3, routed)           1.008     4.497    A_read0_00/A0_0_read_data[24]
    SLICE_X34Y135        FDRE                                         r  A_read0_00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3322, unset)         0.026     7.026    A_read0_00/clk
    SLICE_X34Y135        FDRE                                         r  A_read0_00/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_00/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.327ns (29.780%)  route 3.129ns (70.220%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.037     0.037    fsm12/clk
    SLICE_X24Y140        FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm12/out_reg[1]/Q
                         net (fo=14, routed)          0.295     0.428    fsm12/fsm12_out[1]
    SLICE_X23Y139        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     0.592 f  fsm12/tmp_int0_write_data[31]_INST_0_i_5/O
                         net (fo=7, routed)           0.174     0.766    fsm8/out_reg[0]_6
    SLICE_X25Y138        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     0.915 f  fsm8/out[0]_i_2__4/O
                         net (fo=6, routed)           0.140     1.055    fsm4/out_reg[0]_6
    SLICE_X26Y139        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     1.233 f  fsm4/out[31]_i_2__4/O
                         net (fo=10, routed)          0.124     1.357    par_done_reg7/done_reg
    SLICE_X27Y139        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     1.457 r  par_done_reg7/out[31]_i_3/O
                         net (fo=49, routed)          0.437     1.894    par_done_reg7/A_read0_00_write_en
    SLICE_X24Y147        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.011 r  par_done_reg7/mem[7][0][31]_i_5/O
                         net (fo=72, routed)          0.896     2.907    A0_0/out_reg[31]_i_6_0
    SLICE_X32Y175        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     3.054 r  A0_0/out[16]_i_10/O
                         net (fo=1, routed)           0.010     3.064    A0_0/out[16]_i_10_n_0
    SLICE_X32Y175        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.146 r  A0_0/out_reg[16]_i_4/O
                         net (fo=1, routed)           0.437     3.583    A0_0/mem[16]
    SLICE_X33Y169        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.699 r  A0_0/out[16]_i_1/O
                         net (fo=3, routed)           0.559     4.258    cond_computed14/A0_0_read_data[16]
    SLICE_X25Y146        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     4.436 r  cond_computed14/out[16]_i_1__3/O
                         net (fo=1, routed)           0.057     4.493    A_sh_read0_0/D[16]
    SLICE_X25Y146        FDRE                                         r  A_sh_read0_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3322, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X25Y146        FDRE                                         r  A_sh_read0_0/out_reg[16]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y146        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_00/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.111ns (25.034%)  route 3.327ns (74.966%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.037     0.037    fsm12/clk
    SLICE_X24Y140        FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm12/out_reg[1]/Q
                         net (fo=14, routed)          0.295     0.428    fsm12/fsm12_out[1]
    SLICE_X23Y139        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     0.592 f  fsm12/tmp_int0_write_data[31]_INST_0_i_5/O
                         net (fo=7, routed)           0.174     0.766    fsm8/out_reg[0]_6
    SLICE_X25Y138        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     0.915 f  fsm8/out[0]_i_2__4/O
                         net (fo=6, routed)           0.140     1.055    fsm4/out_reg[0]_6
    SLICE_X26Y139        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     1.233 f  fsm4/out[31]_i_2__4/O
                         net (fo=10, routed)          0.124     1.357    par_done_reg7/done_reg
    SLICE_X27Y139        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     1.457 r  par_done_reg7/out[31]_i_3/O
                         net (fo=49, routed)          0.437     1.894    par_done_reg7/A_read0_00_write_en
    SLICE_X24Y147        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.011 r  par_done_reg7/mem[7][0][31]_i_5/O
                         net (fo=72, routed)          0.959     2.970    A0_0/out_reg[31]_i_6_0
    SLICE_X34Y161        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.008 r  A0_0/out[6]_i_10/O
                         net (fo=1, routed)           0.027     3.035    A0_0/out[6]_i_10_n_0
    SLICE_X34Y161        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.125 r  A0_0/out_reg[6]_i_4/O
                         net (fo=1, routed)           0.240     3.365    A0_0/mem[6]
    SLICE_X33Y159        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.544 r  A0_0/out[6]_i_1/O
                         net (fo=3, routed)           0.931     4.475    A_read1_00/A0_0_read_data[6]
    SLICE_X25Y130        FDRE                                         r  A_read1_00/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3322, unset)         0.024     7.024    A_read1_00/clk
    SLICE_X25Y130        FDRE                                         r  A_read1_00/out_reg[6]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y130        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read1_00/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.280ns (28.874%)  route 3.153ns (71.126%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.037     0.037    fsm12/clk
    SLICE_X24Y140        FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm12/out_reg[1]/Q
                         net (fo=14, routed)          0.295     0.428    fsm12/fsm12_out[1]
    SLICE_X23Y139        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     0.592 f  fsm12/tmp_int0_write_data[31]_INST_0_i_5/O
                         net (fo=7, routed)           0.174     0.766    fsm8/out_reg[0]_6
    SLICE_X25Y138        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     0.915 f  fsm8/out[0]_i_2__4/O
                         net (fo=6, routed)           0.140     1.055    fsm4/out_reg[0]_6
    SLICE_X26Y139        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     1.233 f  fsm4/out[31]_i_2__4/O
                         net (fo=10, routed)          0.124     1.357    par_done_reg7/done_reg
    SLICE_X27Y139        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     1.457 r  par_done_reg7/out[31]_i_3/O
                         net (fo=49, routed)          0.433     1.890    par_done_reg7/A_read0_00_write_en
    SLICE_X24Y147        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.038 r  par_done_reg7/mem[7][3][31]_i_3/O
                         net (fo=72, routed)          0.774     2.812    A0_0/out_reg[0]_i_3_1
    SLICE_X29Y174        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     2.986 r  A0_0/out[25]_i_9/O
                         net (fo=1, routed)           0.023     3.009    A0_0/out[25]_i_9_n_0
    SLICE_X29Y174        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.098 r  A0_0/out_reg[25]_i_3/O
                         net (fo=1, routed)           0.188     3.286    A0_0/out_reg[25]_i_3_n_0
    SLICE_X29Y173        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.468 r  A0_0/out[25]_i_1/O
                         net (fo=3, routed)           1.002     4.470    A_read0_00/A0_0_read_data[25]
    SLICE_X33Y135        FDRE                                         r  A_read0_00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3322, unset)         0.024     7.024    A_read0_00/clk
    SLICE_X33Y135        FDRE                                         r  A_read0_00/out_reg[25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X33Y135        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read0_00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_00/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.158ns (26.152%)  route 3.270ns (73.848%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.037     0.037    fsm12/clk
    SLICE_X24Y140        FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm12/out_reg[1]/Q
                         net (fo=14, routed)          0.295     0.428    fsm12/fsm12_out[1]
    SLICE_X23Y139        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     0.592 f  fsm12/tmp_int0_write_data[31]_INST_0_i_5/O
                         net (fo=7, routed)           0.174     0.766    fsm8/out_reg[0]_6
    SLICE_X25Y138        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     0.915 f  fsm8/out[0]_i_2__4/O
                         net (fo=6, routed)           0.140     1.055    fsm4/out_reg[0]_6
    SLICE_X26Y139        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     1.233 f  fsm4/out[31]_i_2__4/O
                         net (fo=10, routed)          0.124     1.357    par_done_reg7/done_reg
    SLICE_X27Y139        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     1.457 r  par_done_reg7/out[31]_i_3/O
                         net (fo=49, routed)          0.455     1.912    par_done_reg7/A_read0_00_write_en
    SLICE_X24Y147        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     2.086 r  par_done_reg7/mem[7][3][31]_i_4/O
                         net (fo=72, routed)          0.852     2.938    A0_0/out_reg[0]_i_3_0
    SLICE_X30Y174        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.036 r  A0_0/out[21]_i_9/O
                         net (fo=1, routed)           0.011     3.047    A0_0/out[21]_i_9_n_0
    SLICE_X30Y174        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.130 r  A0_0/out_reg[21]_i_3/O
                         net (fo=1, routed)           0.264     3.394    A0_0/out_reg[21]_i_3_n_0
    SLICE_X30Y174        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.510 r  A0_0/out[21]_i_1/O
                         net (fo=3, routed)           0.955     4.465    A_read1_00/A0_0_read_data[21]
    SLICE_X25Y130        FDRE                                         r  A_read1_00/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3322, unset)         0.025     7.025    A_read1_00/clk
    SLICE_X25Y130        FDRE                                         r  A_read1_00/out_reg[21]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y130        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    A_read1_00/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.465    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.228ns (27.777%)  route 3.193ns (72.223%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.037     0.037    fsm12/clk
    SLICE_X24Y140        FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm12/out_reg[1]/Q
                         net (fo=14, routed)          0.295     0.428    fsm12/fsm12_out[1]
    SLICE_X23Y139        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     0.592 f  fsm12/tmp_int0_write_data[31]_INST_0_i_5/O
                         net (fo=7, routed)           0.174     0.766    fsm8/out_reg[0]_6
    SLICE_X25Y138        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     0.915 f  fsm8/out[0]_i_2__4/O
                         net (fo=6, routed)           0.140     1.055    fsm4/out_reg[0]_6
    SLICE_X26Y139        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     1.233 f  fsm4/out[31]_i_2__4/O
                         net (fo=10, routed)          0.172     1.405    par_done_reg8/done_reg
    SLICE_X27Y138        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.519 r  par_done_reg8/out[31]_i_3__0/O
                         net (fo=42, routed)          0.474     1.993    par_done_reg8/A_read0_10_write_en
    SLICE_X23Y147        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.142 r  par_done_reg8/mem[7][0][31]_i_5__0/O
                         net (fo=72, routed)          0.753     2.895    A0_1/out_reg[31]_i_6__0_0
    SLICE_X23Y176        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     3.008 r  A0_1/out[21]_i_11__0/O
                         net (fo=1, routed)           0.011     3.019    A0_1/out[21]_i_11__0_n_0
    SLICE_X23Y176        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.102 r  A0_1/out_reg[21]_i_4__0/O
                         net (fo=1, routed)           0.245     3.347    A0_1/mem[21]
    SLICE_X24Y174        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.529 r  A0_1/out[21]_i_1__0/O
                         net (fo=3, routed)           0.929     4.458    A_read1_10/A0_1_read_data[21]
    SLICE_X23Y139        FDRE                                         r  A_read1_10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3322, unset)         0.025     7.025    A_read1_10/clk
    SLICE_X23Y139        FDRE                                         r  A_read1_10/out_reg[21]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y139        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_read1_10/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  2.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.012     0.012    cond_computed2/clk
    SLICE_X23Y143        FDRE                                         r  cond_computed2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed2/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    cond_computed2/cond_computed2_out
    SLICE_X23Y143        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  cond_computed2/out[0]_i_1__36/O
                         net (fo=1, routed)           0.016     0.106    cond_computed2/out[0]_i_1__36_n_0
    SLICE_X23Y143        FDRE                                         r  cond_computed2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.018     0.018    cond_computed2/clk
    SLICE_X23Y143        FDRE                                         r  cond_computed2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y143        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.012     0.012    cond_computed/clk
    SLICE_X22Y134        FDRE                                         r  cond_computed/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y134        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    cond_computed/cond_computed_out
    SLICE_X22Y134        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  cond_computed/out[0]_i_1__24/O
                         net (fo=1, routed)           0.016     0.108    cond_computed/out[0]_i_1__24_n_0
    SLICE_X22Y134        FDRE                                         r  cond_computed/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.018     0.018    cond_computed/clk
    SLICE_X22Y134        FDRE                                         r  cond_computed/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y134        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.012     0.012    cond_stored3/clk
    SLICE_X22Y146        FDRE                                         r  cond_stored3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored3/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    fsm/cond_stored3_out
    SLICE_X22Y146        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.092 r  fsm/out[0]_i_1__121/O
                         net (fo=1, routed)           0.016     0.108    cond_stored3/out_reg[0]_1
    SLICE_X22Y146        FDRE                                         r  cond_stored3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.018     0.018    cond_stored3/clk
    SLICE_X22Y146        FDRE                                         r  cond_stored3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y146        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.012     0.012    mult_pipe2/clk
    SLICE_X21Y127        FDRE                                         r  mult_pipe2/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe2/out_reg[9]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read2_0/Q[9]
    SLICE_X22Y127        FDRE                                         r  bin_read2_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X22Y127        FDRE                                         r  bin_read2_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y127        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.013     0.013    bin_read1_0/clk
    SLICE_X27Y129        FDRE                                         r  bin_read1_0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read1_0/out_reg[7]/Q
                         net (fo=1, routed)           0.059     0.111    t_10/out_reg[7]_1
    SLICE_X27Y128        FDRE                                         r  t_10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.019     0.019    t_10/clk
    SLICE_X27Y128        FDRE                                         r  t_10/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y128        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    t_10/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X21Y127        FDRE                                         r  mult_pipe2/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe2/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.058     0.111    mult_pipe2/p_1_in[2]
    SLICE_X21Y128        FDRE                                         r  mult_pipe2/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.018     0.018    mult_pipe2/clk
    SLICE_X21Y128        FDRE                                         r  mult_pipe2/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y128        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe2/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X19Y136        FDRE                                         r  mult_pipe3/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[31]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read3_0/out[31]
    SLICE_X18Y136        FDRE                                         r  bin_read3_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X18Y136        FDRE                                         r  bin_read3_0/out_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y136        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.012     0.012    mult_pipe2/clk
    SLICE_X21Y127        FDRE                                         r  mult_pipe2/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe2/out_reg[3]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read2_0/Q[3]
    SLICE_X21Y128        FDRE                                         r  bin_read2_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X21Y128        FDRE                                         r  bin_read2_0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y128        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.012     0.012    done_reg3/clk
    SLICE_X22Y146        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg3/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.080    par_done_reg2/done_reg3_out
    SLICE_X22Y146        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.095 r  par_done_reg2/out[0]_i_1__39/O
                         net (fo=1, routed)           0.015     0.110    done_reg3/out_reg[0]_1
    SLICE_X22Y146        FDRE                                         r  done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.018     0.018    done_reg3/clk
    SLICE_X22Y146        FDRE                                         r  done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y146        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg20/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg20/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.012     0.012    par_done_reg20/clk
    SLICE_X23Y136        FDRE                                         r  par_done_reg20/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg20/out_reg[0]/Q
                         net (fo=7, routed)           0.029     0.080    fsm6/par_done_reg20_out
    SLICE_X23Y136        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.095 r  fsm6/out[0]_i_1__65/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg20/out_reg[0]_0
    SLICE_X23Y136        FDRE                                         r  par_done_reg20/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3322, unset)         0.018     0.018    par_done_reg20/clk
    SLICE_X23Y136        FDRE                                         r  par_done_reg20/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y136        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg20/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y136  x0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y136  x0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y136  x0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y136  x0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y136  x0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y136  x0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y136  x0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y136  x0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y136  x0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y136  x0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y136  x0/mem_reg_0_3_13_13/SP/CLK



