<h1 align="center">👋 Hi, I'm Gevorg 👨‍💻</h1>

<p align="center">
Engineering student specializing in microelectronics and computer science at École des Mines de Saint-Étienne (ISMIN).
</p>

<p align="center">
  Passionate about Hardware, Processor design, and developing innovative projects.
</p>

---

### 🔧 Technical Skills

- **Programming Languages:** C, C++, Python, SystemVerilog, SQL
- **Hardware Design:** FPGA, RISC-V, Logisim-Evolution
- **Development Tools:** Git, Linux, Visual Studio Code
- **Languages:** French (native), Armenian (native), English (fluent), German (intermediate), Russian (false beginner)

---

### 🚀 Favorite Projects

- **[RISC-V Processor Design](#)** – Designing a RISC-V processor using Logisim-Evolution
- **[ASCON128](#)** – Implementing a cryptographic function (ASCON128) using SystemVerilog 

---

### 📚 Education

- **École des Mines de Saint-Étienne (ISMIN)** – Engineering Master's Degree specializing in microelectronics and computer science

---

### 🌱 Currently Learning

- FPGA Architecture and Design
- AI basics
- Embedded Systems
- Processor Design and Optimization

---

### 📫 Contact Me

- LinkedIn: [https://www.linkedin.com/in/gevorg-ishkhanyan/](#)
- GitHub: [ElectronSculptor](#)
- Website: [https://gevorg.fr](#)

---

<p align="center">
  Let's build the future of hardware together!
</p>
