
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.098834                       # Number of seconds simulated
sim_ticks                                1098834106500                       # Number of ticks simulated
final_tick                               1098834106500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 397715                       # Simulator instruction rate (inst/s)
host_op_rate                                   581023                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              874046580                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658992                       # Number of bytes of host memory used
host_seconds                                  1257.18                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           58720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        31513696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31572416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        58720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17912416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17912416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           984803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              986638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        559763                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             559763                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              53438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           28679212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28732650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         53438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16301292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16301292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16301292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             53438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          28679212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45033943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      986638                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     559763                       # Number of write requests accepted
system.mem_ctrls.readBursts                    986638                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   559763                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               63119552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31639872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31572416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17912416                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 65366                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             60468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            62853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             30186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32305                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1098830861500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                986638                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               559763                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  969812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       750467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.267191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.229371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   161.978894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       531630     70.84%     70.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       140359     18.70%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29728      3.96%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12157      1.62%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16250      2.17%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4759      0.63%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1806      0.24%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1175      0.16%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12603      1.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       750467                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.953249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.482564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    283.244755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        28798     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28812                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.158580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.131012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.966418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11514     39.96%     39.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1233      4.28%     44.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16047     55.70%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28812                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  26035646500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             44527702750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4931215000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26398.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45148.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        57.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   530613                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  199535                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     710573.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2651410440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1409254275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3510216780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1267567380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42523868400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          24947151240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1593673920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    144372343410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     43150251840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     150515959755                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           415950974970                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            378.538462                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1039949042250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2246665500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18031144000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 610978189750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 112369639750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   38604583750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 316603883750                       # Time in different power states
system.mem_ctrls_1.actEnergy               2706931080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1438767990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3531558240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1313059680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42293993040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          24975022530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1588268640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    143228975280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     43049354400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     151155380010                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           415292400960                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            377.939124                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1039867544500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2227033250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17933682000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 613697188000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 112108705000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   38767631750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 314099866500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2197668213                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2197668213                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2695182                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4083.088995                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293286196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2699278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            108.653572                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3996234500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4083.088995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2722                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1338                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         298684752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        298684752                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    223993738                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223993738                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69292458                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69292458                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293286196                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293286196                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293286196                       # number of overall hits
system.cpu.dcache.overall_hits::total       293286196                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1936640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1936640                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       746254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       746254                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2682894                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2682894                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2699278                       # number of overall misses
system.cpu.dcache.overall_misses::total       2699278                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  68769210000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68769210000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  49194892000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49194892000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 117964102000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117964102000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 117964102000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117964102000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008572                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010655                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009065                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009065                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009120                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35509.547464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35509.547464                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65922.449997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65922.449997                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43968.976039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43968.976039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43702.094412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43702.094412                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2569                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   197.615385                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1300909                       # number of writebacks
system.cpu.dcache.writebacks::total           1300909                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1936640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1936640                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       746254                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       746254                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2682894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2682894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2699278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2699278                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  66832570000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  66832570000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  48448638000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48448638000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1348422000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1348422000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 115281208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 115281208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 116629630000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 116629630000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008572                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008572                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010655                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010655                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009065                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009120                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34509.547464                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34509.547464                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64922.449997                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64922.449997                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 82301.147461                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82301.147461                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42968.976039                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42968.976039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43207.713322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43207.713322                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1254                       # number of replacements
system.cpu.icache.tags.tagsinuse           768.894181                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687395728                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2134                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          322116.086223                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   768.894181                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.750873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.750873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          880                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          815                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687399996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687399996                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687395728                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687395728                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687395728                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687395728                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687395728                       # number of overall hits
system.cpu.icache.overall_hits::total       687395728                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2134                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2134                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2134                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2134                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2134                       # number of overall misses
system.cpu.icache.overall_misses::total          2134                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    170470000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    170470000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    170470000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    170470000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    170470000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    170470000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79882.849110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79882.849110                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79882.849110                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79882.849110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79882.849110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79882.849110                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu.icache.writebacks::total              1254                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2134                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2134                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    168336000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    168336000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    168336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    168336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    168336000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    168336000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78882.849110                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78882.849110                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78882.849110                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78882.849110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78882.849110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78882.849110                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    954616                       # number of replacements
system.l2.tags.tagsinuse                 32638.050708                       # Cycle average of tags in use
system.l2.tags.total_refs                     4410463                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    987384                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.466816                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5520010000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       68.746476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         73.016342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32496.287890                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.991708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996034                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32257                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22578772                       # Number of tag accesses
system.l2.tags.data_accesses                 22578772                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1300909                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1300909                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1254                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1254                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             271970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                271970                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                299                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1442505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1442505                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   299                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1714475                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1714774                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  299                       # number of overall hits
system.l2.overall_hits::cpu.data              1714475                       # number of overall hits
system.l2.overall_hits::total                 1714774                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           474284                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              474284                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1835                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       510519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          510519                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1835                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              984803                       # number of demand (read+write) misses
system.l2.demand_misses::total                 986638                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1835                       # number of overall misses
system.l2.overall_misses::cpu.data             984803                       # number of overall misses
system.l2.overall_misses::total                986638                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  44473572000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44473572000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    161994500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161994500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  50105153500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50105153500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     161994500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   94578725500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      94740720000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    161994500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  94578725500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     94740720000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1300909                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1300909                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1254                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         746254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            746254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1953024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1953024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2134                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2699278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2701412                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2134                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2699278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2701412                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.635553                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.635553                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.859888                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.859888                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.261399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.261399                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.859888                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.364839                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.365230                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.859888                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.364839                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.365230                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 93769.918445                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93769.918445                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 88280.381471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88280.381471                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 98145.521518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98145.521518                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 88280.381471                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96038.218304                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96023.789880                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 88280.381471                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96038.218304                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96023.789880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               559763                       # number of writebacks
system.l2.writebacks::total                    559763                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data       474284                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         474284                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1835                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       510519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       510519                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         984803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            986638                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        984803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           986638                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  39730732000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39730732000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    143644500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    143644500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  44999963500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  44999963500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    143644500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  84730695500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  84874340000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    143644500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  84730695500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84874340000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.635553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.635553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.859888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.859888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.261399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.261399                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.859888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.364839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.365230                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.859888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.364839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.365230                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 83769.918445                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83769.918445                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 78280.381471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78280.381471                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 88145.521518                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88145.521518                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78280.381471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86038.218304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86023.789880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78280.381471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86038.218304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86023.789880                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1940009                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       953371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             512354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       559763                       # Transaction distribution
system.membus.trans_dist::CleanEvict           393608                       # Transaction distribution
system.membus.trans_dist::ReadExReq            474284                       # Transaction distribution
system.membus.trans_dist::ReadExResp           474284                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        512354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2926647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2926647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2926647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49484832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49484832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49484832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            986638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  986638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              986638                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3059543500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3351634250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5397848                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2696436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1245                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1098834106500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1955158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1860672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1254                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1789126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           746254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          746254                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2134                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1953024                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8093738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8099260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    128005984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128114400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          954616                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17912416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3656028                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018458                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3654782     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1246      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3656028                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3350005500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2699278000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
