\doxysection{NVIC\+\_\+\+Type Struct Reference}
\hypertarget{struct_n_v_i_c___type}{}\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (NVIC).  




{\ttfamily \+\#include $<$core\+\_\+cm4.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf90c80b7c2b48e248780b3781e0df80f}{ISER}} \+[8]\+
\item 
uint32\+\_\+t {\bfseries RESERVED0} \+[24]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1965a2e68b61d2e2009621f6949211a5}{ICER}} \+[8]\+
\item 
uint32\+\_\+t {\bfseries RSERVED1} \+[24]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf8e38fc2e97316242ddeb7ea959ab90}{ISPR}} \+[8]\+
\item 
uint32\+\_\+t {\bfseries RESERVED2} \+[24]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga46241be64208436d35c9a4f8552575c5}{ICPR}} \+[8]\+
\item 
uint32\+\_\+t {\bfseries RESERVED3} \+[24]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga33e917b381e08dabe4aa5eb2881a7c11}{IABR}} \+[8]\+
\item 
uint32\+\_\+t {\bfseries RESERVED4} \+[56]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6524789fedb94623822c3e0a47f3d06c}{IP}} \+[240]\+
\item 
uint32\+\_\+t {\bfseries RESERVED5} \+[644]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0b0d7f3131da89c659a2580249432749}{STIR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (NVIC). 

The documentation for this struct was generated from the following file:\+\begin{DoxyCompactItemize}
\item 
Core/\+\+Inc/\+\doxymbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\end{DoxyCompactItemize}
