Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Feb  5 15:42:09 2025
| Host         : secil3.siame.univ-tlse3.fr running 64-bit Fedora Linux 40 (Forty)
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 5.885ns (24.738%)  route 17.904ns (75.262%))
  Logic Levels:           27  (CARRY4=2 LUT3=3 LUT4=1 LUT5=8 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.784    -0.908    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X95Y56         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]/Q
                         net (fo=16, routed)          1.421     0.969    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_410[0]
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124     1.093 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.496     1.589    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124     1.713 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     2.164    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.118     2.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.484     2.765    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.326     3.091 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.184     3.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X100Y58        LUT3 (Prop_lut3_I2_O)        0.124     3.399 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.616     4.015    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X100Y59        LUT5 (Prop_lut5_I2_O)        0.124     4.139 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.311     4.451    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X100Y59        LUT3 (Prop_lut3_I2_O)        0.117     4.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.760     5.328    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.348     5.676 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.676    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.226 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.907     7.132    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X93Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.536     7.792    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X89Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.474     8.389    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.513 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.754     9.268    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X84Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=38, routed)          0.514     9.905    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.029 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.808    10.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X84Y47         LUT5 (Prop_lut5_I0_O)        0.118    10.956 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.642    11.598    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X85Y45         LUT5 (Prop_lut5_I2_O)        0.326    11.924 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          1.080    13.004    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X101Y43        LUT6 (Prop_lut6_I4_O)        0.124    13.128 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___126_i_1/O
                         net (fo=1, routed)           0.264    13.392    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_376
    SLICE_X101Y43        LUT4 (Prop_lut4_I3_O)        0.124    13.516 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126/O
                         net (fo=3, routed)           1.174    14.690    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_4
    SLICE_X89Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.814 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5/O
                         net (fo=1, routed)           0.000    14.814    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.364 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.923    16.287    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.411 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.554    16.965    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.089 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.886    17.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X75Y41         LUT3 (Prop_lut3_I1_O)        0.118    18.093 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.443    18.536    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X74Y41         LUT6 (Prop_lut6_I1_O)        0.326    18.862 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.566    19.428    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.150    19.578 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.750    20.327    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X68Y39         LUT5 (Prop_lut5_I3_O)        0.320    20.647 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.871    21.518    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326    21.844 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.037    22.881    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16185, routed)       1.584    23.439    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.453    23.892    
                         clock uncertainty           -0.082    23.809    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.243    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  0.362    




