<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf constraints.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_ipcore/clkin1"/><twPinLimit anchorID="8" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="clk_ipcore/clkfbout"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_ipcore/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4         HIGH 50%;</twConstName><twItemCnt>32449718095</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8347</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>28.346</twMinPer></twConstHead><twPathRptBanner iPaths="10319" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_22 (SLICE_X41Y171.A3), 10319 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.774</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_22</twDest><twTotPathDel>10.432</twTotPathDel><twClkSkew dest = "2.011" src = "2.455">0.444</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y86.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y86.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.263</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y171.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;23&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result156</twBEL><twBEL>cpu/w_dm/data_22</twBEL></twPathDel><twLogDel>3.328</twLogDel><twRouteDel>7.104</twRouteDel><twTotDel>10.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.086</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_22</twDest><twTotPathDel>10.119</twTotPathDel><twClkSkew dest = "2.011" src = "2.456">0.445</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y88.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y88.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.950</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y171.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;23&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result156</twBEL><twBEL>cpu/w_dm/data_22</twBEL></twPathDel><twLogDel>3.328</twLogDel><twRouteDel>6.791</twRouteDel><twTotDel>10.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.232</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_22</twDest><twTotPathDel>9.980</twTotPathDel><twClkSkew dest = "2.011" src = "2.449">0.438</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y82.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.537</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y160.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y160.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y171.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;23&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result156</twBEL><twBEL>cpu/w_dm/data_22</twBEL></twPathDel><twLogDel>3.367</twLogDel><twRouteDel>6.613</twRouteDel><twTotDel>9.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10319" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_18 (SLICE_X41Y169.A3), 10319 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.784</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_18</twDest><twTotPathDel>10.417</twTotPathDel><twClkSkew dest = "2.006" src = "2.455">0.449</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y86.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y86.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.263</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y169.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.695</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;19&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result106</twBEL><twBEL>cpu/w_dm/data_18</twBEL></twPathDel><twLogDel>3.328</twLogDel><twRouteDel>7.089</twRouteDel><twTotDel>10.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.096</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_18</twDest><twTotPathDel>10.104</twTotPathDel><twClkSkew dest = "2.006" src = "2.456">0.450</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y88.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y88.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.950</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y169.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.695</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;19&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result106</twBEL><twBEL>cpu/w_dm/data_18</twBEL></twPathDel><twLogDel>3.328</twLogDel><twRouteDel>6.776</twRouteDel><twTotDel>10.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.242</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_18</twDest><twTotPathDel>9.965</twTotPathDel><twClkSkew dest = "2.006" src = "2.449">0.443</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y82.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.537</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y160.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y160.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y169.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.695</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;19&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result106</twBEL><twBEL>cpu/w_dm/data_18</twBEL></twPathDel><twLogDel>3.367</twLogDel><twRouteDel>6.598</twRouteDel><twTotDel>9.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10319" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_20 (SLICE_X40Y171.A3), 10319 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.809</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_20</twDest><twTotPathDel>10.397</twTotPathDel><twClkSkew dest = "2.011" src = "2.455">0.444</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y86.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y86.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.263</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.709</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y171.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;21&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result136</twBEL><twBEL>cpu/w_dm/data_20</twBEL></twPathDel><twLogDel>3.294</twLogDel><twRouteDel>7.103</twRouteDel><twTotDel>10.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.121</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_20</twDest><twTotPathDel>10.084</twTotPathDel><twClkSkew dest = "2.011" src = "2.456">0.445</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y88.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y88.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.950</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.709</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y171.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;21&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result136</twBEL><twBEL>cpu/w_dm/data_20</twBEL></twPathDel><twLogDel>3.294</twLogDel><twRouteDel>6.790</twRouteDel><twTotDel>10.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.267</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_20</twDest><twTotPathDel>9.945</twTotPathDel><twClkSkew dest = "2.011" src = "2.449">0.438</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y82.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.537</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y160.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y160.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y161.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.709</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_64_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y171.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;21&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result136</twBEL><twBEL>cpu/w_dm/data_20</twBEL></twPathDel><twLogDel>3.333</twLogDel><twRouteDel>6.612</twRouteDel><twTotDel>9.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point nixie/phase_FSM_FFd2 (SLICE_X54Y158.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">nixie/phase_FSM_FFd1</twSrc><twDest BELType="FF">nixie/phase_FSM_FFd2</twDest><twTotPathDel>0.401</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>nixie/phase_FSM_FFd1</twSrc><twDest BELType='FF'>nixie/phase_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk</twSrcClk><twPathDel><twSite>SLICE_X54Y158.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>nixie/phase_FSM_FFd1</twComp><twBEL>nixie/phase_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y158.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>nixie/phase_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y158.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>nixie/phase_FSM_FFd1</twComp><twBEL>nixie/phase_FSM_FFd2-In11</twBEL><twBEL>nixie/phase_FSM_FFd2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.080</twRouteDel><twTotDel>0.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>80.0</twPctLog><twPctRoute>20.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_cp0/data_14 (SLICE_X42Y150.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">cpu/cp0/sr_14</twSrc><twDest BELType="FF">cpu/w_cp0/data_14</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/cp0/sr_14</twSrc><twDest BELType='FF'>cpu/w_cp0/data_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk</twSrcClk><twPathDel><twSite>SLICE_X43Y150.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>cpu/cp0/sr_15</twComp><twBEL>cpu/cp0/sr_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y150.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>cpu/cp0/sr_14</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y150.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/m_reg2/data&lt;14&gt;</twComp><twBEL>cpu/cp0/mux1041</twBEL><twBEL>cpu/w_cp0/data_14</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_pc/data_26 (SLICE_X34Y150.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">cpu/m_pc/data_26</twSrc><twDest BELType="FF">cpu/w_pc/data_26</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_pc/data_26</twSrc><twDest BELType='FF'>cpu/w_pc/data_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk</twSrcClk><twPathDel><twSite>SLICE_X34Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/m_pc/data&lt;27&gt;</twComp><twBEL>cpu/m_pc/data_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y150.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.084</twDelInfo><twComp>cpu/m_pc/data&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y150.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>cpu/m_pc/data&lt;27&gt;</twComp><twBEL>cpu/m_pc/data&lt;26&gt;_rt</twBEL><twBEL>cpu/w_pc/data_26</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.084</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="clk"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y18.CLKA" clockNet="clk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y18.CLKA" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8         HIGH 50%;</twConstName><twItemCnt>6601386</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>386</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.150</twMinPer></twConstHead><twPathRptBanner iPaths="94560" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y88.WEA1), 94560 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.850</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.478</twTotPathDel><twClkSkew dest = "2.029" src = "2.351">0.322</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y164.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_lutdi</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y165.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_262_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev411_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/Mmux_curr_dev411</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev42</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>bridge/curr_dev&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/Mmux_m_dm_read_result16</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_28_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y161.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_28_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nixie/ctr&lt;12&gt;</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y141.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.C1</twSite><twDelType>net</twDelType><twFanCnt>94</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.554</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.056</twLogDel><twRouteDel>15.422</twRouteDel><twTotDel>19.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.862</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.466</twTotPathDel><twClkSkew dest = "2.029" src = "2.351">0.322</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y164.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_lutdi</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y165.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_262_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev411_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/Mmux_curr_dev411</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev42</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y162.C5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>bridge/curr_dev&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y161.D3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nixie/ctr&lt;12&gt;</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y141.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.C1</twSite><twDelType>net</twDelType><twFanCnt>94</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.554</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.061</twLogDel><twRouteDel>15.405</twRouteDel><twTotDel>19.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.873</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.455</twTotPathDel><twClkSkew dest = "2.029" src = "2.351">0.322</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y164.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y165.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_262_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev411_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/Mmux_curr_dev411</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev42</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>bridge/curr_dev&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/Mmux_m_dm_read_result16</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_28_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y161.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_28_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nixie/ctr&lt;12&gt;</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y141.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.C1</twSite><twDelType>net</twDelType><twFanCnt>94</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.554</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.033</twLogDel><twRouteDel>15.422</twRouteDel><twTotDel>19.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="94560" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y88.WEA2), 94560 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.850</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.478</twTotPathDel><twClkSkew dest = "2.029" src = "2.351">0.322</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y164.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_lutdi</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y165.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_262_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev411_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/Mmux_curr_dev411</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev42</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>bridge/curr_dev&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/Mmux_m_dm_read_result16</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_28_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y161.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_28_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nixie/ctr&lt;12&gt;</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y141.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.C1</twSite><twDelType>net</twDelType><twFanCnt>94</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.554</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.056</twLogDel><twRouteDel>15.422</twRouteDel><twTotDel>19.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.862</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.466</twTotPathDel><twClkSkew dest = "2.029" src = "2.351">0.322</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y164.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_lutdi</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y165.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_262_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev411_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/Mmux_curr_dev411</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev42</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y162.C5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>bridge/curr_dev&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y161.D3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nixie/ctr&lt;12&gt;</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y141.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.C1</twSite><twDelType>net</twDelType><twFanCnt>94</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.554</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.061</twLogDel><twRouteDel>15.405</twRouteDel><twTotDel>19.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.873</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.455</twTotPathDel><twClkSkew dest = "2.029" src = "2.351">0.322</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y164.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y165.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_262_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev411_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/Mmux_curr_dev411</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev42</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>bridge/curr_dev&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/Mmux_m_dm_read_result16</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_28_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y161.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_28_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nixie/ctr&lt;12&gt;</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y141.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.C1</twSite><twDelType>net</twDelType><twFanCnt>94</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.554</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.033</twLogDel><twRouteDel>15.422</twRouteDel><twTotDel>19.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="94560" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y88.WEA3), 94560 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.850</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.478</twTotPathDel><twClkSkew dest = "2.029" src = "2.351">0.322</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y164.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_lutdi</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y165.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_262_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev411_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/Mmux_curr_dev411</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev42</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>bridge/curr_dev&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/Mmux_m_dm_read_result16</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_28_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y161.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_28_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nixie/ctr&lt;12&gt;</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y141.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.C1</twSite><twDelType>net</twDelType><twFanCnt>94</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.554</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.056</twLogDel><twRouteDel>15.422</twRouteDel><twTotDel>19.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.862</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.466</twTotPathDel><twClkSkew dest = "2.029" src = "2.351">0.322</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y164.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_lutdi</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y165.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_262_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev411_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/Mmux_curr_dev411</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev42</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y162.C5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>bridge/curr_dev&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/curr_dev&lt;0&gt;</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_30_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y161.D3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nixie/ctr&lt;12&gt;</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y141.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.C1</twSite><twDelType>net</twDelType><twFanCnt>94</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.554</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.061</twLogDel><twRouteDel>15.405</twRouteDel><twTotDel>19.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.873</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.455</twTotPathDel><twClkSkew dest = "2.029" src = "2.351">0.322</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y164.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y165.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/Mcompar_GND_26_o_addr[31]_LessThan_7_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/GND_26_o_addr[31]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result43</twComp><twBEL>bridge/GND_26_o_addr[31]_AND_262_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev411_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>bridge/Mmux_curr_dev411</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>bridge/GND_26_o_addr[31]_AND_260_o</twComp><twBEL>bridge/Mmux_curr_dev42</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>bridge/curr_dev&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/Mmux_m_dm_read_result16</twComp><twBEL>bridge/curr_dev[3]_GND_26_o_equal_28_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y161.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>bridge/curr_dev[3]_GND_26_o_equal_28_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nixie/ctr&lt;12&gt;</twComp><twBEL>bridge/valid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y141.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>bridge/valid1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge_valid</twComp><twBEL>bridge/valid10</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>bridge_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/cp0/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y159.C1</twSite><twDelType>net</twDelType><twFanCnt>94</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/dm/write_bitmask&lt;3&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.554</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.033</twLogDel><twRouteDel>15.422</twRouteDel><twTotDel>19.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y76.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">cpu/m_alu/data_5</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.574</twTotPathDel><twClkSkew dest = "0.914" src = "0.706">-0.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_5</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y76.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">0.442</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X4Y76.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.442</twRouteDel><twTotDel>0.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y76.ADDRA3), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">cpu/m_alu/data_2</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.590</twTotPathDel><twClkSkew dest = "0.914" src = "0.706">-0.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_2</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y155.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>cpu/m_alu/data&lt;3&gt;</twComp><twBEL>cpu/m_alu/data_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y76.ADDRA3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>cpu/m_alu/data&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X4Y76.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.422</twRouteDel><twTotDel>0.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y78.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">cpu/m_alu/data_12</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "0.922" src = "0.725">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_12</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X71Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>cpu/m_alu/data&lt;13&gt;</twComp><twBEL>cpu/m_alu/data_12</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y78.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X4Y78.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y76.CLKA" clockNet="clk_2x"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y78.CLKA" clockNet="clk_2x"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y80.CLKA" clockNet="clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;         TS_clk_ipcore_clkout0 DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.810</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X54Y140.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathFromToDelay"><twSlack>98.190</twSlack><twSrc BELType="FF">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="LATCH">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twTotPathDel>1.810</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='LATCH'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y141.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y141.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y140.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>uart_shim/uart/ts</twComp></twPathDel><twLogDel>0.780</twLogDel><twRouteDel>1.030</twRouteDel><twTotDel>1.810</twTotDel><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP
        &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;
        TS_clk_ipcore_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X54Y140.CLK), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="71"><twSlack>0.835</twSlack><twSrc BELType="FF">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="LATCH">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='LATCH'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y141.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y141.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y140.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>uart_shim/uart/ts</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.445</twRouteDel><twTotDel>0.835</twTotDel><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="72"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="16.120" errors="0" errorRollup="0" items="0" itemsRollup="32456319482"/><twConstRollup name="TS_clk_ipcore_clkout0" fullName="TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4         HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="28.346" actualRollup="1.810" errors="0" errorRollup="0" items="32449718095" itemsRollup="1"/><twConstRollup name="TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD" fullName="TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;         TS_clk_ipcore_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="1.810" actualRollup="N/A" errors="0" errorRollup="0" items="1" itemsRollup="0"/><twConstRollup name="TS_clk_ipcore_clkout1" fullName="TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8         HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="20.150" actualRollup="N/A" errors="0" errorRollup="0" items="6601386" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="73">0</twUnmetConstCnt><twDataSheet anchorID="74" twNameLen="15"><twClk2SUList anchorID="75" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>28.346</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="76"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>32456319482</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>26827</twConnCnt></twConstCov><twStats anchorID="77"><twMinPer>28.346</twMinPer><twFootnote number="1" /><twMaxFreq>35.278</twMaxFreq><twMaxFromToDel>1.810</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec 20 16:21:00 2019 </twTimestamp></twFoot><twClientInfo anchorID="78"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 590 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
