# LaunchMIPS

> LaunchMIPS ğŸ›ğŸ›ğŸ›

---

2021å¹´é¾™èŠ¯ä½œå“

- äº”çº§æµæ°´çº¿MIPS+å†™ç›´è¾¾cache+axiæ¥å£
  - å·²é€šè¿‡åŠŸèƒ½ã€æ€§èƒ½çš„ä»¿çœŸæµ‹è¯•ï¼Œä¸Šæ¿æµ‹è¯•
  - åŠŸèƒ½åˆ†ï¼š85ï¼Œæ€§èƒ½åˆ†ï¼š13.056 
- äº”çº§æµæ°´çº¿MIPS+äºŒè·¯å†™å›cache+axiæ¥å£
  - å·²é€šè¿‡åŠŸèƒ½ã€æ€§èƒ½çš„ä»¿çœŸæµ‹è¯•

---



## TODO

- [x] å®ç°é¡ºåºåŒå‘å°„çš„CPUé€»è¾‘ï¼Œå®ŒæˆåŠŸèƒ½ä»¿çœŸï¼ˆ2021.01.01~2021.01.07ï¼‰
- [ ] ä¼˜åŒ–cacheï¼Œæ·»åŠ axi-burstæ¥å£ï¼Œå®Œæˆæ€§èƒ½ä»¿çœŸï¼ˆ2021.01ï¼‰
- [ ] å…¶ä»–
  - [ ] ç³»ç»Ÿæµ‹è¯•
  - [ ] CPUæé¢‘

## æ–‡æ¡£å­¦ä¹ 

[é‡åº†å¤§å­¦ç¡¬ä»¶ç»¼åˆè®¾è®¡å®éªŒæ–‡æ¡£ (cqu.ai)](https://colabdocs.cqu.ai/)

## å‚è€ƒèµ„æ–™

- 2019NSCSCC[trivialmips/nontrivial-mips: NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux. (github.com)](https://github.com/trivialmips/nontrivial-mips)
- 2019NSCSCC [name1e5s/Sirius: Asymmetric dual issue in-order microprocessor. (github.com)](https://github.com/name1e5s/Sirius)
- 2020NSCSCC [SocialistDalao/UltraMIPS_NSCSCC: UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral. (github.com)](https://github.com/SocialistDalao/UltraMIPS_NSCSCC)

