// Seed: 3073552027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_19 = id_11;
  wire id_20;
  wire id_21;
  module_0(
      id_21, id_16, id_15, id_5, id_3, id_3, id_15, id_19, id_15, id_20, id_13, id_16, id_14
  );
  wire id_22, id_23;
  wire id_24;
  wire id_25;
  uwire id_26 = 'd0, id_27, id_28, id_29, id_30, id_31;
  wire id_32 = id_10;
  integer id_33 = 1;
  assign id_26 = id_3;
  always_latch @(posedge id_27) begin
    $display(id_12, "" - id_28, 1, 1);
  end
  tri1 id_34 = 1;
endmodule
