
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 15 2020 16:18:51 CET (Dec 15 2020 15:18:51 UTC)

// Verification Directory fv/register_8bit 

module register_8bit(clk, load, reset, data_in, reg_out);
  input clk, load, reset;
  input [7:0] data_in;
  output [7:0] reg_out;
  wire clk, load, reset;
  wire [7:0] data_in;
  wire [7:0] reg_out;
  wire [7:0] q;
  wire n_0, n_1;
  EDFKCNQD1BWP7T \q_reg[0] (.CP (clk), .CN (n_1), .D (data_in[0]), .E
       (n_0), .Q (q[0]));
  EDFKCNQD1BWP7T \q_reg[2] (.CP (clk), .CN (n_1), .D (data_in[2]), .E
       (n_0), .Q (q[2]));
  EDFKCNQD1BWP7T \q_reg[3] (.CP (clk), .CN (n_1), .D (data_in[3]), .E
       (n_0), .Q (q[3]));
  EDFKCNQD1BWP7T \q_reg[4] (.CP (clk), .CN (n_1), .D (data_in[4]), .E
       (n_0), .Q (q[4]));
  EDFKCNQD1BWP7T \q_reg[1] (.CP (clk), .CN (n_1), .D (data_in[1]), .E
       (n_0), .Q (q[1]));
  EDFKCNQD1BWP7T \q_reg[5] (.CP (clk), .CN (n_1), .D (data_in[5]), .E
       (n_0), .Q (q[5]));
  EDFKCNQD1BWP7T \q_reg[6] (.CP (clk), .CN (n_1), .D (data_in[6]), .E
       (n_0), .Q (q[6]));
  EDFKCNQD1BWP7T \q_reg[7] (.CP (clk), .CN (n_1), .D (data_in[7]), .E
       (n_0), .Q (q[7]));
  INR2D0BWP7T g45(.A1 (load), .B1 (reset), .ZN (n_0));
  INVD0BWP7T g46(.I (reset), .ZN (n_1));
  BUFFD4BWP7T drc_bufs(.I (q[0]), .Z (reg_out[0]));
  BUFFD4BWP7T drc_bufs57(.I (q[7]), .Z (reg_out[7]));
  BUFFD4BWP7T drc_bufs60(.I (q[6]), .Z (reg_out[6]));
  BUFFD4BWP7T drc_bufs63(.I (q[5]), .Z (reg_out[5]));
  BUFFD4BWP7T drc_bufs66(.I (q[4]), .Z (reg_out[4]));
  BUFFD4BWP7T drc_bufs69(.I (q[3]), .Z (reg_out[3]));
  BUFFD4BWP7T drc_bufs72(.I (q[2]), .Z (reg_out[2]));
  BUFFD4BWP7T drc_bufs75(.I (q[1]), .Z (reg_out[1]));
endmodule

