\hypertarget{gpio-defs_8h}{}\section{bsps/arm/lpc176x/include/bsp/gpio-\/defs.h File Reference}
\label{gpio-defs_8h}\index{bsps/arm/lpc176x/include/bsp/gpio-\/defs.h@{bsps/arm/lpc176x/include/bsp/gpio-\/defs.h}}


A\+PI definitions of the G\+P\+IO driver for the lpc176x bsp in R\+T\+E\+MS.  


{\ttfamily \#include $<$bsp/common-\/types.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structlpc176x__interrupt__control}{lpc176x\+\_\+interrupt\+\_\+control}}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Interrupt register map. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structlpc176x__registered__interrupt__function}{lpc176x\+\_\+registered\+\_\+interrupt\+\_\+function}}
\begin{DoxyCompactList}\small\item\em A registered interrupt function for the pin \textquotesingle{}pin\textquotesingle{}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{gpio-defs_8h_a4d1127979acf1bfc73c1ff6b4c63d2ed}\label{gpio-defs_8h_a4d1127979acf1bfc73c1ff6b4c63d2ed}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}~0x40028000U
\item 
\mbox{\Hypertarget{gpio-defs_8h_ae1d252960d1d34b49bfc9b3b4886e6f5}\label{gpio-defs_8h_ae1d252960d1d34b49bfc9b3b4886e6f5}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+T\+A\+T\+US}~0x40028080U
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O\+P\+I\+N0}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O\+S\+E\+T0}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O\+D\+I\+R0}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O\+C\+L\+R0}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O\+P\+I\+N1}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O\+S\+E\+T1}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O\+D\+I\+R1}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O\+C\+L\+R1}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+E\+N\+\_\+R}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+E\+N\+\_\+F}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+R}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+F}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+C\+LR}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+E\+N\+\_\+R}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+E\+N\+\_\+F}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+R}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+F}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+C\+LR}
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+O\+\_\+\+I\+N\+T\+\_\+\+S\+T\+AT}
\item 
\mbox{\Hypertarget{gpio-defs_8h_a31e5b4210d28c62651f72e79c44e7d72}\label{gpio-defs_8h_a31e5b4210d28c62651f72e79c44e7d72}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+I\+S\+R\+\_\+\+F\+U\+N\+C\+T\+\_\+\+S\+I\+ZE}~2U
\item 
\mbox{\Hypertarget{gpio-defs_8h_ad36f77ccd2bc2bfe23109f8d15767098}\label{gpio-defs_8h_ad36f77ccd2bc2bfe23109f8d15767098}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+I\+S\+R\+\_\+\+F\+U\+N\+C\+T\+\_\+\+M\+A\+X\+\_\+\+S\+I\+ZE}~5U
\item 
\mbox{\Hypertarget{gpio-defs_8h_a86f08020a1693aebca00d3c4700f5067}\label{gpio-defs_8h_a86f08020a1693aebca00d3c4700f5067}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+M\+A\+X\+\_\+\+P\+O\+R\+T\+\_\+\+N\+U\+M\+B\+ER}~160U
\item 
\mbox{\Hypertarget{gpio-defs_8h_a68b25c8e9967206d760c79d3d6591b9b}\label{gpio-defs_8h_a68b25c8e9967206d760c79d3d6591b9b}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+S\+E\+T\+\_\+\+B\+IT}(reg,  pin,  value)~reg = ( reg \& $\sim$( 1\+U $<$$<$ pin ) ) $\vert$ ( ( value \& 1\+U ) $<$$<$ pin )
\item 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+US}
\item 
\mbox{\Hypertarget{gpio-defs_8h_ab54bdb838b9f79c22a2dd7662b0de07b}\label{gpio-defs_8h_ab54bdb838b9f79c22a2dd7662b0de07b}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+P0}~1U
\item 
\mbox{\Hypertarget{gpio-defs_8h_a9d818d8cb87bb7c9180e7d64e3417313}\label{gpio-defs_8h_a9d818d8cb87bb7c9180e7d64e3417313}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+P2}~( 1\+U $<$$<$ 2\+U )
\item 
\mbox{\Hypertarget{gpio-defs_8h_adf8bbb3a090b86cfb52994a6495be82f}\label{gpio-defs_8h_adf8bbb3a090b86cfb52994a6495be82f}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+N\+T\+\_\+\+E\+N\+A\+B\+LE}~1U
\item 
\mbox{\Hypertarget{gpio-defs_8h_a997e72c95775bd6d10abced0977cc29b}\label{gpio-defs_8h_a997e72c95775bd6d10abced0977cc29b}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+N\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~0U
\item 
\mbox{\Hypertarget{gpio-defs_8h_a155667feb5eb33dd33f1883546a39c79}\label{gpio-defs_8h_a155667feb5eb33dd33f1883546a39c79}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+I\+R\+Q\+\_\+\+E\+I\+N\+T\+\_\+3}~21U
\item 
\mbox{\Hypertarget{gpio-defs_8h_a0efa9f86195bc2ab2915e6c9595ff511}\label{gpio-defs_8h_a0efa9f86195bc2ab2915e6c9595ff511}} 
\#define {\bfseries L\+P\+C176\+X\+\_\+\+P\+I\+N\+\_\+\+B\+IT}(pin)~( 1\+U $<$$<$ pin )
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef void($\ast$ \mbox{\hyperlink{gpio-defs_8h_aee89c4be418a21db878253cdf558ecc5}{lpc176x\+\_\+gpio\+\_\+interrupt\+\_\+function}}) (const \mbox{\hyperlink{common-types_8h_a8215ced1557c43bc5925b691a3c1dc23}{lpc176x\+\_\+pin\+\_\+number}} pin, const \mbox{\hyperlink{gpio-defs_8h_afc30bf25b9862f6272f1bab077f8016b}{lpc176x\+\_\+gpio\+\_\+interrupt}} edge)
\begin{DoxyCompactList}\small\item\em A function that attends an interrupt for G\+P\+IO. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{gpio-defs_8h_a0c9e959ab33ca3965f03caf07c8ecc17}{lpc176x\+\_\+gpio\+\_\+direction}} \{ {\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+I\+N\+P\+UT}, 
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+O\+U\+T\+P\+UT}, 
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+C\+O\+U\+NT}
 \}
\begin{DoxyCompactList}\small\item\em The direction of the G\+P\+IO port (input or output). \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{gpio-defs_8h_afc30bf25b9862f6272f1bab077f8016b}{lpc176x\+\_\+gpio\+\_\+interrupt}} \{ \newline
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+I\+S\+A\+B\+LE}, 
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+I\+S\+I\+NG}, 
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+A\+L\+L\+I\+NG}, 
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+B\+O\+TH}, 
\newline
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+O\+U\+NT}
 \}
\begin{DoxyCompactList}\small\item\em The interrupt sources edge for a G\+P\+IO. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{gpio-defs_8h_a22c7c5bfd737b9395b232cfb69bde3e9}{lpc176x\+\_\+gpio\+\_\+ports}} \{ \newline
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+0}, 
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+1}, 
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+2}, 
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+3}, 
\newline
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+4}, 
{\bfseries L\+P\+C176\+X\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+S\+\_\+\+C\+O\+U\+NT}
 \}
\begin{DoxyCompactList}\small\item\em The ports for a G\+P\+IO. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{gpio-defs_8h_aed5f40540b16f2964d5ec99ad21525b7}{lpc176x\+\_\+gpio\+\_\+address}} \{ \newline
{\bfseries L\+P\+C176\+X\+\_\+\+F\+I\+O0\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS} = 0x2009\+C000U, 
{\bfseries L\+P\+C176\+X\+\_\+\+F\+I\+O1\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS} = 0x2009\+C020U, 
{\bfseries L\+P\+C176\+X\+\_\+\+F\+I\+O2\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS} = 0x2009\+C040U, 
{\bfseries L\+P\+C176\+X\+\_\+\+F\+I\+O3\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS} = 0x2009\+C060U, 
\newline
{\bfseries L\+P\+C176\+X\+\_\+\+F\+I\+O4\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS} = 0x2009\+C080U
 \}
\begin{DoxyCompactList}\small\item\em Addresses for a G\+P\+IO. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{gpio-defs_8h_acaa78f884cdd1863f772751af679e3e7}{lpc176x\+\_\+interrupt\+\_\+address}} \{ {\bfseries L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS} = 0x40028084U, 
{\bfseries L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS} = 0x400280\+A4U
 \}
\begin{DoxyCompactList}\small\item\em Addresses for the two interrupts. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+PI definitions of the G\+P\+IO driver for the lpc176x bsp in R\+T\+E\+MS. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{gpio-defs_8h_a5bcbef66df34033e6fb8b35a430c65a1}\label{gpio-defs_8h_a5bcbef66df34033e6fb8b35a430c65a1}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_INT\_STATUS@{LPC176X\_INT\_STATUS}}
\index{LPC176X\_INT\_STATUS@{LPC176X\_INT\_STATUS}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_INT\_STATUS}{LPC176X\_INT\_STATUS}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+US}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) \(\backslash\)}
\DoxyCodeLine{                             ( LPC176X\_GPIO\_INTERRUPT\_STATUS ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_aabd092177f0375fba38cec4dd8b12c85}\label{gpio-defs_8h_aabd092177f0375fba38cec4dd8b12c85}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO0\_INT\_CLR@{LPC176X\_IO0\_INT\_CLR}}
\index{LPC176X\_IO0\_INT\_CLR@{LPC176X\_IO0\_INT\_CLR}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO0\_INT\_CLR}{LPC176X\_IO0\_INT\_CLR}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+C\+LR}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                                       + 0x8CU ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a9c5cca06456c025fad5687d1f6082c44}\label{gpio-defs_8h_a9c5cca06456c025fad5687d1f6082c44}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO0\_INT\_EN\_F@{LPC176X\_IO0\_INT\_EN\_F}}
\index{LPC176X\_IO0\_INT\_EN\_F@{LPC176X\_IO0\_INT\_EN\_F}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO0\_INT\_EN\_F}{LPC176X\_IO0\_INT\_EN\_F}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+E\+N\+\_\+F}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                                        + 0x94U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a2f51169aed6134b511062554af23aff9}\label{gpio-defs_8h_a2f51169aed6134b511062554af23aff9}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO0\_INT\_EN\_R@{LPC176X\_IO0\_INT\_EN\_R}}
\index{LPC176X\_IO0\_INT\_EN\_R@{LPC176X\_IO0\_INT\_EN\_R}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO0\_INT\_EN\_R}{LPC176X\_IO0\_INT\_EN\_R}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+E\+N\+\_\+R}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                                        + 0x90U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a53564c92b9136ce961def18b580db011}\label{gpio-defs_8h_a53564c92b9136ce961def18b580db011}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO0\_INT\_STAT\_F@{LPC176X\_IO0\_INT\_STAT\_F}}
\index{LPC176X\_IO0\_INT\_STAT\_F@{LPC176X\_IO0\_INT\_STAT\_F}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO0\_INT\_STAT\_F}{LPC176X\_IO0\_INT\_STAT\_F}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+F}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( \(\backslash\)}
\DoxyCodeLine{                                   LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                   + 0x88U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a2678da80e625bb78e2871be04eb3b180}\label{gpio-defs_8h_a2678da80e625bb78e2871be04eb3b180}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO0\_INT\_STAT\_R@{LPC176X\_IO0\_INT\_STAT\_R}}
\index{LPC176X\_IO0\_INT\_STAT\_R@{LPC176X\_IO0\_INT\_STAT\_R}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO0\_INT\_STAT\_R}{LPC176X\_IO0\_INT\_STAT\_R}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O0\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+R}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( \(\backslash\)}
\DoxyCodeLine{                                   LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                   + 0x84U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a322f918e890a79f3fbac6f5b2067a7a3}\label{gpio-defs_8h_a322f918e890a79f3fbac6f5b2067a7a3}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO2\_INT\_CLR@{LPC176X\_IO2\_INT\_CLR}}
\index{LPC176X\_IO2\_INT\_CLR@{LPC176X\_IO2\_INT\_CLR}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO2\_INT\_CLR}{LPC176X\_IO2\_INT\_CLR}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+C\+LR}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                                       + 0xACU ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a3f39c50a586483edb2f3621540a920f6}\label{gpio-defs_8h_a3f39c50a586483edb2f3621540a920f6}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO2\_INT\_EN\_F@{LPC176X\_IO2\_INT\_EN\_F}}
\index{LPC176X\_IO2\_INT\_EN\_F@{LPC176X\_IO2\_INT\_EN\_F}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO2\_INT\_EN\_F}{LPC176X\_IO2\_INT\_EN\_F}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+E\+N\+\_\+F}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                                        + 0xB4U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a3558e45f9b23e8a16f8d83d9e1e9ee49}\label{gpio-defs_8h_a3558e45f9b23e8a16f8d83d9e1e9ee49}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO2\_INT\_EN\_R@{LPC176X\_IO2\_INT\_EN\_R}}
\index{LPC176X\_IO2\_INT\_EN\_R@{LPC176X\_IO2\_INT\_EN\_R}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO2\_INT\_EN\_R}{LPC176X\_IO2\_INT\_EN\_R}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+E\+N\+\_\+R}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                                        + 0xB0U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a52fc60bbc142c023ec2e3aebb4c82fd4}\label{gpio-defs_8h_a52fc60bbc142c023ec2e3aebb4c82fd4}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO2\_INT\_STAT\_F@{LPC176X\_IO2\_INT\_STAT\_F}}
\index{LPC176X\_IO2\_INT\_STAT\_F@{LPC176X\_IO2\_INT\_STAT\_F}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO2\_INT\_STAT\_F}{LPC176X\_IO2\_INT\_STAT\_F}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+F}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( \(\backslash\)}
\DoxyCodeLine{                                   LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                   + 0xA8U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_abc3d2667969951ca684ddc52a41b2d03}\label{gpio-defs_8h_abc3d2667969951ca684ddc52a41b2d03}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO2\_INT\_STAT\_R@{LPC176X\_IO2\_INT\_STAT\_R}}
\index{LPC176X\_IO2\_INT\_STAT\_R@{LPC176X\_IO2\_INT\_STAT\_R}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO2\_INT\_STAT\_R}{LPC176X\_IO2\_INT\_STAT\_R}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O2\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+R}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( \(\backslash\)}
\DoxyCodeLine{                                   LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                   + 0xA4U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_af1c3971daef75e260ea5932061a2dca5}\label{gpio-defs_8h_af1c3971daef75e260ea5932061a2dca5}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IO\_INT\_STAT@{LPC176X\_IO\_INT\_STAT}}
\index{LPC176X\_IO\_INT\_STAT@{LPC176X\_IO\_INT\_STAT}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IO\_INT\_STAT}{LPC176X\_IO\_INT\_STAT}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O\+\_\+\+I\+N\+T\+\_\+\+S\+T\+AT}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR \(\backslash\)}
\DoxyCodeLine{                                                       + 0x80U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a5d37eaae8f5e52bdaf12db64c0818482}\label{gpio-defs_8h_a5d37eaae8f5e52bdaf12db64c0818482}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IOCLR0@{LPC176X\_IOCLR0}}
\index{LPC176X\_IOCLR0@{LPC176X\_IOCLR0}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IOCLR0}{LPC176X\_IOCLR0}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O\+C\+L\+R0}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR + \(\backslash\)}
\DoxyCodeLine{                                                  0x0CU ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a2c30fb3f8b603884f030aa4136b95ce4}\label{gpio-defs_8h_a2c30fb3f8b603884f030aa4136b95ce4}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IOCLR1@{LPC176X\_IOCLR1}}
\index{LPC176X\_IOCLR1@{LPC176X\_IOCLR1}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IOCLR1}{LPC176X\_IOCLR1}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O\+C\+L\+R1}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR + \(\backslash\)}
\DoxyCodeLine{                                                  0x1CU ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_acec321a8fc5edea1a5b9a467c9c2b964}\label{gpio-defs_8h_acec321a8fc5edea1a5b9a467c9c2b964}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IODIR0@{LPC176X\_IODIR0}}
\index{LPC176X\_IODIR0@{LPC176X\_IODIR0}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IODIR0}{LPC176X\_IODIR0}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O\+D\+I\+R0}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR + \(\backslash\)}
\DoxyCodeLine{                                                  0x08U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_af2123234a82bae180b09b3ed4e318491}\label{gpio-defs_8h_af2123234a82bae180b09b3ed4e318491}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IODIR1@{LPC176X\_IODIR1}}
\index{LPC176X\_IODIR1@{LPC176X\_IODIR1}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IODIR1}{LPC176X\_IODIR1}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O\+D\+I\+R1}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR + \(\backslash\)}
\DoxyCodeLine{                                                  0x18U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_ab3d475aa914e23da7e8a59144b6a63db}\label{gpio-defs_8h_ab3d475aa914e23da7e8a59144b6a63db}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IOPIN0@{LPC176X\_IOPIN0}}
\index{LPC176X\_IOPIN0@{LPC176X\_IOPIN0}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IOPIN0}{LPC176X\_IOPIN0}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O\+P\+I\+N0}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR + \(\backslash\)}
\DoxyCodeLine{                                                  0x00U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a6bee53e59d8707f261ea5a6d7dbfc8b1}\label{gpio-defs_8h_a6bee53e59d8707f261ea5a6d7dbfc8b1}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IOPIN1@{LPC176X\_IOPIN1}}
\index{LPC176X\_IOPIN1@{LPC176X\_IOPIN1}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IOPIN1}{LPC176X\_IOPIN1}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O\+P\+I\+N1}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR + \(\backslash\)}
\DoxyCodeLine{                                                  0x10U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_ab45d2cc3ec2c71ef47e23596c7927a7a}\label{gpio-defs_8h_ab45d2cc3ec2c71ef47e23596c7927a7a}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IOSET0@{LPC176X\_IOSET0}}
\index{LPC176X\_IOSET0@{LPC176X\_IOSET0}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IOSET0}{LPC176X\_IOSET0}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O\+S\+E\+T0}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR + \(\backslash\)}
\DoxyCodeLine{                                                  0x04U ) )}

\end{DoxyCode}
\mbox{\Hypertarget{gpio-defs_8h_a70b407231172788b91984c2d4b2fa955}\label{gpio-defs_8h_a70b407231172788b91984c2d4b2fa955}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!LPC176X\_IOSET1@{LPC176X\_IOSET1}}
\index{LPC176X\_IOSET1@{LPC176X\_IOSET1}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{LPC176X\_IOSET1}{LPC176X\_IOSET1}}
{\footnotesize\ttfamily \#define L\+P\+C176\+X\+\_\+\+I\+O\+S\+E\+T1}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{( *(\textcolor{keyword}{volatile} uint32\_t *) ( LPC176X\_GPIO\_BASE\_ADDR + \(\backslash\)}
\DoxyCodeLine{                                                  0x14U ) )}

\end{DoxyCode}


\subsection{Typedef Documentation}
\mbox{\Hypertarget{gpio-defs_8h_aee89c4be418a21db878253cdf558ecc5}\label{gpio-defs_8h_aee89c4be418a21db878253cdf558ecc5}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!lpc176x\_gpio\_interrupt\_function@{lpc176x\_gpio\_interrupt\_function}}
\index{lpc176x\_gpio\_interrupt\_function@{lpc176x\_gpio\_interrupt\_function}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{lpc176x\_gpio\_interrupt\_function}{lpc176x\_gpio\_interrupt\_function}}
{\footnotesize\ttfamily typedef void($\ast$ lpc176x\+\_\+gpio\+\_\+interrupt\+\_\+function) (const \mbox{\hyperlink{common-types_8h_a8215ced1557c43bc5925b691a3c1dc23}{lpc176x\+\_\+pin\+\_\+number}} pin, const \mbox{\hyperlink{gpio-defs_8h_afc30bf25b9862f6272f1bab077f8016b}{lpc176x\+\_\+gpio\+\_\+interrupt}} edge)}



A function that attends an interrupt for G\+P\+IO. 


\begin{DoxyParams}{Parameters}
{\em pin} & Pin number. \\
\hline
{\em edge} & Interrupt. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Pointer to the interrupt function. 
\end{DoxyReturn}


\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{gpio-defs_8h_aed5f40540b16f2964d5ec99ad21525b7}\label{gpio-defs_8h_aed5f40540b16f2964d5ec99ad21525b7}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!lpc176x\_gpio\_address@{lpc176x\_gpio\_address}}
\index{lpc176x\_gpio\_address@{lpc176x\_gpio\_address}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{lpc176x\_gpio\_address}{lpc176x\_gpio\_address}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{gpio-defs_8h_aed5f40540b16f2964d5ec99ad21525b7}{lpc176x\+\_\+gpio\+\_\+address}}}



Addresses for a G\+P\+IO. 

Enumerated type to define the set of fio bases addresses for a gpio device. \mbox{\Hypertarget{gpio-defs_8h_a0c9e959ab33ca3965f03caf07c8ecc17}\label{gpio-defs_8h_a0c9e959ab33ca3965f03caf07c8ecc17}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!lpc176x\_gpio\_direction@{lpc176x\_gpio\_direction}}
\index{lpc176x\_gpio\_direction@{lpc176x\_gpio\_direction}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{lpc176x\_gpio\_direction}{lpc176x\_gpio\_direction}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{gpio-defs_8h_a0c9e959ab33ca3965f03caf07c8ecc17}{lpc176x\+\_\+gpio\+\_\+direction}}}



The direction of the G\+P\+IO port (input or output). 

Enumerated type to define the set of function types for a gpio device. \mbox{\Hypertarget{gpio-defs_8h_afc30bf25b9862f6272f1bab077f8016b}\label{gpio-defs_8h_afc30bf25b9862f6272f1bab077f8016b}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!lpc176x\_gpio\_interrupt@{lpc176x\_gpio\_interrupt}}
\index{lpc176x\_gpio\_interrupt@{lpc176x\_gpio\_interrupt}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{lpc176x\_gpio\_interrupt}{lpc176x\_gpio\_interrupt}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{gpio-defs_8h_afc30bf25b9862f6272f1bab077f8016b}{lpc176x\+\_\+gpio\+\_\+interrupt}}}



The interrupt sources edge for a G\+P\+IO. 

Enumerated type to define the set of interrupt types for a gpio device. \mbox{\Hypertarget{gpio-defs_8h_a22c7c5bfd737b9395b232cfb69bde3e9}\label{gpio-defs_8h_a22c7c5bfd737b9395b232cfb69bde3e9}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!lpc176x\_gpio\_ports@{lpc176x\_gpio\_ports}}
\index{lpc176x\_gpio\_ports@{lpc176x\_gpio\_ports}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{lpc176x\_gpio\_ports}{lpc176x\_gpio\_ports}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{gpio-defs_8h_a22c7c5bfd737b9395b232cfb69bde3e9}{lpc176x\+\_\+gpio\+\_\+ports}}}



The ports for a G\+P\+IO. 

Enumerated type to define the set of ports for a gpio device. \mbox{\Hypertarget{gpio-defs_8h_acaa78f884cdd1863f772751af679e3e7}\label{gpio-defs_8h_acaa78f884cdd1863f772751af679e3e7}} 
\index{gpio-\/defs.h@{gpio-\/defs.h}!lpc176x\_interrupt\_address@{lpc176x\_interrupt\_address}}
\index{lpc176x\_interrupt\_address@{lpc176x\_interrupt\_address}!gpio-\/defs.h@{gpio-\/defs.h}}
\subsubsection{\texorpdfstring{lpc176x\_interrupt\_address}{lpc176x\_interrupt\_address}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{gpio-defs_8h_acaa78f884cdd1863f772751af679e3e7}{lpc176x\+\_\+interrupt\+\_\+address}}}



Addresses for the two interrupts. 

Enumerated type to define the set of interrupt addresses for a gpio device. 