cp_hqd_eop_base_addr_lo	,	V_432
AMDGPU_IB_FLAG_CE	,	V_609
"amdgpu: failed to get ib (%d).\n"	,	L_6
"ring test on %d succeeded in %d usecs\n"	,	L_3
"  UVD_UDEC_ADDR_CONFIG=0x%08X\n"	,	L_64
AMDGPU_UCODE_ID_CP_PFP	,	V_74
"Failed to load gfx firmware!\n"	,	L_26
reset_work	,	V_667
ARRAY_2D_TILED_THICK	,	V_161
mec_fw_version	,	V_66
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_45
mmSH_MEM_APE1_BASE	,	V_228
"amdgpu/%s_rlc.bin"	,	L_18
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_46
gfx_v8_0_set_eop_interrupt_state	,	F_150
cp_hqd_pq_rptr_report_addr_hi	,	V_468
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_47
AMDGPU_GEM_DOMAIN_OA	,	V_130
unlikely	,	F_33
AMDGPU_UCODE_ID_CP_ME	,	V_80
gpu_clock_mutex	,	V_567
ring_obj	,	V_103
scratch	,	V_19
"amdgpu: failed to get scratch reg (%d).\n"	,	L_5
gfx_v8_0_cp_compute_resume	,	F_98
gfx_v8_0_set_priv_inst_fault_state	,	F_149
amdgpu_ring_lock	,	F_9
"  TA_CNTL_AUX=0x%08X\n"	,	L_69
"(%d) pin HDP EOP bo failed\n"	,	L_24
gfx_v8_0_priv_inst_irq_funcs	,	V_675
golden_settings_tonga_a11	,	V_11
golden_settings_iceland_a11	,	V_7
gfx_v8_0_scratch_init	,	F_4
amdgpu_ring_init	,	F_46
CP_RB_DOORBELL_RANGE_LOWER	,	V_395
amdgpu_fence_wait	,	F_21
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_364
gfx_v8_0_rlc_start	,	F_76
RREG32	,	F_14
num_tile_pipes	,	V_261
amdgpu_ib_schedule	,	F_19
mmPA_SC_FORCE_EOV_MAX_CNTS	,	V_524
SH_MEM_CONFIG__ADDRESS_MODE__SHIFT	,	V_218
GRBM_STATUS__CB_BUSY_MASK	,	V_550
active_cu_number	,	V_687
amdgpu_gds_reg_offset	,	V_582
CP_RB0_CNTL	,	V_374
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_2
i	,	V_17
j	,	V_203
k	,	V_298
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_624
MC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_270
r	,	V_27
CP_HQD_PQ_CONTROL	,	V_457
mmSX_DEBUG_1	,	V_513
ADDR_SURF_SAMPLE_SPLIT_2	,	V_154
cp_hqd_pq_base_hi	,	V_453
ADDR_SURF_SAMPLE_SPLIT_1	,	V_159
ADDR_SURF_SAMPLE_SPLIT_8	,	V_155
mmCP_RB0_WPTR	,	V_383
cp_hqd_eop_base_addr_hi	,	V_433
gfx_v8_0_setup_rb	,	F_64
cp_hqd_pq_rptr	,	V_438
gfx_v8_0_set_compute_eop_interrupt_state	,	F_147
GRBM_SOFT_RESET	,	V_316
EVENT_TYPE	,	F_131
max_texture_channel_caches	,	V_243
gfx_v8_0_ring_funcs_gfx	,	V_669
cs_section_def	,	V_345
"  DB_DEBUG2=0x%08X\n"	,	L_73
mmGPU_HDP_FLUSH_DONE	,	V_599
WAIT_REG_MEM_OPERATION	,	F_126
mmCP_CPF_STALLED_STAT1	,	V_506
reg_mem_engine	,	V_593
gfx_v8_0_ring_emit_vm_flush	,	F_138
gfx_v8_0_get_cu_active_bitmap	,	F_156
mmCP_HQD_PERSISTENT_STATE	,	V_483
mmGDS_VMID0_SIZE	,	V_677
ucode_id	,	V_75
AMDGPU_RING_TYPE_GFX	,	V_110
reg	,	V_23
irq_type	,	V_112
amdgpu_ring_fini	,	F_48
"  RLC_LB_CNTR_INIT=0x%08X\n"	,	L_107
num_reg	,	V_20
mmMC_SHARED_CHMAP	,	V_259
AMDGPU_DOORBELL_KIQ	,	V_477
mmCP_CPF_DEBUG	,	V_531
gfx_v8_0_early_init	,	F_114
CMP_BUSY_INT_ENABLE	,	V_310
mmMC_ARB_RAMCFG	,	V_260
EN	,	V_431
"  CP_CPC_STATUS = 0x%08x\n"	,	L_53
"  PA_SC_LINE_STIPPLE_STATE=0x%08X\n"	,	L_83
mmGRBM_GFX_INDEX	,	V_196
"(%d) gfx.ce_sync_offs wb alloc failed\n"	,	L_28
int_sel	,	V_619
AMDGPU_DOORBELL_GFX_RING0	,	V_107
tonga_golden_common_all	,	V_12
amdgpu_gfx_scratch_get	,	F_6
gfx_v8_0_rlc_reset	,	F_75
"  DB_DEBUG=0x%08X\n"	,	L_72
"(%d) create HDP EOP bo failed\n"	,	L_23
RPTR_BLOCK_SIZE	,	V_459
"  CP_MAX_CONTEXT=0x%08X\n"	,	L_87
AMDGPU_UCODE_ID_RLC_G	,	V_82
sh_mem_bases	,	V_215
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_301
sc_prim_fifo_size_backend	,	V_248
ce_sync_offs	,	V_100
gfx_v8_0_select_se_sh	,	F_61
"Too many (%d) compute rings!\n"	,	L_30
mmSCRATCH_REG0	,	V_22
GUI_ACTIVE	,	V_493
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_558
"amdgpu: failed to schedule ib (%d).\n"	,	L_7
le32_to_cpu	,	F_27
ARRAY_3D_TILED_THICK	,	V_162
gfx_v8_0_get_rb_disabled	,	F_63
"  se: %d\n"	,	L_56
"comp %d.%d.%d"	,	L_31
CP_PQ_WPTR_POLL_CNTL	,	V_430
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_48
AMDGPU_GEM_DOMAIN_GTT	,	V_92
MC_ARB_RAMCFG	,	V_271
GRBM_STATUS2	,	V_561
mmVGT_NUM_INSTANCES	,	V_522
mmCP_RB_WPTR_DELAY	,	V_371
GRBM_STATUS__SC_BUSY_MASK	,	V_544
mmCP_RB_DOORBELL_CONTROL	,	V_391
mmRLC_LB_CNTR_INIT	,	V_535
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_636
DEFAULT_SH_MEM_BASES	,	V_216
GRBM_STATUS__BCI_BUSY_MASK	,	V_545
cp_hqd_pq_base_lo	,	V_452
DRM_DEBUG	,	F_23
gfx_v8_0_hw_init	,	F_101
gfx_v8_0_eop_irq	,	F_151
num_gpus	,	V_274
pfp_fw	,	V_48
RLC_BUSY	,	V_562
mem_size	,	V_584
number	,	V_691
gfx_v8_0_cp_compute_load_microcode	,	F_96
tmp	,	V_26
mmCP_CE_UCODE_ADDR	,	V_340
CP_ME_CNTL	,	V_330
mmCP_PQ_WPTR_POLL_CNTL	,	V_429
mec2_fw_version	,	V_69
GFX8_NUM_GFX_RINGS	,	V_586
"  PA_SC_RASTER_CONFIG_1=0x%08X\n"	,	L_58
handle	,	V_94
gfx_v8_0_set_clockgating_state	,	F_119
gfx_v8_0_hw_fini	,	F_102
INDIRECT_BUFFER_VALID	,	V_614
mmCP_MEC_CNTL	,	V_400
rlc_fw_version	,	V_63
amdgpu_irq_add_id	,	F_44
gfx_v8_0_ring_emit_semaphore	,	F_135
mmPA_CL_ENHANCE	,	V_528
mmSCRATCH_ADDR	,	V_532
DRM_INFO	,	F_16
"  UVD_UDEC_DB_ADDR_CONFIG=0x%08X\n"	,	L_65
GRBM_STATUS__GDS_BUSY_MASK	,	V_551
max_cu_per_sh	,	V_240
mmCP_HQD_EOP_BASE_ADDR	,	V_417
mmCP_SEM_WAIT_TIMER	,	V_530
"  CP_RB0_WPTR=0x%08X\n"	,	L_94
sh_per_se	,	V_198
enabled_rbs	,	V_205
amd_clockgating_state	,	V_590
gfx_v8_0_eop_irq_funcs	,	V_673
MEC_HPD_SIZE	,	V_91
multi_gpu_tile_size	,	V_275
amdgpu_cu_info	,	V_684
ucode_feature_version	,	V_55
err	,	V_41
common_firmware_header	,	V_44
cz_mgcg_cgcg_init	,	V_14
TOPAZ_GB_ADDR_CONFIG_GOLDEN	,	V_251
"  CP_RB_WPTR_DELAY=0x%08X\n"	,	L_91
PACKET3_INDIRECT_BUFFER_CONST	,	V_610
PACKET3_SET_CONTEXT_REG	,	V_361
"amdgpu: fence wait failed (%d).\n"	,	L_8
disabled_rbs	,	V_204
num_tile_mode_states	,	V_133
ce_ram_size	,	V_132
CP_MQD_CONTROL	,	V_449
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_304
TILE_SPLIT	,	F_53
gws	,	V_126
gfx_v8_0_rlc_load_microcode	,	F_77
amdgpu_ring	,	V_24
need_ctx_switch	,	V_600
ADDR_SURF_THIN_MICRO_TILING	,	V_156
gfx_v8_0_cp_gfx_resume	,	F_87
TONGA_GB_ADDR_CONFIG_GOLDEN	,	V_252
CP_RB_DOORBELL_CONTROL	,	V_392
cp_int_cntl	,	V_641
use_doorbell	,	V_105
pipe	,	V_117
DOORBELL_HIT	,	V_481
queue_id	,	V_665
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_153
mmSPI_CONFIG_CNTL_1	,	V_521
amdgpu_ib	,	V_33
vi_cs_data	,	V_349
shader_engine_tile_size	,	V_273
cz_golden_settings_a11	,	V_15
DOORBELL_RANGE_LOWER	,	V_396
amdgpu_ring_lockup_update	,	F_140
DIMM1ADDRMAP	,	V_268
gfx_v8_0_cp_gfx_load_microcode	,	F_82
"amdgpu: cp failed to lock ring (%d).\n"	,	L_32
current_ctx	,	V_601
cp_hqd_active	,	V_487
ADDR_SURF_P4_16x16	,	V_183
gfx_v8_0_ring_emit_fence_gfx	,	F_130
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_570
amdgpu_wb_free	,	F_49
mmCP_RB0_RPTR_ADDR_HI	,	V_388
tmp1	,	V_681
"SRBM_SOFT_RESET=0x%08X\n"	,	L_119
emit_wait	,	V_627
GRBM_STATUS__SPI_BUSY_MASK	,	V_552
mem_row_size_in_kb	,	V_139
mc_shared_chmap	,	V_232
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_637
se_num	,	V_188
"Failed to init MEC BOs!\n"	,	L_27
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_434
"  SPI_CONFIG_CNTL_1=0x%08X\n"	,	L_76
"  CP_INT_CNTL_RING0=0x%08X\n"	,	L_103
pfp_fw_version	,	V_52
dimm11_addr_map	,	V_237
gfx_v8_0_cp_compute_start	,	F_95
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_43
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_402
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_220
"  CP_RB_VMID=0x%08X\n"	,	L_92
CP_HQD_EOP_CONTROL	,	V_421
tonga_mgcg_cgcg_init	,	V_10
sc_earlyz_tile_fifo_size	,	V_250
mmCP_HQD_PQ_RPTR	,	V_442
ENDIAN_SWAP	,	V_461
READ_TIMEOUT	,	V_258
SOFT_RESET_GRBM	,	V_560
PACKET3_SET_CONTEXT_REG_START	,	V_363
AMDGPU_FENCE_FLAG_64BIT	,	V_618
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_595
ADDR_SURF_TILE_SPLIT_256B	,	V_148
"  CP_CPF_DEBUG=0x%08X\n"	,	L_100
mmCP_RB_DOORBELL_RANGE_UPPER	,	V_398
ring	,	V_25
mmRLC_UCODE_CNTL	,	V_540
GRBM_STATUS__VGT_BUSY_MASK	,	V_548
mmCP_PFP_UCODE_DATA	,	V_339
GFX8_NUM_COMPUTE_RINGS	,	V_587
dimm00_addr_map	,	V_234
cp_mqd_base_addr_hi	,	V_445
"  PA_SC_FORCE_EOV_MAX_CNTS=0x%08X\n"	,	L_80
PACKET3	,	F_12
amdgpu_ring_unlock_commit	,	F_13
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_119
FIRST_COMPUTE_VMID	,	V_225
state	,	V_589
compute_static_thread_mgmt_se1	,	V_425
compute_static_thread_mgmt_se0	,	V_424
gfx_v8_0_ring_set_wptr_gfx	,	F_122
compute_static_thread_mgmt_se3	,	V_427
compute_static_thread_mgmt_se2	,	V_426
ext	,	V_348
me_fw_version	,	V_57
vmid	,	V_571
ctx	,	V_602
gfx_v8_0_ring_get_rptr_compute	,	F_142
asic_type	,	V_3
"  RLC_CNTL=0x%08X\n"	,	L_105
priv_reg_irq	,	V_96
"(%d) map MQD bo failed\n"	,	L_36
gfx_v8_0_ring_test_ib	,	F_17
VMID	,	V_450
max_backends_per_se	,	V_242
cz_golden_common_all	,	V_16
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_42
cp_hqd_dequeue_request	,	V_437
mmVM_INVALIDATE_REQUEST	,	V_638
cu_info	,	V_685
RB_BUFSZ	,	V_375
"  CP_ME_CNTL=0x%08X\n"	,	L_86
GRBM_STATUS__CP_BUSY_MASK	,	V_557
mutex_unlock	,	F_66
"  CP_MEQ_THRESHOLDS=0x%08X\n"	,	L_67
BUG	,	F_24
gfx_v8_0_ring_emit_ib_gfx	,	F_128
num_gfx_rings	,	V_101
cs_partition_size	,	V_678
SH_MEM_ADDRESS_MODE_HSA64	,	V_217
macrotile_mode_array	,	V_180
hpd_eop_gpu_addr	,	V_93
MTYPE_UC	,	V_289
DRM_UDELAY	,	F_15
fw_data	,	V_320
gfx_v8_0_rlc_stop	,	F_74
mmCP_MEC_DOORBELL_RANGE_LOWER	,	V_476
gfx_v8_0_set_gfx_eop_interrupt_state	,	F_146
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_475
"  HDP_ADDR_CONFIG=0x%08X\n"	,	L_60
MICRO_TILE_MODE_NEW	,	F_54
"invalid pipe %d\n"	,	L_120
split_equal_to_row_size	,	V_137
mutex_lock	,	F_65
mmCP_MQD_BASE_ADDR_HI	,	V_447
mmCP_RB_VMID	,	V_372
mmCB_HW_CONTROL	,	V_520
mec_hdr	,	V_403
mdelay	,	F_92
ucode_version	,	V_53
gds_gfx_bo	,	V_125
source	,	V_650
ARRAY_3D_TILED_XTHICK	,	V_165
fw_size	,	V_77
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_40
PRIV_STATE	,	V_464
"  RLC_LB_PARAMS=0x%08X\n"	,	L_110
mmRLC_CGCG_CGLS_CTRL	,	V_324
sh_mem_config	,	V_214
ADDR_SURF_TILE_SPLIT_128B	,	V_147
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_683
mmCP_CPC_STATUS	,	V_510
mmCP_HQD_DEQUEUE_REQUEST	,	V_441
mmCP_HQD_EOP_BASE_ADDR_HI	,	V_418
ETIMEDOUT	,	V_495
GB_ADDR_CONFIG	,	V_276
amdgpu_bo_pin	,	F_40
name	,	V_104
mmRLC_PG_CNTL	,	V_325
gfx_v8_0_set_gds_init	,	F_117
"  VGT_GS_VERTEX_REUSE=0x%08X\n"	,	L_82
WREG32	,	F_8
gpu_addr	,	V_385
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_660
ME_HALT	,	V_331
mmHDP_ADDR_CONFIG	,	V_279
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_52
gfx_v8_0_get_csb_size	,	F_84
"  SDMA1_TILING_CONFIG=0x%08X\n"	,	L_63
gfx_v8_0_ce_sync_me	,	F_136
mmCP_PQ_STATUS	,	V_488
"amdgpu/%s_mec2.bin"	,	L_20
mmRLC_LB_PARAMS	,	V_538
DOORBELL_SOURCE	,	V_480
amdgpu_ring_write	,	F_11
mmGB_MACROTILE_MODE0	,	V_181
CP_HQD_PERSISTENT_STATE	,	V_484
"amdgpu/%s_pfp.bin"	,	L_15
ptr	,	V_35
__BIG_ENDIAN	,	F_89
__le32	,	T_2
AMDGPU_UCODE_ID_CP_CE	,	V_81
"(%d) reserve MQD bo failed\n"	,	L_33
me_fw	,	V_56
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_286
hdr	,	V_319
GRBM_STATUS	,	V_492
CHIP_TOPAZ	,	V_4
gfx_v8_0_ring_emit_gds_switch	,	F_111
PACKET3_SET_UCONFIG_REG	,	V_29
next_rptr_gpu_addr	,	V_607
gfx_firmware_header_v1_0	,	V_46
uint64_t	,	T_4
AMDGPU_GEM_DOMAIN_GWS	,	V_127
CP_HQD_PQ_DOORBELL_CONTROL	,	V_435
"(%d) map HDP EOP bo failed\n"	,	L_25
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_381
me_id	,	V_663
backend_enable_mask	,	V_208
mmSRBM_STATUS	,	V_563
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_294
PACKET3_PREAMBLE_CNTL	,	V_358
EOP_SIZE	,	V_422
CHIP_TONGA	,	V_9
mmCP_MAX_CONTEXT	,	V_355
mmCP_MEC_DOORBELL_RANGE_UPPER	,	V_478
compute_ring	,	V_114
mc_arb_ramcfg	,	V_233
wptr	,	V_382
mmSH_MEM_CONFIG	,	V_227
"  SCRATCH_ADDR=0x%08X\n"	,	L_101
gfx_v8_0_priv_reg_irq	,	F_153
mmCP_MEC_ME1_UCODE_ADDR	,	V_404
ce_hdr	,	V_336
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_655
CP_PQ_STATUS	,	V_489
PAGE_SIZE	,	V_79
"(%d) create MQD bo failed\n"	,	L_34
"  CB_HW_CONTROL=0x%08X\n"	,	L_75
SH_MEM_CONFIG__PRIVATE_ATC_MASK	,	V_223
rptr_offs	,	V_386
flags	,	V_263
mec_int_cntl_reg	,	V_646
ARRAY_2D_TILED_THIN1	,	V_143
WRITE_DATA_DST_SEL	,	F_113
amdgpu_ring_test_ring	,	F_93
mmCP_HQD_VMID	,	V_419
ucode_array_offset_bytes	,	V_321
amdgpu_bo_kmap	,	F_41
"Illegal register access in command stream\n"	,	L_123
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_659
ROQ_PQ_IB_FLIP	,	V_463
gfx_v8_0_priv_reg_irq_funcs	,	V_674
ADDR_SURF_BANK_HEIGHT_1	,	V_177
cp_hqd_pq_rptr_report_addr_lo	,	V_467
ADDR_SURF_BANK_HEIGHT_2	,	V_176
ADDR_SURF_BANK_HEIGHT_4	,	V_170
mmCP_HQD_PQ_CONTROL	,	V_456
ADDR_SURF_BANK_HEIGHT_8	,	V_178
"  CP_RB0_BASE_HI=0x%08X\n"	,	L_98
rb_bufsz	,	V_368
AMDGPU_DOORBELL_MEC_RING0	,	V_115
mmCP_STAT	,	V_501
CE_PARTITION_BASE	,	V_367
AMDGPU_DOORBELL_MEC_RING7	,	V_479
SOFT_RESET_GFX	,	V_556
mmGRBM_CNTL	,	V_256
gfx_v8_0_set_irq_funcs	,	F_116
DATA_SEL	,	F_133
mmCP_HQD_PQ_BASE	,	V_454
"\n"	,	L_11
EVENT_INDEX	,	F_132
gws_gfx_bo	,	V_128
next_rptr	,	V_604
"  CP_DEVICE_ID=0x%08X\n"	,	L_89
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_596
GRBM_GFX_INDEX	,	V_190
section	,	V_350
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_654
gfx_current_status	,	V_98
cp_mqd_base_addr_lo	,	V_444
wptr_offs	,	V_471
mmCP_MEC_ME2_UCODE_DATA	,	V_408
num_secondary_tile_mode_states	,	V_134
rlc_firmware_header_v2_0	,	V_318
pd_addr	,	V_634
"Illegal instruction in command stream\n"	,	L_124
SE_BROADCAST_WRITES	,	V_193
mec2_fw	,	V_68
mem_max_burst_length_bytes	,	V_262
PRELOAD_SIZE	,	V_485
mmCP_RB0_CNTL	,	V_380
wb_gpu_addr	,	V_413
amdgpu_ucode_print_rlc_hdr	,	F_78
max_tile_pipes	,	V_239
rlc_feature_version	,	V_64
gfx_v8_0_cp_compute_fini	,	F_97
gb_addr_config	,	V_231
AMDGPU_CP_IRQ_GFX_EOP	,	V_109
LAST_COMPUTE_VMID	,	V_226
mmCP_ME_CNTL	,	V_329
amdgpu_ib_free	,	F_20
mmSDMA0_TILING_CONFIG	,	V_281
"  RLC_UCODE_CNTL=0x%08X\n"	,	L_112
WAIT_REG_MEM_ENGINE	,	F_125
rlc_fw	,	V_62
WR_CONFIRM	,	V_606
"  GB_ADDR_CONFIG=0x%08X\n"	,	L_59
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_658
gfx_v8_0_enable_gui_idle_interrupt	,	F_73
addr	,	V_615
PACKET3_CONTEXT_CONTROL	,	V_360
check_fw_load_finish	,	V_328
"  SDMA0_TILING_CONFIG=0x%08X\n"	,	L_62
SOFT_RESET_CP	,	V_555
gfx_v8_0_get_cu_info	,	F_157
MACRO_TILE_ASPECT	,	F_58
mmSQ_CONFIG	,	V_516
"  RLC_LB_CNTR_MAX=0x%08X\n"	,	L_108
mmRLC_GPM_UCODE_DATA	,	V_323
SAMPLE_SPLIT	,	F_55
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_474
funcs	,	V_668
extent	,	V_351
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_10
mmPA_SC_RASTER_CONFIG	,	V_213
mmCP_HQD_ACTIVE	,	V_440
smu_load	,	V_72
num_compute_rings	,	V_111
upper_32_bits	,	F_91
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_401
dev	,	V_49
ADDR_SURF_ROTATED_MICRO_TILING	,	V_166
gfx_v8_0_init_microcode	,	F_22
bitmap	,	V_688
gfx_v8_0_priv_inst_irq	,	F_155
gfx_v8_0_ring_emit_fence_compute	,	F_145
GRBM_STATUS__IA_BUSY_MASK	,	V_553
ARRAY_SIZE	,	F_3
"tonga"	,	L_13
"(%d) pin MQD bo failed\n"	,	L_35
mmSCRATCH_UMSK	,	V_533
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_657
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_470
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_682
mmGC_USER_RB_BACKEND_DISABLE	,	V_201
MTYPE_CC	,	V_221
adev	,	V_2
mmCP_ME1_PIPE0_INT_CNTL	,	V_647
PACKET3_SWITCH_BUFFER	,	V_608
mmPA_SC_ENHANCE	,	V_529
SRBM_SOFT_RESET	,	V_559
WDOORBELL32	,	F_123
INT_SEL	,	F_134
gws_base	,	V_574
dimm10_addr_map	,	V_236
mmCP_ENDIAN_SWAP	,	V_356
ALIGNMENT_MODE	,	V_291
amdgpu_interrupt_state	,	V_640
rptr_addr	,	V_370
ARRAY_PRT_TILED_THIN1	,	V_151
sel	,	V_628
gds_size	,	V_573
hpd	,	V_87
cp_mqd_control	,	V_451
order_base_2	,	F_88
mmCP_MEQ_THRESHOLDS	,	V_512
seq	,	V_616
gfx_v8_0_tiling_mode_table_init	,	F_50
doorbell_index	,	V_106
amd_powergating_state	,	V_588
ROW_SIZE	,	V_277
pfp_feature_version	,	V_54
SDMA0_REGISTER_OFFSET	,	V_282
mmRLC_CNTL	,	V_312
gfx_v8_0_soft_reset	,	F_109
ce_fw	,	V_59
mmCP_CPF_STATUS	,	V_507
GRBM_STATUS__PA_BUSY_MASK	,	V_543
AMDGPU_FENCE_OWNER_UNDEFINED	,	V_37
me_hdr	,	V_337
"  UVD_UDEC_DBW_ADDR_CONFIG=0x%08X\n"	,	L_66
PACKET3_SET_UCONFIG_REG_START	,	V_30
mmRLC_MC_CNTL	,	V_539
amdgpu_bo_unreserve	,	F_36
mec_fw	,	V_65
usepfp	,	V_635
amdgpu_bo_reserve	,	F_32
config	,	V_138
"  SH_MEM_APE1_BASE=0x%08X\n"	,	L_115
AMDGPU_GFX_NORMAL_MODE	,	V_99
mmCP_CPF_BUSY_STAT	,	V_505
oa_size	,	V_577
BANK_WIDTH	,	F_56
CP_ME1_PIPE0_INT_CNTL	,	V_648
num_types	,	V_671
amdgpu_firmware_info	,	V_42
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_300
"  GRBM_STATUS2=0x%08X\n"	,	L_39
"(%d) reserve HPD EOP bo failed\n"	,	L_22
info	,	V_43
ADDR_SURF_8_BANK	,	V_172
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_656
"  RLC_LB_CNTL=0x%08X\n"	,	L_104
amdgpu_ucode_print_gfx_hdr	,	F_83
CNTX_EMPTY_INT_ENABLE	,	V_309
gfx_v8_0_resume	,	F_104
count	,	V_344
gfx_v8_0_set_ring_funcs	,	F_115
"  PA_SC_ENHANCE=0x%08X\n"	,	L_85
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_41
"  CP_CPF_STATUS = 0x%08x\n"	,	L_50
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_594
PACKET3_SEM_SEL_SIGNAL	,	V_630
DRM_ERROR	,	F_7
PRIV_REG_INT_ENABLE	,	V_651
smumgr_funcs	,	V_327
sh_num	,	V_189
cp_hqd_pq_control	,	V_466
ADDR_SURF_16_BANK	,	V_179
fw	,	V_76
AMDGPU_IB_FLAG_PREAMBLE	,	V_605
MC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_266
"GFX 8.x registers\n"	,	L_37
iceland_golden_common_all	,	V_8
"gfx"	,	L_29
vi_mqd	,	V_415
mmPA_SC_LINE_STIPPLE_STATE	,	V_527
oa_gfx_bo	,	V_131
mmPA_SC_FIFO_SIZE	,	V_293
counter	,	V_686
mmCP_HQD_EOP_CONTROL	,	V_420
WAIT_REG_MEM_MEM_SPACE	,	F_137
sc_prim_fifo_size_frontend	,	V_247
mmCP_DEVICE_ID	,	V_357
mmCP_RB0_BASE	,	V_389
mmDMIF_ADDR_CALC	,	V_280
PACKET3_BASE_INDEX	,	F_86
fw_name	,	V_40
cp_hqd_pq_doorbell_control	,	V_436
AMDGPU_GWS_SHIFT	,	V_579
rptr	,	V_591
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_295
mmSH_MEM_APE1_LIMIT	,	V_229
vm_id	,	V_633
max_hw_contexts	,	V_246
"  SH_MEM_CONFIG=0x%08X\n"	,	L_114
gds_base	,	V_572
ib	,	V_34
id	,	V_352
"  RLC_LB_INIT_CU_MASK=0x%08X\n"	,	L_109
EOP_TCL1_ACTION_EN	,	V_622
BANK_HEIGHT	,	F_57
gfx_v8_0_cp_compute_enable	,	F_94
"invalid me %d\n"	,	L_121
PACKET3_EVENT_WRITE_EOP	,	V_621
gb_tile_moden	,	V_136
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_296
mmCP_CPC_BUSY_STAT	,	V_508
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_4
mmGRBM_STATUS_SE2	,	V_499
mmGRBM_STATUS_SE3	,	V_500
mmTA_CNTL_AUX	,	V_514
mmGRBM_STATUS_SE0	,	V_497
amdgpu_bo_kunmap	,	F_42
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_494
mmGRBM_STATUS_SE1	,	V_498
mmCC_RB_BACKEND_DISABLE	,	V_199
ARRAY_2D_TILED_XTHICK	,	V_164
MTYPE_NC	,	V_292
max_gs_threads	,	V_245
compute_pipelinestat_enable	,	V_423
mmCP_INT_CNTL_RING0	,	V_306
ring_size	,	V_373
PACKET3_MEM_SEMAPHORE	,	V_631
cp_hqd_pq_wptr_poll_addr_hi	,	V_473
dimm01_addr_map	,	V_235
ALIGN	,	F_28
num_mec	,	V_88
amdgpu_iv_entry	,	V_661
"  RLC_MC_CNTL=0x%08X\n"	,	L_111
ao_bitmap	,	V_689
smu	,	V_326
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_49
mmDB_DEBUG	,	V_517
cp_hqd_pq_wptr	,	V_439
gfx_v8_0_cp_gfx_enable	,	F_81
MTYPE	,	V_377
"  PA_CL_ENHANCE=0x%08X\n"	,	L_84
SOFT_RESET_RLC	,	V_317
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_200
GRBM_STATUS__DB_BUSY_MASK	,	V_549
reg_offset	,	V_135
gfx_v8_0_suspend	,	F_103
gws_size	,	V_575
AMDGPU_IRQ_STATE_DISABLE	,	V_642
length_dw	,	V_36
UNORD_DISPATCH	,	V_462
GRBM_CNTL	,	V_257
ADDR_SURF_TILE_SPLIT_2KB	,	V_141
ucode	,	V_73
PRIV_INSTR_INT_ENABLE	,	V_652
gfx_v8_0_mec_fini	,	F_31
WAIT_REG_MEM_FUNCTION	,	F_127
GRBM_STATUS__SX_BUSY_MASK	,	V_546
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_569
cp_hqd_pq_wptr_poll_addr	,	V_472
ARRAY_MODE	,	F_51
gfx_v8_0_cp_enable	,	F_100
pdev	,	V_253
u32	,	V_6
eop_gpu_addr	,	V_412
amdgpu_bo_create	,	F_39
me	,	V_116
amdgpu_wb_get	,	F_45
"  SQ_CONFIG=0x%08X\n"	,	L_71
amdgpu_program_register_sequence	,	F_2
"  SPI_CONFIG_CNTL=0x%08X\n"	,	L_70
"amdgpu/%s_mec.bin"	,	L_19
mmCP_STALLED_STAT1	,	V_502
"carrizo"	,	L_14
mmCP_STALLED_STAT2	,	V_503
mmCP_STALLED_STAT3	,	V_504
num_pipe	,	V_89
entry	,	V_662
"gfx8: Failed to load firmware \"%s\"\n"	,	L_21
mmUVD_UDEC_ADDR_CONFIG	,	V_284
header	,	V_45
amdgpu_semaphore	,	V_625
mmGB_TILE_MODE0	,	V_168
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_285
cp_hqd_vmid	,	V_482
mmCP_CE_UCODE_DATA	,	V_341
mec	,	V_85
oa	,	V_129
mem	,	V_122
"  CP_RB0_RPTR_ADDR=0x%08X\n"	,	L_95
ADDR_SURF_DEPTH_MICRO_TILING	,	V_146
mmMC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_269
request_firmware	,	F_25
reg_base	,	V_21
mmGRBM_STATUS2	,	V_496
AMDGPU_OA_SHIFT	,	V_580
gfx_v8_0_cp_resume	,	F_99
amdgpu_gfx_scratch_free	,	F_10
DOORBELL_EN	,	V_394
mmDB_DEBUG3	,	V_519
"  SH_MEM_APE1_LIMIT=0x%08X\n"	,	L_116
ADDR_SURF_TILE_SPLIT_4KB	,	V_142
mmDB_DEBUG2	,	V_518
src	,	V_653
total_size	,	V_676
dev_warn	,	F_34
control	,	V_603
amdgpu_ucode_validate	,	F_26
srbm_mutex	,	V_224
u64	,	T_3
"  GRBM_STATUS=0x%08X\n"	,	L_38
me_feature_version	,	V_58
fence	,	V_38
amdgpu_fence_process	,	F_152
gfx_v8_0_init_golden_registers	,	F_1
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_302
mmSH_MEM_BASES	,	V_230
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_568
gfx_v8_0_wait_for_idle	,	F_106
gfx_v8_0_ring_get_wptr_gfx	,	F_121
"amdgpu/%s_me.bin"	,	L_16
cs_extent_def	,	V_347
gfx_v8_0_is_idle	,	F_105
"  VGT_CACHE_INVALIDATION=0x%08X\n"	,	L_81
AMDGPU_MAX_COMPUTE_RINGS	,	V_113
"  SCRATCH_UMSK=0x%08X\n"	,	L_102
mmCP_MQD_BASE_ADDR	,	V_446
gfx_v8_0_ring_set_wptr_compute	,	F_144
mec_int_cntl	,	V_645
srbm_soft_reset	,	V_542
AMDGPU_IRQ_STATE_ENABLE	,	V_644
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_51
gfx_v8_0_mec_init	,	F_38
ADDR_SURF_THICK_MICRO_TILING	,	V_160
AMDGPU_GPU_PAGE_SIZE	,	V_460
"  CP_RB0_RPTR_ADDR_HI=0x%08X\n"	,	L_96
semaphore	,	V_626
NOOFCOLS	,	V_272
mmMC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_265
PACKET3_RELEASE_MEM	,	V_639
mmCP_RB0_BASE_HI	,	V_390
PACKET3_NOP	,	V_108
PACKET3_INDIRECT_BUFFER	,	V_611
GFX_IDLE_INT_ENABLE	,	V_311
gfx_v8_0_set_powergating_state	,	F_118
gmc_v8_0_init_compute_vmid	,	F_67
gfx_v8_0_get_gpu_clock_counter	,	F_110
ce_fw_version	,	V_60
AMDGPU_GDS_SHIFT	,	V_578
se	,	V_679
gfx_v8_0_ring_funcs_compute	,	V_670
sh	,	V_680
mmRLC_LB_CNTR_MAX	,	V_536
MIN_IB_AVAILSZ	,	V_378
"  CP_RB0_BASE=0x%08X\n"	,	L_97
u8	,	T_5
"IH: CP EOP\n"	,	L_122
uint32_t	,	T_1
PACKET3_WAIT_REG_MEM	,	V_597
reg_index	,	V_362
SECT_CONTEXT	,	V_353
mmRLC_SERDES_CU_MASTER_BUSY	,	V_299
chip_name	,	V_39
buf	,	V_414
ADDR_SURF_BANK_WIDTH_4	,	V_169
ADDR_SURF_BANK_WIDTH_2	,	V_173
sect	,	V_346
ADDR_SURF_BANK_WIDTH_1	,	V_174
mmPA_SC_RASTER_CONFIG_1	,	V_511
ring_id	,	V_666
hqd_gpu_addr	,	V_410
EOP_TC_ACTION_EN	,	V_623
"amdgpu/%s_ce.bin"	,	L_17
compute_misc_reserved	,	V_428
gfx_v8_0_ring_get_wptr_compute	,	F_143
APE1_MTYPE	,	V_290
amdgpu_ring_test_lockup	,	F_141
ARRAY_1D_TILED_THIN1	,	V_150
gfx_v8_0_ring_emit_hdp_flush	,	F_124
mmGRBM_SOFT_RESET	,	V_315
mmRLC_LB_INIT_CU_MASK	,	V_537
mmCP_RB0_RPTR_ADDR	,	V_387
grbm_soft_reset	,	V_541
GRBM_STATUS__TA_BUSY_MASK	,	V_547
CE_HALT	,	V_333
"  DB_DEBUG3=0x%08X\n"	,	L_74
write64bit	,	V_617
max_gprs	,	V_244
AMDGPU_IS_APU	,	V_264
BUF_SWAP	,	V_379
ADDR_SURF_MACRO_ASPECT_2	,	V_171
ADDR_SURF_MACRO_ASPECT_1	,	V_184
ADDR_SURF_MACRO_ASPECT_4	,	V_175
gfx_v8_0_sw_init	,	F_43
bit_width	,	V_186
ADDR_SURF_P8_32x32_16x16	,	V_182
vi_srbm_select	,	F_68
cp_hqd_persistent_state	,	V_486
mmCP_CPC_STALLED_STAT1	,	V_509
vm	,	V_612
ADDR_SURF_TILE_SPLIT_1KB	,	V_140
ids	,	V_613
idx	,	V_28
gfx_ring	,	V_102
ADDR_SURF_TILE_SPLIT_64B	,	V_145
"  DMIF_ADDR_CALC=0x%08X\n"	,	L_61
mec2_feature_version	,	V_70
AMDGPU_CP_IRQ_LAST	,	V_672
NUM_BANKS	,	F_59
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_469
"  CP_PERFMON_CNTL=0x%08X\n"	,	L_79
gfx_v8_0_gpu_init	,	F_69
wb	,	V_384
"  PA_SC_RASTER_CONFIG=0x%08X\n"	,	L_57
mqd_gpu_addr	,	V_411
DIMM0ADDRMAP	,	V_267
PACKET3_WRITE_DATA	,	V_581
dev_err	,	F_29
amdgpu_bo_unpin	,	F_35
SE_INDEX	,	V_195
ce_feature_version	,	V_61
CNTX_BUSY_INT_ENABLE	,	V_308
"  GB_MACROTILE_MODE%d=0x%08X\n"	,	L_55
PACKET3_PFP_SYNC_ME	,	V_632
mask	,	V_187
"topaz"	,	L_12
mmCP_MEC_ME1_UCODE_DATA	,	V_405
CHIP_CARRIZO	,	V_13
amdgpu_ib_get	,	F_18
mmGPU_HDP_FLUSH_REQ	,	V_598
release_firmware	,	F_30
tile_mode_array	,	V_167
priv_inst_irq	,	V_97
AMDGPU_GEM_DOMAIN_GDS	,	V_124
"  PA_SC_FIFO_SIZE=0x%08X\n"	,	L_77
num_queue	,	V_90
ARRAY_LINEAR_ALIGNED	,	V_152
mmRLC_LB_CNTL	,	V_534
SDMA1_REGISTER_OFFSET	,	V_283
mmVGT_CACHE_INVALIDATION	,	V_525
INSTANCE_BROADCAST_WRITES	,	V_191
dev_info	,	F_108
pipe_id	,	V_664
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_297
PACKET3_CLEAR_STATE	,	V_365
gfx_v8_0_wait_for_rlc_serdes	,	F_71
ARRAY_3D_TILED_THIN1	,	V_157
reg_count	,	V_354
DEFAULT_MTYPE	,	V_288
enable	,	V_305
mmCP_PERFMON_CNTL	,	V_523
gfx_v8_0_ring_emit_ib_compute	,	F_129
gfx_v8_0_ring_get_rptr_gfx	,	F_120
gfx_v8_0_sw_fini	,	F_47
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK	,	V_399
mmCP_ME_RAM_DATA	,	V_343
gfx_v8_0_cp_gfx_start	,	F_85
ARRAY_PRT_TILED_THICK	,	V_163
mmCP_ME_RAM_WADDR	,	V_342
gfx_v8_0_ring_is_lockup	,	F_139
"  RLC_CGCG_CGLS_CTRL=0x%08X\n"	,	L_106
PACKET3_SEM_SEL_WAIT	,	V_629
GRBM_RQ_PENDING	,	V_565
mmCP_HQD_PQ_WPTR	,	V_443
gds	,	V_121
eop_irq	,	V_95
SRBM_STATUS	,	V_564
KMD_QUEUE	,	V_465
RLC_ENABLE_F32	,	V_314
mqd	,	V_416
usec_timeout	,	V_31
DOORBELL_ENABLE	,	V_490
"  VM %d:\n"	,	L_113
SH_BROADCAST_WRITES	,	V_192
PIPE_CONFIG	,	F_52
gfx_v8_0_rlc_resume	,	F_80
out	,	V_50
SH_INDEX	,	V_194
mmCP_MQD_CONTROL	,	V_448
"  VGT_NUM_INSTANCES=0x%08X\n"	,	L_78
firmware	,	V_71
REG_GET_FIELD	,	F_70
mmCP_MEC_ME2_UCODE_ADDR	,	V_407
max_rb_num_per_se	,	V_197
max_shader_engines	,	V_238
WRITE_DATA_ENGINE_SEL	,	F_112
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_202
cp_hdr	,	V_47
mmCP_RB_DOORBELL_RANGE_LOWER	,	V_397
AMDGPU_UCODE_ID_CP_MEC2	,	V_84
AMDGPU_UCODE_ID_CP_MEC1	,	V_83
mmSPI_CONFIG_CNTL	,	V_515
"  SH_MEM_BASES=0x%08X\n"	,	L_117
mmGB_ADDR_CONFIG	,	V_278
pfp_hdr	,	V_335
EINVAL	,	V_32
ADDR_SURF_P2	,	V_144
RLC_CNTL	,	V_313
"  CP_ENDIAN_SWAP=0x%08X\n"	,	L_88
GDS_GWS_VMID0__SIZE__SHIFT	,	V_585
PFP_HALT	,	V_332
"ib test on ring %d succeeded in %u usecs\n"	,	L_9
gfx	,	V_18
udelay	,	F_72
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_554
queue	,	V_118
data	,	V_51
le32_to_cpup	,	F_79
"  CP_RB0_CNTL=0x%08X\n"	,	L_93
"  CP_SEM_WAIT_TIMER=0x%08X\n"	,	L_90
CARRIZO_GB_ADDR_CONFIG_GOLDEN	,	V_255
RASTER_CONFIG_RB_MAP_3	,	V_209
grbm_idx_mutex	,	V_206
rb_addr	,	V_369
"  CP_MEC_CNTL=0x%08X\n"	,	L_99
AMDGPU_RING_TYPE_COMPUTE	,	V_120
RASTER_CONFIG_RB_MAP_0	,	V_211
mmVGT_GS_VERTEX_REUSE	,	V_526
RASTER_CONFIG_RB_MAP_2	,	V_212
lower_32_bits	,	F_90
"  CP_STAT = 0x%08x\n"	,	L_44
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_303
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_222
REG_SET_FIELD	,	F_62
mec_feature_version	,	V_67
gfx_v8_0_create_bitmask	,	F_60
ao_cu_mask	,	V_690
mmCP_PFP_UCODE_ADDR	,	V_338
ADDR_SURF_TILE_SPLIT_512B	,	V_149
mmGRBM_STATUS	,	V_491
AMDGPU_FENCE_FLAG_INT	,	V_620
revision	,	V_254
PACKET3_SET_BASE	,	V_366
hpd_eop_obj	,	V_86
gfx_v8_0_print_status	,	F_107
gfx_partition_size	,	V_123
gfx_v8_0_ring_test_ring	,	F_5
QUEUE_SIZE	,	V_458
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_359
"  SX_DEBUG_1=0x%08X\n"	,	L_68
schedule_work	,	F_154
CP_INT_CNTL_RING0	,	V_307
"GRBM_SOFT_RESET=0x%08X\n"	,	L_118
sc_hiz_tile_fifo_size	,	V_249
mmRLC_GPM_UCODE_ADDR	,	V_322
iceland_mgcg_cgcg_init	,	V_5
RB_BLKSZ	,	V_376
"  GB_TILE_MODE%d=0x%08X\n"	,	L_54
ADDR_SURF_4_BANK	,	V_185
PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT	,	V_210
amdgpu_irq_src	,	V_649
ref_and_mask	,	V_592
mmSRBM_SOFT_RESET	,	V_566
ARRAY_1D_TILED_THICK	,	V_158
DOORBELL_OFFSET	,	V_393
amdgpu_bo_unref	,	F_37
ready	,	V_334
max_sh_per_se	,	V_241
oa_base	,	V_576
TIME_STAMP_INT_ENABLE	,	V_643
gfx_v8_0_set_priv_reg_fault_state	,	F_148
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_455
SH_MEM_CONFIG	,	V_287
mem_base	,	V_583
ucode_size_bytes	,	V_78
mec2_hdr	,	V_406
mqd_obj	,	V_409
RB_BITMAP_WIDTH_PER_SH	,	V_207
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_1
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_219
