#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov  9 23:59:09 2025
# Process ID: 5032
# Current directory: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21260 C:\Users\siddh\FINALTEST\fpga_audio_visualiser-\ifdp_project.xpr
# Log file: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/vivado.log
# Journal file: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
close_hw
create_ip -name xfft -vendor xilinx.com -library ip -version 9.1 -module_name xfft_0 -dir c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip
set_property -dict [list CONFIG.transform_length {256} CONFIG.target_clock_frequency {100} CONFIG.implementation_options {pipelined_streaming_io} CONFIG.scaling_options {unscaled} CONFIG.aclken {true} CONFIG.aresetn {true} CONFIG.output_ordering {natural_order} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {1}] [get_ips xfft_0]
generate_target {instantiation_template} [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_0/xfft_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_0/xfft_0.xci]
generate_target all [get_files  c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_0/xfft_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_0/xfft_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_0/xfft_0.xci] -directory C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files -ipstatic_source_dir C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/modelsim} {questa=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/questa} {riviera=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/riviera} {activehdl=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name xfft -vendor xilinx.com -library ip -version 9.1 -module_name xfft_1 -dir c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip
set_property -dict [list CONFIG.transform_length {256} CONFIG.target_clock_frequency {100} CONFIG.implementation_options {pipelined_streaming_io} CONFIG.scaling_options {unscaled} CONFIG.aclken {true} CONFIG.aresetn {true} CONFIG.output_ordering {natural_order} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {1}] [get_ips xfft_1]
generate_target {instantiation_template} [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_1/xfft_1.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_1/xfft_1.xci]
generate_target all [get_files  c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_1/xfft_1.xci]
export_ip_user_files -of_objects [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_1/xfft_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_1/xfft_1.xci] -directory C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files -ipstatic_source_dir C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/modelsim} {questa=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/questa} {riviera=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/riviera} {activehdl=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/new/top_adhavan_debug.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sim_1/new/tb_top_adhavan.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_files -norecurse C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/new/top_adhavan_simple_test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
