C:/Users/aluno/Documents/CI_DIGITAL/A-004/my_half_adder.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-004/my_half_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module half_adder

Top level modules:
	half_adder

} {} {}}
