
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: A[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002392    0.016918    0.007929    2.007929 v A[0] (in)
                                                         A[0] (net)
                      0.016918    0.000000    2.007929 v input1/A (sky130_fd_sc_hd__buf_1)
     3    0.010826    0.133517    0.204593    2.212522 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.133517    0.000154    2.212676 v _5_/D (sky130_fd_sc_hd__and4_1)
     2    0.006207    0.100503    0.463378    2.676054 v _5_/X (sky130_fd_sc_hd__and4_1)
                                                         net5 (net)
                      0.100503    0.000073    2.676127 v _7_/B1_N (sky130_fd_sc_hd__o21ba_1)
     1    0.002231    0.066749    0.423070    3.099196 ^ _7_/X (sky130_fd_sc_hd__o21ba_1)
                                                         net6 (net)
                      0.066749    0.000022    3.099218 ^ output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.270825    0.341437    3.440655 ^ output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.270825    0.000243    3.440898 ^ P[1] (out)
                                              3.440898   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.440898   data arrival time
---------------------------------------------------------------------------------------------
                                              4.309102   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
