Classic Timing Analyzer report for reg4bit
Tue May 24 14:35:30 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                               ;
+------------------------------+-------+---------------+-------------+---------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.102 ns    ; d[1]                ; reg1bit:reg2|q_temp ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.463 ns    ; reg1bit:reg1|q_temp ; q[0]                ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.106 ns    ; d[0]                ; reg1bit:reg1|q_temp ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                     ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------------+---------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                  ; To Clock ;
+-------+--------------+------------+------+---------------------+----------+
; N/A   ; None         ; 4.102 ns   ; d[1] ; reg1bit:reg2|q_temp ; clk      ;
; N/A   ; None         ; 3.593 ns   ; d[2] ; reg1bit:reg3|q_temp ; clk      ;
; N/A   ; None         ; 3.532 ns   ; d[3] ; reg1bit:reg4|q_temp ; clk      ;
; N/A   ; None         ; 0.230 ns   ; load ; reg1bit:reg1|q_temp ; clk      ;
; N/A   ; None         ; 0.230 ns   ; load ; reg1bit:reg2|q_temp ; clk      ;
; N/A   ; None         ; 0.230 ns   ; load ; reg1bit:reg3|q_temp ; clk      ;
; N/A   ; None         ; 0.230 ns   ; load ; reg1bit:reg4|q_temp ; clk      ;
; N/A   ; None         ; 0.124 ns   ; d[0] ; reg1bit:reg1|q_temp ; clk      ;
+-------+--------------+------------+------+---------------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+---------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To   ; From Clock ;
+-------+--------------+------------+---------------------+------+------------+
; N/A   ; None         ; 8.463 ns   ; reg1bit:reg1|q_temp ; q[0] ; clk        ;
; N/A   ; None         ; 8.254 ns   ; reg1bit:reg3|q_temp ; q[2] ; clk        ;
; N/A   ; None         ; 8.229 ns   ; reg1bit:reg4|q_temp ; q[3] ; clk        ;
; N/A   ; None         ; 6.715 ns   ; reg1bit:reg2|q_temp ; q[1] ; clk        ;
+-------+--------------+------------+---------------------+------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                  ; To Clock ;
+---------------+-------------+-----------+------+---------------------+----------+
; N/A           ; None        ; 0.106 ns  ; d[0] ; reg1bit:reg1|q_temp ; clk      ;
; N/A           ; None        ; 0.000 ns  ; load ; reg1bit:reg1|q_temp ; clk      ;
; N/A           ; None        ; 0.000 ns  ; load ; reg1bit:reg2|q_temp ; clk      ;
; N/A           ; None        ; 0.000 ns  ; load ; reg1bit:reg3|q_temp ; clk      ;
; N/A           ; None        ; 0.000 ns  ; load ; reg1bit:reg4|q_temp ; clk      ;
; N/A           ; None        ; -3.302 ns ; d[3] ; reg1bit:reg4|q_temp ; clk      ;
; N/A           ; None        ; -3.363 ns ; d[2] ; reg1bit:reg3|q_temp ; clk      ;
; N/A           ; None        ; -3.872 ns ; d[1] ; reg1bit:reg2|q_temp ; clk      ;
+---------------+-------------+-----------+------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 24 14:35:30 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg4bit -c reg4bit --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "reg1bit:reg2|q_temp" (data pin = "d[1]", clock pin = "clk") is 4.102 ns
    Info: + Longest pin to register delay is 6.784 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AA14; Fanout = 1; PIN Node = 'd[1]'
        Info: 2: + IC(5.731 ns) + CELL(0.149 ns) = 6.700 ns; Loc. = LCCOMB_X38_Y28_N10; Fanout = 1; COMB Node = 'reg1bit:reg2|q_temp~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.784 ns; Loc. = LCFF_X38_Y28_N11; Fanout = 1; REG Node = 'reg1bit:reg2|q_temp'
        Info: Total cell delay = 1.053 ns ( 15.52 % )
        Info: Total interconnect delay = 5.731 ns ( 84.48 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.646 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X38_Y28_N11; Fanout = 1; REG Node = 'reg1bit:reg2|q_temp'
        Info: Total cell delay = 1.536 ns ( 58.05 % )
        Info: Total interconnect delay = 1.110 ns ( 41.95 % )
Info: tco from clock "clk" to destination pin "q[0]" through register "reg1bit:reg1|q_temp" is 8.463 ns
    Info: + Longest clock path from clock "clk" to source register is 2.646 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X38_Y28_N25; Fanout = 1; REG Node = 'reg1bit:reg1|q_temp'
        Info: Total cell delay = 1.536 ns ( 58.05 % )
        Info: Total interconnect delay = 1.110 ns ( 41.95 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.567 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y28_N25; Fanout = 1; REG Node = 'reg1bit:reg1|q_temp'
        Info: 2: + IC(2.779 ns) + CELL(2.788 ns) = 5.567 ns; Loc. = PIN_AD15; Fanout = 0; PIN Node = 'q[0]'
        Info: Total cell delay = 2.788 ns ( 50.08 % )
        Info: Total interconnect delay = 2.779 ns ( 49.92 % )
Info: th for register "reg1bit:reg1|q_temp" (data pin = "d[0]", clock pin = "clk") is 0.106 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.646 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X38_Y28_N25; Fanout = 1; REG Node = 'reg1bit:reg1|q_temp'
        Info: Total cell delay = 1.536 ns ( 58.05 % )
        Info: Total interconnect delay = 1.110 ns ( 41.95 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'd[0]'
        Info: 2: + IC(1.461 ns) + CELL(0.366 ns) = 2.806 ns; Loc. = LCFF_X38_Y28_N25; Fanout = 1; REG Node = 'reg1bit:reg1|q_temp'
        Info: Total cell delay = 1.345 ns ( 47.93 % )
        Info: Total interconnect delay = 1.461 ns ( 52.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Tue May 24 14:35:31 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


