//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<60>;
	.reg .b32 	%r<39>;
	.reg .f32 	%f<248>;
	.reg .b64 	%rd<15>;
	.loc	1 19 0                          // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_0];
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_1];
$L__tmp0:
	.loc	1 21 28                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:21:33
	shl.b32 	%r34, %r1, 10;
	ld.param.u64 	%rd3, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_2];
	ld.param.u64 	%rd4, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_3];
	.loc	1 22 36                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:22:36
	mov.u32 	%r35, %tid.x;
	shl.b32 	%r36, %r35, 2;
	ld.param.u64 	%rd5, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_4];
	and.b32  	%r37, %r36, 508;
	ld.param.u64 	%rd6, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_5];
	.loc	1 22 23                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:22:23
	or.b32  	%r38, %r34, %r37;
	ld.param.u64 	%rd7, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_23_param_6];
	.loc	1 25 34                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:25:34
	mul.wide.s32 	%rd14, %r38, 4;
	add.s64 	%rd1, %rd12, %rd14;
	add.s64 	%rd2, %rd1, 2048;
	mov.pred 	%p1, -1;
	.loc	1 25 39                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:25:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.v4.b32 { %r6, %r7, %r8, %r9 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 26 19                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:26:19
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.b32 { %r10 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 28 19                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:28:19
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.b32 { %r11 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 30 19                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:30:19
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.b32 { %r12 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r12;
	.loc	1 32 20                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:32:20
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.b32 { %r13 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 34 20                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:34:20
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.b32 { %r14 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 25 39                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:25:39
	mov.b32 	%f2, %r9;
	mov.b32 	%f3, %r8;
	mov.b32 	%f4, %r7;
	mov.b32 	%f5, %r6;
	mov.b32 	%f6, %r5;
	mov.b32 	%f7, %r4;
	mov.b32 	%f8, %r3;
	mov.b32 	%f9, %r2;
	.loc	1 36 18                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:36:18
	mov.b32 	%f10, %r10;
	add.f32 	%f11, %f10, %f9;
	add.f32 	%f12, %f10, %f8;
	add.f32 	%f13, %f10, %f7;
	add.f32 	%f14, %f10, %f6;
	add.f32 	%f15, %f10, %f5;
	add.f32 	%f16, %f10, %f4;
	add.f32 	%f17, %f10, %f3;
	add.f32 	%f18, %f10, %f2;
	.loc	1 37 18                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:37:18
	mov.b32 	%f19, %r11;
	sub.f32 	%f20, %f18, %f19;
	sub.f32 	%f21, %f17, %f19;
	sub.f32 	%f22, %f16, %f19;
	sub.f32 	%f23, %f15, %f19;
	sub.f32 	%f24, %f14, %f19;
	sub.f32 	%f25, %f13, %f19;
	sub.f32 	%f26, %f12, %f19;
	sub.f32 	%f27, %f11, %f19;
	.loc	1 39 19                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:39:19
	add.f32 	%f28, %f1, 0f3727C5AC;
	.loc	1 40 27                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:40:27
	sqrt.approx.ftz.f32 	%f29, %f28;
	.loc	1 42 20                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:42:20
	mov.b32 	%r17, %f29;
	mov.b32 	%r16, 1065353216;
	// begin inline asm
	div.full.f32 %r15, %r16, %r17;
	// end inline asm
	mov.b32 	%f30, %r15;
	.loc	1 45 19                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:45:19
	mul.f32 	%f31, %f27, %f30;
	mul.f32 	%f32, %f26, %f30;
	mul.f32 	%f33, %f25, %f30;
	mul.f32 	%f34, %f24, %f30;
	mul.f32 	%f35, %f23, %f30;
	mul.f32 	%f36, %f22, %f30;
	mul.f32 	%f37, %f21, %f30;
	mul.f32 	%f38, %f20, %f30;
	.loc	1 46 20                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:46:20
	mov.b32 	%f39, %r13;
	.loc	1 47 20                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:47:20
	mov.b32 	%f40, %r14;
	fma.rn.f32 	%f41, %f38, %f39, %f40;
	fma.rn.f32 	%f42, %f37, %f39, %f40;
	fma.rn.f32 	%f43, %f36, %f39, %f40;
	fma.rn.f32 	%f44, %f35, %f39, %f40;
	fma.rn.f32 	%f45, %f34, %f39, %f40;
	fma.rn.f32 	%f46, %f33, %f39, %f40;
	fma.rn.f32 	%f47, %f32, %f39, %f40;
	fma.rn.f32 	%f48, %f31, %f39, %f40;
	.loc	1 51 28                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:51:28
	mul.f32 	%f49, %f48, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f50, %f49;
	abs.ftz.f32 	%f51, %f48;
	setp.lt.f32 	%p12, %f51, 0f3ED1EB85;
	selp.f32 	%f52, 0f00000000, %f50, %p12;
	setp.eq.f32 	%p13, %f52, 0f43000000;
	selp.f32 	%f53, 0f42FE0000, %f52, %p13;
	ex2.approx.ftz.f32 	%f54, %f53;
	mul.f32 	%f55, %f47, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f56, %f55;
	abs.ftz.f32 	%f57, %f47;
	setp.lt.f32 	%p14, %f57, 0f3ED1EB85;
	selp.f32 	%f58, 0f00000000, %f56, %p14;
	setp.eq.f32 	%p15, %f58, 0f43000000;
	selp.f32 	%f59, 0f42FE0000, %f58, %p15;
	ex2.approx.ftz.f32 	%f60, %f59;
	mul.f32 	%f61, %f46, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f62, %f61;
	abs.ftz.f32 	%f63, %f46;
	setp.lt.f32 	%p16, %f63, 0f3ED1EB85;
	selp.f32 	%f64, 0f00000000, %f62, %p16;
	setp.eq.f32 	%p17, %f64, 0f43000000;
	selp.f32 	%f65, 0f42FE0000, %f64, %p17;
	ex2.approx.ftz.f32 	%f66, %f65;
	mul.f32 	%f67, %f45, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f68, %f67;
	abs.ftz.f32 	%f69, %f45;
	setp.lt.f32 	%p18, %f69, 0f3ED1EB85;
	selp.f32 	%f70, 0f00000000, %f68, %p18;
	setp.eq.f32 	%p19, %f70, 0f43000000;
	selp.f32 	%f71, 0f42FE0000, %f70, %p19;
	ex2.approx.ftz.f32 	%f72, %f71;
	mul.f32 	%f73, %f44, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f74, %f73;
	abs.ftz.f32 	%f75, %f44;
	setp.lt.f32 	%p20, %f75, 0f3ED1EB85;
	selp.f32 	%f76, 0f00000000, %f74, %p20;
	setp.eq.f32 	%p21, %f76, 0f43000000;
	selp.f32 	%f77, 0f42FE0000, %f76, %p21;
	ex2.approx.ftz.f32 	%f78, %f77;
	mul.f32 	%f79, %f43, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f80, %f79;
	abs.ftz.f32 	%f81, %f43;
	setp.lt.f32 	%p22, %f81, 0f3ED1EB85;
	selp.f32 	%f82, 0f00000000, %f80, %p22;
	setp.eq.f32 	%p23, %f82, 0f43000000;
	selp.f32 	%f83, 0f42FE0000, %f82, %p23;
	ex2.approx.ftz.f32 	%f84, %f83;
	mul.f32 	%f85, %f42, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f86, %f85;
	abs.ftz.f32 	%f87, %f42;
	setp.lt.f32 	%p24, %f87, 0f3ED1EB85;
	selp.f32 	%f88, 0f00000000, %f86, %p24;
	setp.eq.f32 	%p25, %f88, 0f43000000;
	selp.f32 	%f89, 0f42FE0000, %f88, %p25;
	ex2.approx.ftz.f32 	%f90, %f89;
	mul.f32 	%f91, %f41, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f92, %f91;
	abs.ftz.f32 	%f93, %f41;
	setp.lt.f32 	%p26, %f93, 0f3ED1EB85;
	selp.f32 	%f94, 0f00000000, %f92, %p26;
	setp.eq.f32 	%p27, %f94, 0f43000000;
	selp.f32 	%f95, 0f42FE0000, %f94, %p27;
	ex2.approx.ftz.f32 	%f96, %f95;
	setp.eq.f32 	%p28, %f41, 0f00000000;
	setp.eq.f32 	%p29, %f48, 0f00000000;
	setp.eq.f32 	%p30, %f47, 0f00000000;
	setp.eq.f32 	%p31, %f46, 0f00000000;
	setp.eq.f32 	%p32, %f45, 0f00000000;
	setp.eq.f32 	%p33, %f44, 0f00000000;
	setp.eq.f32 	%p34, %f43, 0f00000000;
	setp.eq.f32 	%p35, %f42, 0f00000000;
	add.f32 	%f97, %f42, %f42;
	setp.lt.f32 	%p36, %f89, 0fC1C80000;
	setp.gt.f32 	%p37, %f89, 0f43000000;
	neg.f32 	%f98, %f88;
	mov.f32 	%f99, 0f3F317200;
	fma.rn.ftz.f32 	%f100, %f98, %f99, %f42;
	mov.f32 	%f101, 0f35BFBE8E;
	fma.rn.ftz.f32 	%f102, %f98, %f101, %f100;
	mov.f32 	%f103, 0f3C095663;
	mov.f32 	%f104, 0f3AB5EBE6;
	fma.rn.ftz.f32 	%f105, %f104, %f102, %f103;
	mov.f32 	%f106, 0f3D2AABE3;
	fma.rn.ftz.f32 	%f107, %f105, %f102, %f106;
	mov.f32 	%f108, 0f3E2AA9F6;
	fma.rn.ftz.f32 	%f109, %f107, %f102, %f108;
	mov.f32 	%f110, 0f3EFFFFFE;
	fma.rn.ftz.f32 	%f111, %f109, %f102, %f110;
	mul.f32 	%f112, %f102, %f111;
	fma.rn.ftz.f32 	%f113, %f112, %f102, %f102;
	add.f32 	%f114, %f90, 0fBF800000;
	fma.rn.ftz.f32 	%f115, %f113, %f90, %f114;
	add.f32 	%f116, %f115, %f115;
	selp.f32 	%f117, %f116, %f115, %p25;
	selp.f32 	%f118, 0f7F800000, %f117, %p37;
	selp.f32 	%f119, 0fBF800000, %f118, %p36;
	selp.f32 	%f120, %f97, %f119, %p35;
	add.f32 	%f121, %f43, %f43;
	setp.lt.f32 	%p38, %f83, 0fC1C80000;
	setp.gt.f32 	%p39, %f83, 0f43000000;
	neg.f32 	%f122, %f82;
	fma.rn.ftz.f32 	%f123, %f122, %f99, %f43;
	fma.rn.ftz.f32 	%f124, %f122, %f101, %f123;
	fma.rn.ftz.f32 	%f125, %f104, %f124, %f103;
	fma.rn.ftz.f32 	%f126, %f125, %f124, %f106;
	fma.rn.ftz.f32 	%f127, %f126, %f124, %f108;
	fma.rn.ftz.f32 	%f128, %f127, %f124, %f110;
	mul.f32 	%f129, %f124, %f128;
	fma.rn.ftz.f32 	%f130, %f129, %f124, %f124;
	add.f32 	%f131, %f84, 0fBF800000;
	fma.rn.ftz.f32 	%f132, %f130, %f84, %f131;
	add.f32 	%f133, %f132, %f132;
	selp.f32 	%f134, %f133, %f132, %p23;
	selp.f32 	%f135, 0f7F800000, %f134, %p39;
	selp.f32 	%f136, 0fBF800000, %f135, %p38;
	selp.f32 	%f137, %f121, %f136, %p34;
	add.f32 	%f138, %f44, %f44;
	setp.lt.f32 	%p40, %f77, 0fC1C80000;
	setp.gt.f32 	%p41, %f77, 0f43000000;
	neg.f32 	%f139, %f76;
	fma.rn.ftz.f32 	%f140, %f139, %f99, %f44;
	fma.rn.ftz.f32 	%f141, %f139, %f101, %f140;
	fma.rn.ftz.f32 	%f142, %f104, %f141, %f103;
	fma.rn.ftz.f32 	%f143, %f142, %f141, %f106;
	fma.rn.ftz.f32 	%f144, %f143, %f141, %f108;
	fma.rn.ftz.f32 	%f145, %f144, %f141, %f110;
	mul.f32 	%f146, %f141, %f145;
	fma.rn.ftz.f32 	%f147, %f146, %f141, %f141;
	add.f32 	%f148, %f78, 0fBF800000;
	fma.rn.ftz.f32 	%f149, %f147, %f78, %f148;
	add.f32 	%f150, %f149, %f149;
	selp.f32 	%f151, %f150, %f149, %p21;
	selp.f32 	%f152, 0f7F800000, %f151, %p41;
	selp.f32 	%f153, 0fBF800000, %f152, %p40;
	selp.f32 	%f154, %f138, %f153, %p33;
	add.f32 	%f155, %f45, %f45;
	setp.lt.f32 	%p42, %f71, 0fC1C80000;
	setp.gt.f32 	%p43, %f71, 0f43000000;
	neg.f32 	%f156, %f70;
	fma.rn.ftz.f32 	%f157, %f156, %f99, %f45;
	fma.rn.ftz.f32 	%f158, %f156, %f101, %f157;
	fma.rn.ftz.f32 	%f159, %f104, %f158, %f103;
	fma.rn.ftz.f32 	%f160, %f159, %f158, %f106;
	fma.rn.ftz.f32 	%f161, %f160, %f158, %f108;
	fma.rn.ftz.f32 	%f162, %f161, %f158, %f110;
	mul.f32 	%f163, %f158, %f162;
	fma.rn.ftz.f32 	%f164, %f163, %f158, %f158;
	add.f32 	%f165, %f72, 0fBF800000;
	fma.rn.ftz.f32 	%f166, %f164, %f72, %f165;
	add.f32 	%f167, %f166, %f166;
	selp.f32 	%f168, %f167, %f166, %p19;
	selp.f32 	%f169, 0f7F800000, %f168, %p43;
	selp.f32 	%f170, 0fBF800000, %f169, %p42;
	selp.f32 	%f171, %f155, %f170, %p32;
	add.f32 	%f172, %f46, %f46;
	setp.lt.f32 	%p44, %f65, 0fC1C80000;
	setp.gt.f32 	%p45, %f65, 0f43000000;
	neg.f32 	%f173, %f64;
	fma.rn.ftz.f32 	%f174, %f173, %f99, %f46;
	fma.rn.ftz.f32 	%f175, %f173, %f101, %f174;
	fma.rn.ftz.f32 	%f176, %f104, %f175, %f103;
	fma.rn.ftz.f32 	%f177, %f176, %f175, %f106;
	fma.rn.ftz.f32 	%f178, %f177, %f175, %f108;
	fma.rn.ftz.f32 	%f179, %f178, %f175, %f110;
	mul.f32 	%f180, %f175, %f179;
	fma.rn.ftz.f32 	%f181, %f180, %f175, %f175;
	add.f32 	%f182, %f66, 0fBF800000;
	fma.rn.ftz.f32 	%f183, %f181, %f66, %f182;
	add.f32 	%f184, %f183, %f183;
	selp.f32 	%f185, %f184, %f183, %p17;
	selp.f32 	%f186, 0f7F800000, %f185, %p45;
	selp.f32 	%f187, 0fBF800000, %f186, %p44;
	selp.f32 	%f188, %f172, %f187, %p31;
	add.f32 	%f189, %f47, %f47;
	setp.lt.f32 	%p46, %f59, 0fC1C80000;
	setp.gt.f32 	%p47, %f59, 0f43000000;
	neg.f32 	%f190, %f58;
	fma.rn.ftz.f32 	%f191, %f190, %f99, %f47;
	fma.rn.ftz.f32 	%f192, %f190, %f101, %f191;
	fma.rn.ftz.f32 	%f193, %f104, %f192, %f103;
	fma.rn.ftz.f32 	%f194, %f193, %f192, %f106;
	fma.rn.ftz.f32 	%f195, %f194, %f192, %f108;
	fma.rn.ftz.f32 	%f196, %f195, %f192, %f110;
	mul.f32 	%f197, %f192, %f196;
	fma.rn.ftz.f32 	%f198, %f197, %f192, %f192;
	add.f32 	%f199, %f60, 0fBF800000;
	fma.rn.ftz.f32 	%f200, %f198, %f60, %f199;
	add.f32 	%f201, %f200, %f200;
	selp.f32 	%f202, %f201, %f200, %p15;
	selp.f32 	%f203, 0f7F800000, %f202, %p47;
	selp.f32 	%f204, 0fBF800000, %f203, %p46;
	selp.f32 	%f205, %f189, %f204, %p30;
	add.f32 	%f206, %f48, %f48;
	setp.lt.f32 	%p48, %f53, 0fC1C80000;
	setp.gt.f32 	%p49, %f53, 0f43000000;
	neg.f32 	%f207, %f52;
	fma.rn.ftz.f32 	%f208, %f207, %f99, %f48;
	fma.rn.ftz.f32 	%f209, %f207, %f101, %f208;
	fma.rn.ftz.f32 	%f210, %f104, %f209, %f103;
	fma.rn.ftz.f32 	%f211, %f210, %f209, %f106;
	fma.rn.ftz.f32 	%f212, %f211, %f209, %f108;
	fma.rn.ftz.f32 	%f213, %f212, %f209, %f110;
	mul.f32 	%f214, %f209, %f213;
	fma.rn.ftz.f32 	%f215, %f214, %f209, %f209;
	add.f32 	%f216, %f54, 0fBF800000;
	fma.rn.ftz.f32 	%f217, %f215, %f54, %f216;
	add.f32 	%f218, %f217, %f217;
	selp.f32 	%f219, %f218, %f217, %p13;
	selp.f32 	%f220, 0f7F800000, %f219, %p49;
	selp.f32 	%f221, 0fBF800000, %f220, %p48;
	selp.f32 	%f222, %f206, %f221, %p29;
	.loc	1 49 20                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:49:20
	setp.gt.f32 	%p50, %f41, 0f00000000;
	setp.gt.f32 	%p51, %f42, 0f00000000;
	setp.gt.f32 	%p52, %f43, 0f00000000;
	setp.gt.f32 	%p53, %f44, 0f00000000;
	setp.gt.f32 	%p54, %f45, 0f00000000;
	setp.gt.f32 	%p55, %f46, 0f00000000;
	setp.gt.f32 	%p56, %f47, 0f00000000;
	setp.gt.f32 	%p57, %f48, 0f00000000;
	.loc	1 51 28                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:51:28
	neg.f32 	%f223, %f94;
	fma.rn.ftz.f32 	%f224, %f223, %f99, %f41;
	fma.rn.ftz.f32 	%f225, %f223, %f101, %f224;
	fma.rn.ftz.f32 	%f226, %f104, %f225, %f103;
	fma.rn.ftz.f32 	%f227, %f226, %f225, %f106;
	fma.rn.ftz.f32 	%f228, %f227, %f225, %f108;
	fma.rn.ftz.f32 	%f229, %f228, %f225, %f110;
	mul.f32 	%f230, %f225, %f229;
	fma.rn.ftz.f32 	%f231, %f230, %f225, %f225;
	add.f32 	%f232, %f96, 0fBF800000;
	fma.rn.ftz.f32 	%f233, %f231, %f96, %f232;
	add.f32 	%f234, %f233, %f233;
	selp.f32 	%f235, %f234, %f233, %p27;
	setp.gt.f32 	%p58, %f95, 0f43000000;
	selp.f32 	%f236, 0f7F800000, %f235, %p58;
	setp.lt.f32 	%p59, %f95, 0fC1C80000;
	selp.f32 	%f237, 0fBF800000, %f236, %p59;
	add.f32 	%f238, %f41, %f41;
	selp.f32 	%f239, %f238, %f237, %p28;
	.loc	1 53 35                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:53:35
	selp.f32 	%f240, %f48, %f222, %p57;
	selp.f32 	%f241, %f47, %f205, %p56;
	selp.f32 	%f242, %f46, %f188, %p55;
	selp.f32 	%f243, %f45, %f171, %p54;
	selp.f32 	%f244, %f44, %f154, %p53;
	selp.f32 	%f245, %f43, %f137, %p52;
	selp.f32 	%f246, %f42, %f120, %p51;
	selp.f32 	%f247, %f41, %f239, %p50;
	.loc	1 54 39                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:54:39
	mov.b32 	%r22, %f15;
	mov.b32 	%r23, %f16;
	mov.b32 	%r24, %f17;
	mov.b32 	%r25, %f18;
	mov.b32 	%r18, %f11;
	mov.b32 	%r19, %f12;
	mov.b32 	%r20, %f13;
	mov.b32 	%r21, %f14;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd1 + 0 ], { %r18, %r19, %r20, %r21 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd2 + 0 ], { %r22, %r23, %r24, %r25 };
	// end inline asm
	.loc	1 55 28                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:55:28
	add.s64 	%rd10, %rd13, %rd14;
	add.s64 	%rd11, %rd10, 2048;
	.loc	1 55 40                         // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:55:40
	mov.b32 	%r26, %f240;
	mov.b32 	%r27, %f241;
	mov.b32 	%r28, %f242;
	mov.b32 	%r29, %f243;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd10 + 0 ], { %r26, %r27, %r28, %r29 };
	// end inline asm
	mov.b32 	%r30, %f244;
	mov.b32 	%r31, %f245;
	mov.b32 	%r32, %f246;
	mov.b32 	%r33, %f247;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd11 + 0 ], { %r30, %r31, %r32, %r33 };
	// end inline asm
	.loc	1 55 4                          // cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py:55:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/im/cima5rbndsuyjscmtbiojgsr5ej277cnm6vp2jrt3kllx3ybprwb.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 105
.b8 109
.b8 97
.b8 53
.b8 114
.b8 98
.b8 110
.b8 100
.b8 115
.b8 117
.b8 121
.b8 106
.b8 115
.b8 99
.b8 109
.b8 116
.b8 98
.b8 105
.b8 111
.b8 106
.b8 103
.b8 115
.b8 114
.b8 53
.b8 101
.b8 106
.b8 50
.b8 55
.b8 55
.b8 99
.b8 110
.b8 109
.b8 54
.b8 118
.b8 112
.b8 50
.b8 106
.b8 114
.b8 116
.b8 51
.b8 107
.b8 108
.b8 108
.b8 120
.b8 51
.b8 121
.b8 98
.b8 112
.b8 114
.b8 119
.b8 98
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 105
.b8 109
.b8 0
	}
	.section	.debug_macinfo	{	}
