devName OpName mask[15::11] dev_type[10:8] op_type[7:4] num_bytes_to_receive[3:2] num_bytes_to_transmit[1:0]
SPIadc  start_adc_ch_7-0    0 0 1 2 0 
SPIadc 	start_adc_ch_15-8   0 0 2 2 0
SPIadc 	start_adc_ch_23-16  0 0 4 2 0
SPIadc  start_adc_ch_31-24  0 0 8 2 0
SPIadc  start_adc_ch_31-0   0 0 15 2 0
SPIdac  start_dac_0(3-0)    0 1 0 0 0
SPIdac  start_dac_0(7-4)    0 1 1 0 0
SPIdac  start_dac_0(11-8)   0 1 2 0 0
SPIdac  start_dac_0(15-12)  0 1 3 0 0
SPIdac  start_dac_0(19-16)  0 1 4 0 0
SPIdac  start_dac_0(23-20)  0 1 5 0 0
SPIdac  start_dac_0(27-24)  0 1 6 0 0
SPIdac  start_dac_0(31-28)  0 1 7 0 0
SPIwfg  start_wf_0          0 2 0 0 0
SPIwfg  start_wf_1          0 2 1 0 0
SPIwfg  start_wf_2          0 2 2 0 0
SPIwfg  start_wf_3          0 2 3 0 0
SPIwfg  start_wf_4          0 2 4 0 0
SPIwfg  start_wf_5          0 2 5 0 0
SPIwfg  start_wf_6          0 2 6 0 0
SPIwfg  start_wf_7          0 2 7 0 0
SPIwfg  start_all_wf        0 2 8 0 0
I2Cpot  chip1               0 3 0 0 0
I2Cpot  chip2               0 3 1 0 0
I2Cpot  chip3               0 3 2 0 0
I2Cpot  chip4               0 3 3 0 0
I2Cdut  opname              0 0 0 0 0
SPIadb  chip1               0 5 0 0 0
SPIadb  chip2               0 5 1 0 0