================================================================================ 
Commit: 35613ea22599831176f9d67bf36aaa43dee782f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 15 11:46:31 2019 +0530 
-------------------------------------------------------------------------------- 
Autogen FSP and Docs Update 1405

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Docs/ClientCommonPkg.chm
ClientCommonPkg/Docs/ClientCommonPkg.pdf
ClientSiliconPkg/Docs/ClientSiliconPkg.chm
ClientSiliconPkg/Docs/ClientSiliconPkg.pdf
CometLakeFspBinPkg/Include/FspmUpd.h
CometLakeFspBinPkg/Include/FspsUpd.h
CometLakeFspPkg/Docs/CometLake_FSP_Integration_Guide.pdf
CometLakeFspPkg/Include/FspmUpd.h
CometLakeFspPkg/Include/FspsUpd.h
CometLakePlatSamplePkg/Docs/PlatApi.chm
CometLakeSiliconPkg/Docs/SiPkg.chm
CometLakeSiliconPkg/SiPkg.dec.template
CometLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.c

================================================================================ 
Commit: f8b8bfdfd4d17b2267182152b81a04bcd5834b48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:52:13 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 4 08:54:11 2019 +0000
Original commit date: Fri Oct 4 08:54:11 2019 +0000
Original commit hash: 09c7c006bc420100db571d3c1954dbec8e092e15

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ee5f0ee858c8840e4f6f9736a5f2647b7294c5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:52:07 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Oct 4 01:16:06 2019 -0700
Original commit date: Fri Oct 4 01:16:06 2019 -0700
Original commit hash: 9e559398f7f24f9deb106e8d6312e85c11ae01d7

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: bac7f292be9479123e3d041a6b868319ec97db25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:52:05 2019 +0530 
-------------------------------------------------------------------------------- 
[CPU][OC] Move OVERCLOCKING_LOCK earlier.

- Change to lock the OC mailbox interface prior to the second microcode patch load

Original commit date: Thu Oct 3 17:38:56 2019 +0800
Change-Id: Ib70a91f167b9bd20a94e857f381e992f59cb21e4
Original commit hash: 37d7805644bbfbc52c35c7fdd417c7bc3b71aa75

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: ef4e236e026cb3026bb5d2df2553ee59a01090f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:51:36 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Oct 3 11:43:24 2019 -0700
Original commit date: Thu Oct 3 11:43:24 2019 -0700
Original commit hash: 6731a5b1f77b94b8f8cbe09811ced580ed2f34f7

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: 202bff1c74800ba80de916cdede445dcfe399168 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:51:29 2019 +0530 
-------------------------------------------------------------------------------- 
[PCH] Update the usb type C port mapping for CMP-V RVP board.

Type-C USB2 Port 7 is un-used in CMP-V RVP board.

Hsd-es-id: 1607929049
Original commit date: Thu Oct 3 17:24:06 2019 +0530
Change-Id: I6f03f6ebf4ac18e14fb713d93c4911045841d0d5
Original commit hash: 7581ce16f39cc97a6343a8133e70b23af2e9b949

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlVDdr4Rvp.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlVDdr4TbtRvp.asl
CometLakePlatSamplePkg/CmlvBoard/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: cce6f0069c90f06c62fee705243f11671cfe2155 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:51:22 2019 +0530 
-------------------------------------------------------------------------------- 
CML [CML-PCH] New CML Platform VR POR file WW3919

Addes missing changes

Hsd-es-id: 14010075681

Original commit date: Wed Oct 2 13:23:20 2019 -0700
Change-Id: I3c6f1222d867f64090a184c6ec261e9d9731ba1e
Original commit hash: d33b138688263b8d9a10a348240e1c210eadb8da

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: a671c662c9e81df80e5996d5c1235eb36603acde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:51:19 2019 +0530 
-------------------------------------------------------------------------------- 
[CML_U62-V2][Hybrid GFX] : Hybrid graphics not working while running the benchmarks

Applied PcdRootPortIndex and GPIO porting changes only if SecondConfigReworkOption is configured to x4 PCIe slot.
Because x4 slot is secondary config only for CML V2 LP4x/DDR4 boards.


Original commit date: Thu Sep 19 13:03:16 2019 +0530
Change-Id: Ic9597b7b46b5e9d8e50c5a69a30f25db31aac8eb
Original commit hash: 73aa1282e56eeb581a08532d3fca6ab8f8d5e530

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 4fc2e61953d72151755801e9bfa5e6097c13f575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:51:17 2019 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix Bluetooth tests are not getting auto deployed in HLK Suite.

Update the USB Port mapping and load the corresponding XHCI Port Mapping ACPI SSDT table for CMP-V RVP board.

Hsd-es-id: 1607929049
Original commit date: Tue Oct 1 14:13:17 2019 +0530
Change-Id: I935f13e810b5f88020563b572e5229783488c785
Original commit hash: de1665e1e8c7fa9798087d10ad2e09169c4728b1

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlVDdr4Rvp.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlVDdr4TbtRvp.asl
CometLakePlatSamplePkg/CmlvBoard/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 3f166c2555a8b6298c7e2f3eff998731e97c18df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:51:13 2019 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix Caterror observed after hotplugging TBT3 Devices.

GPP_E22 is used for TR_PERST_N.
Disable DDI PortD DDC to avoid GPP_E22 Pin pad mode override from GPO to Native.

Hsd-es-id: 1607964672
Original commit date: Thu Oct 3 10:55:51 2019 +0530
Change-Id: I90bf4d185285be6d39bb82e3a4020c7d3fc9762e
Original commit hash: f762bcaf7bf457ca5e87688350b4d2358c07451a
-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: bc9fefcc012a3212c9d46db09318cb4ce1387f58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:51:12 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Oct 3 01:16:59 2019 -0700
Original commit date: Thu Oct 3 01:16:59 2019 -0700
Original commit hash: 33b31d83f82654f835631ab7d983862902f0edc9

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 00fbd8f00fe6ebc7a56380253345304140cdb485 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:50:40 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Oct 2 01:14:44 2019 -0700
Original commit date: Wed Oct 2 01:14:44 2019 -0700
Original commit hash: f541f79a5d5a01cccbfb66c7f28784b50f6b545a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c78ea6bafe6819dfe2560178e59bc43370c1ab3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:50:13 2019 +0530 
-------------------------------------------------------------------------------- 
CML [CML-PCH] New CML Platform VR POR file WW3919

Added CML-S 4+2/2+2 65W/35W
Added CML-S 2+2/2+1 65W/35W

Hsd-es-id: 14010075681
Original commit date: Thu Sep 26 16:50:51 2019 -0700
Change-Id: I333064fcca75ce40a67fddbbdce9bbd9b49c2483
Original commit hash: 950946e8f7908c9d792e0586940326ce6281d36b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 5f404fd5d4ede69a7e4a71201657dfe8e4469bd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:49:57 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] [CPU] BIOS doesn't not touch MSR 0xc80[0] and always set MSR 0xc80[30] during POST

Original commit date: Fri Jun 21 18:30:28 2019 +0800
Change-Id: I0870d206c1db06ed6e8fabda8ea8d7e83e7e6e14
Original commit hash: f712c5283aebdfcc531f565e122c424e78e6c54c

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 7fb3d8df1945e1c2c944ff93d6865802e9fe7a4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:49:10 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Sep 30 01:18:40 2019 -0700
Original commit date: Mon Sep 30 01:18:40 2019 -0700
Original commit hash: 21169a90e006e78b735b879cebb86e7557718ad5

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 787fa1bd56e0dcadc5dcb4e14da64c5ca8469af6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:48:57 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Weekly Update_FSP/RC

Sun Sep 29 12:07:01 2019 -0700
Original commit date: Sun Sep 29 12:07:01 2019 -0700
Original commit hash: 5b6caae20c81c4e98412f39b99022f0160af5dcb

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: 9ca009e997405fa648bb201a67d463ebec6e49f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:48:56 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Sep 29 11:33:28 2019 -0700
Original commit date: Sun Sep 29 11:33:28 2019 -0700
Original commit hash: 63c9d0e5f8895d82130bffaa75bc99a40d63058e

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: b05dfeecf6e4a71916ff6f68a392d11fb2706e4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:48:49 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Sep 29 01:17:17 2019 -0700
Original commit date: Sun Sep 29 01:17:17 2019 -0700
Original commit hash: 4f07f88a53edd8189d4be93e1f5734360c4bd40a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3169ee42cb5b163316a80698532d5f69cbbe5a62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:48:24 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Sep 28 01:18:02 2019 -0700
Original commit date: Sat Sep 28 01:18:02 2019 -0700
Original commit hash: fee36e4dbad720bacfd53407055f2d19eb1edeea

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 50b22ef2debefdd61d08b7e947874cc5e68b9207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:48:07 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 27 21:37:00 2019 +0000
Original commit date: Fri Sep 27 21:37:00 2019 +0000
Original commit hash: 289ebb6d46a0d13aaa86fc715d7b617e28b3834b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c673693741599edbedf28abdbbec24bf9f69717e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 14 08:48:03 2019 +0530 
-------------------------------------------------------------------------------- 
[CML][MRC] Update CML-S 62/102 and CML-H DDR4(SoDIMM/ UDIMM) Memory Speed and BIOS Board type configuration

MRC Board Inputs must be updated to properly constrain the Maximum memory frequency per board design.
Changes Implemented:
- Reusing existing 2DPC DMFC limitations which are still applicable for CML-S/H.
- MrcBoardType enumeration 'btUser1' has been repurposed for CML-S 6L boards, for 3200 support.
- Refactored frequency limitations due to Mixed 2DPC memory configurations.

Original commit date: Tue Sep 3 15:42:29 2019 -0700
Change-Id: I21d5eec678b967210833ad3021841d528dba0f17
Original commit hash: 0f9af15daf6064082f0528a05cb8de444cddcc56

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: c9dbc5c903be44ac90cd6ccff5bcc49542ae2626 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:45:27 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit FSP CI [TeamCity] Auto-Commit FSP

Fri Oct 4 03:21:50 2019 -0700
Original commit date: Fri Oct 4 03:21:50 2019 -0700
Original commit hash: fc87ff5faa496e57c8e6f3d35cbcab9e3a4d3444

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspBinPkg/Fsp.bsf
CometLakeFspBinPkg/Include/FspmUpd.h
CometLakeFspBinPkg/Include/FspsUpd.h
CometLakeFspPkg/Include/FspmUpd.h

================================================================================ 
Commit: 66942d38517b5bd9a3ea022486a7f016b8bb0d56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:45:18 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 4 08:54:11 2019 +0000
Original commit date: Fri Oct 4 08:54:11 2019 +0000
Original commit hash: 09c7c006bc420100db571d3c1954dbec8e092e15

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 53e19a9843237eb43dad14f33ae6d507c1152fc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:45:16 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] EDK201908 Sync up

1)Added below new functions to FmpDeviceLib that are required to support multiple controllers:

RegisterFmpUninstaller
FmpDeviceSetContext
FmpDeviceGetHardwareInstance

2)Synced Synced Intel\CometLakeSiliconPkg\Override source to latest edk2
3)Synced Intel\CometLakePlatSamplePkg\Override source to latest edk2

Hsd-es-id: NA

Original commit date: Wed Sep 25 16:10:37 2019 +0530
Change-Id: I84bc656c1ad963304140699c8f83ea01db1e8929
Original commit hash: d1f29fa1dbe17592ade6d38d7610019515540347

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
CometLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
CometLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
CometLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
CometLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
CometLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/RuntimeDxe/TcgMorLockSmm.c
CometLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Pcd.c
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Pcd.inf
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/PcdPeim.uni
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/PcdPeimExtra.uni
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Service.c
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Service.h
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.c
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.h
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.uni
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPeiExtra.uni
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/Variable/Pei/PeiVariable.uni
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/Variable/Pei/PeiVariableExtra.uni
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/Variable/Pei/Variable.c
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/Variable/Pei/Variable.h
CometLakeSiliconPkg/Override/MdeModulePkg/Universal/Variable/Pei/VariablePei.inf

================================================================================ 
Commit: 0920dfaca27699db79e48ebbe59919c5121506e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:45:11 2019 +0530 
-------------------------------------------------------------------------------- 
[CML U][MRC][K0] [DDR4\LPDDR4x] Hang with ch1 only populated

Issue:

DDR4\LPDDR4 systems get soft hang when ch1 only populated  and SAGV enabled.

Cause:

With Ch1 only population, dis_lpmode_on_sagv WA is applied at Ch1 only
Ch1 get clocks from Ch0 s we need to set this bit in Ch0 even if not populated
(will be fixed in K1 Step )
cpu.uncore.mchbar_ch0_mem.mchbar_ch0.mchbar_ch0_cr_sched_third_cbit_0_0_0_mchbar.dis_lpmode_on_sagv = 0x0
cpu.uncore.mchbar_ch1_mem.mchbar_ch1.mchbar_ch1_cr_sched_third_cbit_0_0_0_mchbar.dis_lpmode_on_sagv = 0x1

Solution:
We need to set dis_lp_mode_on_sagv for Ch0 since Ch1 uses its clocks.

Original commit date: Thu Sep 19 14:04:09 2019 +0300
Change-Id: I5febc7f8af13d2d19951b975c7a4063d90a94956
Original commit hash: d6e06e0d0a45841e4e13e22c01bd5c130422e90b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 4d49fbb057aef84089975048dfa1fb194b6841d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:45:09 2019 +0530 
-------------------------------------------------------------------------------- 
[PCH] Disbaled PCIE root port 3 and 5 for CMP-V RVP board.

Hsd-es-id:1607956228
Original commit date: Thu Oct 3 19:20:44 2019 +0530
Change-Id: I0c7b459e840e57ad345ead72890a845a70feceda
Original commit hash: 4108e7e2063ea9d9bd7fda56d72fd023666fd6a9

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/CmlvBoard/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: 525111d520704e589b7ea3192154797f1b8d7de0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:45:07 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Oct 4 01:16:06 2019 -0700
Original commit date: Fri Oct 4 01:16:06 2019 -0700
Original commit hash: 9e559398f7f24f9deb106e8d6312e85c11ae01d7

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 12d949081ca739eb6a4a898865129b31e24726f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:45:05 2019 +0530 
-------------------------------------------------------------------------------- 
[CPU][OC] Move OVERCLOCKING_LOCK earlier 

- Change to lock the OC mailbox interface prior to the second microcode patch load

Hsd-es-id: 2208962673
Original commit date: Thu Oct 3 17:38:56 2019 +0800
Change-Id: Ib70a91f167b9bd20a94e857f381e992f59cb21e4
Original commit hash: 37d7805644bbfbc52c35c7fdd417c7bc3b71aa75

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/MiscFunctions.c

================================================================================ 
Commit: cdb6b3d6feadb5e49f7d548ba196d9d4b8d21002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:44:56 2019 +0530 
-------------------------------------------------------------------------------- 
[PCH] Default enable ISHController for CML S

Hsd-es-id: 1607620292
Original commit date: Mon Sep 30 12:11:34 2019 +0530
Change-Id: Id0e7465c34fc00a31a6b9f8e4b3ec13c1daca92e
Original commit hash: 7638f7b9a52d5b098b3329643e0eabb8c5dea467
-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: 30d32b7c4c220d0f546b92912fcb66e980be12a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:44:53 2019 +0530 
-------------------------------------------------------------------------------- 
Title:[CML/CMLS]-DGR: DGR whitelist/blacklist flexibility for OEM.

Hsd-es-id: https://hsdes.intel.com/appstore/phoenix/#/integration/article?id=1608014043

Description: Provide DGR whitelist/blacklist flexibility for OEM using PCD control.
             By default Whitelist is enabled.

Original commit date: Thu Oct 3 11:13:23 2019 +0530
Change-Id: Idef14e17a96393d83611f570063c9d0579ebf785
Original commit hash: d3f14d2605ea4e0304350edc1d5db9b93a6077cd

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
CometLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
CometLakePlatSamplePkg/PlatformPkg.dec
CometLakePlatSamplePkg/PlatformPkg.fdf
CometLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: 41d8114053dfb42b891d6fc3684c94dfdebd3301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:44:22 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Oct 3 11:43:24 2019 -0700
Original commit date: Thu Oct 3 11:43:24 2019 -0700
Original commit hash: 6731a5b1f77b94b8f8cbe09811ced580ed2f34f7

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: 9078027def7c979fcdd31d68badcbcc0dcad37db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:44:10 2019 +0530 
-------------------------------------------------------------------------------- 
[PCH] Update the usb type C port mapping for CMP-V RVP board.

Type-C USB2 Port 7 is un-used in CMP-V RVP board.

Hsd-es-id: 1607929049
Original commit date: Thu Oct 3 17:24:06 2019 +0530
Change-Id: I6f03f6ebf4ac18e14fb713d93c4911045841d0d5
Original commit hash: 7581ce16f39cc97a6343a8133e70b23af2e9b949

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlVDdr4Rvp.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlVDdr4TbtRvp.asl
CometLakePlatSamplePkg/CmlvBoard/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 8a2ddab01d21d859672aef7f09bff4daed34d5bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:44:03 2019 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix CPU usage keep stay at 7%~10% when system standby

Resolution:
1. Masking FOX Lan Wake Pin B1, which is a spare one, preventing SUT from C10 state.
2. Modifie host ownership to GPIO for APIC interrupts.


Hsd-es-id: 1507437714
Original commit date: Thu Oct 3 16:05:49 2019 +0800
Change-Id: Iba24985d7548078cec2e864c7fdffcb3e3158ec5
Original commit hash: 5f9fc7e4652bd050584196a3bd15db52f4033956
-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlSDdr4.h

================================================================================ 
Commit: cc00a2d28cef7c8aa5503634fca94bb21d7f2a29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:43:58 2019 +0530 
-------------------------------------------------------------------------------- 
CML [CML-PCH] New CML Platform VR POR file WW3919

Addes missing changes

Hsd-es-id: 14010075681

Original commit date: Wed Oct 2 13:23:20 2019 -0700
Change-Id: I3c6f1222d867f64090a184c6ec261e9d9731ba1e
Original commit hash: d33b138688263b8d9a10a348240e1c210eadb8da

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 8685fb295fe5fb311092ccdf2514a9fc0368c05f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:43:54 2019 +0530 
-------------------------------------------------------------------------------- 
[CML_U62-V2][Hybrid GFX] : Hybrid graphics not working while running the benchmarks

Applied PcdRootPortIndex and GPIO porting changes only if SecondConfigReworkOption is configured to x4 PCIe slot.
Because x4 slot is secondary config only for CML V2 LP4x/DDR4 boards.

Original commit date: Thu Sep 19 13:03:16 2019 +0530
Change-Id: Ic9597b7b46b5e9d8e50c5a69a30f25db31aac8eb
Original commit hash: 73aa1282e56eeb581a08532d3fca6ab8f8d5e530

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CometLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgRpSsdt.asl

================================================================================ 
Commit: 89623dc9bed8cbee8b8f0d753fd8737e9a269421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:43:50 2019 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix Bluetooth tests are not getting auto deployed in HLK Suite.

Update the USB Port mapping and load the corresponding XHCI Port Mapping ACPI SSDT table.

Hsd-es-id: 1607929049
Original commit date: Tue Oct 1 14:13:17 2019 +0530
Change-Id: I935f13e810b5f88020563b572e5229783488c785
Original commit hash: de1665e1e8c7fa9798087d10ad2e09169c4728b1

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/CmlvAcpiTables.inf
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlSDdr4Rvp.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlSDdr4TbtRvp.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlVDdr4Rvp.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlVDdr4TbtRvp.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciKblSEvDdr4Udimm.asl
CometLakePlatSamplePkg/CmlvBoard/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 0235e196c8bc7ec48c48869e568ae43b5697e223 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:43:45 2019 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix Caterror observed after hotplugging TBT3 Devices.

GPP_E22 is used for TR_PERST_N.
Disable DDI PortD DDC to avoid GPP_E22 Pin pad mode override from GPO to Native.

Hsd-es-id: 1607964672
Original commit date: Thu Oct 3 10:55:51 2019 +0530
Change-Id: I90bf4d185285be6d39bb82e3a4020c7d3fc9762e
Original commit hash: f762bcaf7bf457ca5e87688350b4d2358c07451a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: ecd57f6c936cec3de485047ed9859382e4e63223 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:43:43 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Oct 3 01:16:59 2019 -0700
Original commit date: Thu Oct 3 01:16:59 2019 -0700
Original commit hash: 33b31d83f82654f835631ab7d983862902f0edc9

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 015ef5bd1c30311430c1c964d51a4711660891bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:42:53 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Oct 2 01:14:44 2019 -0700
Original commit date: Wed Oct 2 01:14:44 2019 -0700
Original commit hash: f541f79a5d5a01cccbfb66c7f28784b50f6b545a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4b167dc24832c506a1b90585ba0f444d5f9b47f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:42:10 2019 +0530 
-------------------------------------------------------------------------------- 
CML [CML-PCH] New CML Platform VR POR file WW3919

Added CML-S 4+2/2+2 65W/35W
Added CML-S 2+2/2+1 65W/35W

Hsd-es-id: 14010075681
Original commit date: Thu Sep 26 16:50:51 2019 -0700
Change-Id: I333064fcca75ce40a67fddbbdce9bbd9b49c2483
Original commit hash: 950946e8f7908c9d792e0586940326ce6281d36b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CometLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
CometLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
CometLakeSiliconPkg/SystemAgent/Include/SaAccess.h

================================================================================ 
Commit: e9e75ec00eb0015e2d3f95c1f4780658d5f7b482 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:41:44 2019 +0530 
-------------------------------------------------------------------------------- 
[CML][CPU] BIOS does not touch MSR 0xc80[0] and always set MSR 0xc80[30] during POST

Original commit date: Fri Jun 21 18:30:28 2019 +0800
Change-Id: I0870d206c1db06ed6e8fabda8ea8d7e83e7e6e14
Original commit hash: f712c5283aebdfcc531f565e122c424e78e6c54c

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Include/FspsUpd.h
CometLakeFspPkg/Upd/FspsUpd.dsc
CometLakePlatSamplePkg/Setup/DebugSetup.c
CometLakePlatSamplePkg/Setup/DebugSetup.hfr
CometLakePlatSamplePkg/Setup/DebugSetup.uni
CometLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
CometLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 246bcf4b21fb621f5771958881c3977fde1c6444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:40:31 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Sep 30 01:18:40 2019 -0700
Original commit date: Mon Sep 30 01:18:40 2019 -0700
Original commit hash: 21169a90e006e78b735b879cebb86e7557718ad5

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f337f441f61daa9f675e307a78314a50d8731ea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:40:09 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Weekly Update_FSP/RC

Sun Sep 29 12:07:01 2019 -0700
Original commit date: Sun Sep 29 12:07:01 2019 -0700
Original commit hash: 5b6caae20c81c4e98412f39b99022f0160af5dcb

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: 586ba8a4de60718feb9a740400e56a7ba9f1b78c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:40:08 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Sep 29 11:33:28 2019 -0700
Original commit date: Sun Sep 29 11:33:28 2019 -0700
Original commit hash: 63c9d0e5f8895d82130bffaa75bc99a40d63058e

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: 518e3e133a8e914ab10e907ebcaecb6824001f19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:39:56 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Sep 29 01:17:17 2019 -0700
Original commit date: Sun Sep 29 01:17:17 2019 -0700
Original commit hash: 4f07f88a53edd8189d4be93e1f5734360c4bd40a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c29f52be1249a8273e016e94d6c83ab85f3c6fc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:39:31 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Sep 28 01:18:02 2019 -0700
Original commit date: Sat Sep 28 01:18:02 2019 -0700
Original commit hash: fee36e4dbad720bacfd53407055f2d19eb1edeea

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 00f3520947644cd9e96dd9d6660eec52635c3148 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:39:25 2019 +0530 
-------------------------------------------------------------------------------- 
[SA][DG1] Opregion fixes for DG1
The changes is to check for Device Id present in PCI config space header instead of
PCIR header. Also calculate the OpRegion size based on ROM image size.

Original commit date: Fri Sep 27 11:23:21 2019 +0530
Change-Id: Ic96b3c42384b2c53cac4ca59094917b1acd5a0cc
Original commit hash: d22d2baa08229b5a559d51631b2f316ddf3d2875

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/SaInit/Dxe/Dg1OpRegion.h
CometLakeSiliconPkg/SystemAgent/SaInit/Dxe/Dg1OpRegionInit.c

================================================================================ 
Commit: 6fbd711406c029910abef35b4523a1aa8e4d641a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:39:12 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 27 21:37:00 2019 +0000
Original commit date: Fri Sep 27 21:37:00 2019 +0000
Original commit hash: 289ebb6d46a0d13aaa86fc715d7b617e28b3834b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23497c62e8c4fbf16bf7b4ab421dd77d74772a39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:39:10 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 27 21:15:37 2019 +0000
Original commit date: Fri Sep 27 21:15:37 2019 +0000
Original commit hash: 95755ad7f3b3f3d6194f3d9d0016b61416dcbca9

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c340cfda5b14e415171323ed784688ba328abe4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:39:07 2019 +0530 
-------------------------------------------------------------------------------- 
[CML][MRC] Update CML-S 62/102 and CML-H DDR4(SoDIMM/ UDIMM) Memory Speed and BIOS Board type configuration

MRC Board Inputs must be updated to properly constrain the Maximum memory frequency per board design.
Changes Implemented:
-Reusing existing 2DPC DMFC limitations which are still applicable for CML-S/H.
-MrcBoardType enumeration 'btUser1' has been repurposed for CML-S 6L boards, for 3200 support.
-Refactored frequency limitations due to Mixed 2DPC memory configurations.

Original commit date: Tue Sep 3 15:42:29 2019 -0700
Change-Id: I21d5eec678b967210833ad3021841d528dba0f17
Original commit hash: 0f9af15daf6064082f0528a05cb8de444cddcc56

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CometLakeFspPkg/Upd/FspmUpd.dsc
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CometLakePlatSamplePkg/CmlvBoard/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CometLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
CometLakePlatSamplePkg/Include/PlatformBoardId.h
CometLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CometLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.c
CometLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
CometLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/Include/MrcInterface.h

================================================================================ 
Commit: 8e496d9d72d34d7d540535cb1e8e4a93f79de174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 11 13:38:28 2019 +0530 
-------------------------------------------------------------------------------- 
[CMLS 102][CPU] Incorrect Turbo settings in bios

Reading the MSR 0x1AE and updating Turbo Ratio Limit NumCores.

Original commit date: Fri Sep 27 13:04:21 2019 +0530
Change-Id: Ice8985333de3c854f43ddca39cc7433c4f606f81
Original commit hash: 3ef3d0d268fde1a33421d8887360f1f75f45f17c

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c
