Classic Timing Analyzer report for projetoHardware
Tue May 09 00:02:52 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                      ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 33.493 ns                        ; unidadeControle:unidadeControle|state.Nop ; WriteDataReg[24]            ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 35.96 MHz ( period = 27.809 ns ) ; unidadeControle:unidadeControle|state.Nop ; Banco_reg:BancoReg|Reg8[31] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                           ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 35.96 MHz ( period = 27.809 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 27.625 ns               ;
; N/A                                     ; 36.23 MHz ( period = 27.604 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 27.420 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.576 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 27.364 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.562 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 27.378 ns               ;
; N/A                                     ; 36.34 MHz ( period = 27.520 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 27.336 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.460 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 27.276 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 27.159 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.361 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 27.179 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.329 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 27.117 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.319 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 27.135 ns               ;
; N/A                                     ; 36.65 MHz ( period = 27.287 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 27.075 ns               ;
; N/A                                     ; 36.65 MHz ( period = 27.287 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 27.103 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.280 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 27.082 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.262 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 27.066 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.237 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 27.053 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.227 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 27.015 ns               ;
; N/A                                     ; 36.75 MHz ( period = 27.209 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 27.025 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.197 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 27.021 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.197 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 27.021 ns               ;
; N/A                                     ; 36.80 MHz ( period = 27.172 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.988 ns               ;
; N/A                                     ; 36.84 MHz ( period = 27.144 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.960 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.128 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.918 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.128 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.946 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.125 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.944 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.086 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.874 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.083 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 26.894 ns               ;
; N/A                                     ; 36.93 MHz ( period = 27.081 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 26.892 ns               ;
; N/A                                     ; 36.93 MHz ( period = 27.075 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.877 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.057 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.861 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.054 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.842 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.033 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.835 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.027 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.847 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.022 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.838 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.015 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.819 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.792 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.003 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.823 ns               ;
; N/A                                     ; 37.04 MHz ( period = 27.001 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg13[31] ; clock      ; clock    ; None                        ; None                      ; 26.819 ns               ;
; N/A                                     ; 37.04 MHz ( period = 27.000 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 26.818 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.992 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.816 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.992 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.816 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.991 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.793 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.976 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.764 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.973 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.777 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.776 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.950 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.774 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.950 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.774 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.939 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.727 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.937 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg0[31]  ; clock      ; clock    ; None                        ; None                      ; 26.749 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.936 ns )                    ; unidadeControle:unidadeControle|state.Slti           ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.752 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.933 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.751 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.931 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.733 ns               ;
; N/A                                     ; 37.15 MHz ( period = 26.920 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.739 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.913 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.717 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.912 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.730 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.911 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.699 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.910 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 26.713 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.910 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 26.713 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.908 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.732 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.908 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.732 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.895 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.685 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.878 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.697 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.878 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 26.689 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.876 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 26.687 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.849 ns )                    ; unidadeControle:unidadeControle|state.Add            ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.669 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.848 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.672 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.848 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.672 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.836 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.655 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.836 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 26.647 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.834 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 26.645 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.832 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.636 ns               ;
; N/A                                     ; 37.29 MHz ( period = 26.820 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.638 ns               ;
; N/A                                     ; 37.29 MHz ( period = 26.814 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.620 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.806 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 26.597 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.806 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 26.597 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.796 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg13[31] ; clock      ; clock    ; None                        ; None                      ; 26.614 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.795 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 26.613 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.794 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 26.605 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.794 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.586 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.792 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 26.603 ns               ;
; N/A                                     ; 37.33 MHz ( period = 26.790 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.592 ns               ;
; N/A                                     ; 37.33 MHz ( period = 26.789 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.577 ns               ;
; N/A                                     ; 37.33 MHz ( period = 26.785 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.605 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.776 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.595 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.772 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.576 ns               ;
; N/A                                     ; 37.36 MHz ( period = 26.770 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.562 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.758 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.560 ns               ;
; N/A                                     ; 37.38 MHz ( period = 26.754 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg13[31] ; clock      ; clock    ; None                        ; None                      ; 26.572 ns               ;
; N/A                                     ; 37.38 MHz ( period = 26.753 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 26.571 ns               ;
; N/A                                     ; 37.38 MHz ( period = 26.749 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.575 ns               ;
; N/A                                     ; 37.38 MHz ( period = 26.749 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.575 ns               ;
; N/A                                     ; 37.39 MHz ( period = 26.744 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.562 ns               ;
; N/A                                     ; 37.39 MHz ( period = 26.743 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.559 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.740 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg17[27] ; clock      ; clock    ; None                        ; None                      ; 26.546 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.740 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 26.534 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.740 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.544 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.734 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 26.545 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.732 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 26.543 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.732 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg0[31]  ; clock      ; clock    ; None                        ; None                      ; 26.544 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.730 ns )                    ; unidadeControle:unidadeControle|state.Sxori          ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.566 ns               ;
; N/A                                     ; 37.42 MHz ( period = 26.725 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.515 ns               ;
; N/A                                     ; 37.43 MHz ( period = 26.714 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.552 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.712 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg13[31] ; clock      ; clock    ; None                        ; None                      ; 26.530 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.711 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 26.529 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.708 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.510 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.707 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.531 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.707 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.531 ns               ;
; N/A                                     ; 37.45 MHz ( period = 26.705 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 26.508 ns               ;
; N/A                                     ; 37.45 MHz ( period = 26.705 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 26.508 ns               ;
; N/A                                     ; 37.45 MHz ( period = 26.703 ns )                    ; unidadeControle:unidadeControle|state.Slti           ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.491 ns               ;
; N/A                                     ; 37.45 MHz ( period = 26.700 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.490 ns               ;
; N/A                                     ; 37.46 MHz ( period = 26.698 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg13[23] ; clock      ; clock    ; None                        ; None                      ; 26.462 ns               ;
; N/A                                     ; 37.46 MHz ( period = 26.697 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg9[23]  ; clock      ; clock    ; None                        ; None                      ; 26.461 ns               ;
; N/A                                     ; 37.46 MHz ( period = 26.696 ns )                    ; unidadeControle:unidadeControle|state.SltiWrite      ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.512 ns               ;
; N/A                                     ; 37.47 MHz ( period = 26.690 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.494 ns               ;
; N/A                                     ; 37.47 MHz ( period = 26.690 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg0[31]  ; clock      ; clock    ; None                        ; None                      ; 26.502 ns               ;
; N/A                                     ; 37.48 MHz ( period = 26.680 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.482 ns               ;
; N/A                                     ; 37.48 MHz ( period = 26.679 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.469 ns               ;
; N/A                                     ; 37.49 MHz ( period = 26.677 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.498 ns               ;
; N/A                                     ; 37.49 MHz ( period = 26.676 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSll    ; Banco_reg:BancoReg|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 26.494 ns               ;
; N/A                                     ; 37.49 MHz ( period = 26.675 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.499 ns               ;
; N/A                                     ; 37.49 MHz ( period = 26.675 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.499 ns               ;
; N/A                                     ; 37.51 MHz ( period = 26.663 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 26.466 ns               ;
; N/A                                     ; 37.51 MHz ( period = 26.663 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 26.466 ns               ;
; N/A                                     ; 37.51 MHz ( period = 26.662 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.466 ns               ;
; N/A                                     ; 37.52 MHz ( period = 26.652 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg13[31] ; clock      ; clock    ; None                        ; None                      ; 26.470 ns               ;
; N/A                                     ; 37.52 MHz ( period = 26.651 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 26.469 ns               ;
; N/A                                     ; 37.53 MHz ( period = 26.648 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg0[31]  ; clock      ; clock    ; None                        ; None                      ; 26.460 ns               ;
; N/A                                     ; 37.53 MHz ( period = 26.643 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.445 ns               ;
; N/A                                     ; 37.54 MHz ( period = 26.635 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.454 ns               ;
; N/A                                     ; 37.54 MHz ( period = 26.635 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 26.448 ns               ;
; N/A                                     ; 37.55 MHz ( period = 26.633 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 26.446 ns               ;
; N/A                                     ; 37.56 MHz ( period = 26.625 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.449 ns               ;
; N/A                                     ; 37.56 MHz ( period = 26.625 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.449 ns               ;
; N/A                                     ; 37.56 MHz ( period = 26.625 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.429 ns               ;
; N/A                                     ; 37.56 MHz ( period = 26.621 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 26.424 ns               ;
; N/A                                     ; 37.56 MHz ( period = 26.621 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 26.424 ns               ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; unidadeControle:unidadeControle|state.Add            ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.408 ns               ;
; N/A                                     ; 37.57 MHz ( period = 26.615 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.417 ns               ;
; N/A                                     ; 37.59 MHz ( period = 26.603 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.422 ns               ;
; N/A                                     ; 37.59 MHz ( period = 26.601 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 26.392 ns               ;
; N/A                                     ; 37.59 MHz ( period = 26.601 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 26.392 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.599 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.403 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.597 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.421 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.597 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.421 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.597 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.401 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.593 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 26.404 ns               ;
; N/A                                     ; 37.61 MHz ( period = 26.591 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 26.402 ns               ;
; N/A                                     ; 37.61 MHz ( period = 26.588 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg0[31]  ; clock      ; clock    ; None                        ; None                      ; 26.400 ns               ;
; N/A                                     ; 37.61 MHz ( period = 26.587 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.377 ns               ;
; N/A                                     ; 37.62 MHz ( period = 26.581 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.387 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.561 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 26.364 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.561 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 26.364 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.561 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 26.372 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.560 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.384 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.560 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.384 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.559 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 26.370 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.559 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 26.350 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.559 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 26.350 ns               ;
; N/A                                     ; 37.66 MHz ( period = 26.553 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.372 ns               ;
; N/A                                     ; 37.66 MHz ( period = 26.553 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg13[31] ; clock      ; clock    ; None                        ; None                      ; 26.373 ns               ;
; N/A                                     ; 37.66 MHz ( period = 26.552 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.344 ns               ;
; N/A                                     ; 37.66 MHz ( period = 26.552 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 26.372 ns               ;
; N/A                                     ; 37.69 MHz ( period = 26.535 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg17[27] ; clock      ; clock    ; None                        ; None                      ; 26.341 ns               ;
; N/A                                     ; 37.69 MHz ( period = 26.535 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 26.329 ns               ;
; N/A                                     ; 37.69 MHz ( period = 26.532 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.356 ns               ;
; N/A                                     ; 37.69 MHz ( period = 26.532 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.356 ns               ;
; N/A                                     ; 37.69 MHz ( period = 26.530 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg31[31] ; clock      ; clock    ; None                        ; None                      ; 26.325 ns               ;
; N/A                                     ; 37.69 MHz ( period = 26.529 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg27[31] ; clock      ; clock    ; None                        ; None                      ; 26.324 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.525 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.344 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.517 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 26.308 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.517 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 26.308 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.516 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 26.342 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.516 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 26.342 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.511 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 26.322 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.511 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.301 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.511 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg13[31] ; clock      ; clock    ; None                        ; None                      ; 26.329 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.510 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.298 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.510 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 26.328 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.509 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 26.320 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.498 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.304 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.497 ns )                    ; unidadeControle:unidadeControle|state.Sxori          ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.305 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.493 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg17[27] ; clock      ; clock    ; None                        ; None                      ; 26.299 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.493 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 26.287 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.493 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.295 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.493 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg13[23] ; clock      ; clock    ; None                        ; None                      ; 26.257 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.492 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg9[23]  ; clock      ; clock    ; None                        ; None                      ; 26.256 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.489 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg0[31]  ; clock      ; clock    ; None                        ; None                      ; 26.303 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.488 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 26.307 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.483 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 26.294 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.481 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 26.292 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.481 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.291 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.480 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.288 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.479 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg13[31] ; clock      ; clock    ; None                        ; None                      ; 26.297 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.478 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 26.296 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.475 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 26.279 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.474 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 26.280 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.473 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg23[31] ; clock      ; clock    ; None                        ; None                      ; 26.263 ns               ;
; N/A                                     ; 37.78 MHz ( period = 26.472 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg19[31] ; clock      ; clock    ; None                        ; None                      ; 26.262 ns               ;
; N/A                                     ; 37.79 MHz ( period = 26.463 ns )                    ; unidadeControle:unidadeControle|state.SltiWrite      ; Banco_reg:BancoReg|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 26.251 ns               ;
; N/A                                     ; 37.79 MHz ( period = 26.462 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 26.267 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                 ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 33.493 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 33.288 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 33.246 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 33.204 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 33.158 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 33.144 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 33.059 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.045 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 33.003 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.971 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.953 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.933 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.921 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.911 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.893 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.869 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.856 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.854 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.828 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.812 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.812 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.809 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.770 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.728 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.711 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.710 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.710 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.706 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.687 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.686 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.668 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.644 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.642 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.636 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.620 ns  ; unidadeControle:unidadeControle|state.Slti           ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.617 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.611 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.596 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.586 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.584 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.569 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.558 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.537 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.533 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.521 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.519 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.504 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.493 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.487 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.485 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.477 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.469 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.459 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.443 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.428 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.427 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.422 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.414 ns  ; unidadeControle:unidadeControle|state.Sxori          ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.411 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.398 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.394 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.389 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.380 ns  ; unidadeControle:unidadeControle|state.SltiWrite      ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.378 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.376 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.371 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.361 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.360 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.352 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.333 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.314 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.307 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.296 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.285 ns  ; unidadeControle:unidadeControle|state.Slti           ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.282 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.277 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.272 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.272 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.268 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.261 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.253 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.252 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.247 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.230 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.224 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 32.219 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 32.208 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.200 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 32.198 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.186 ns  ; unidadeControle:unidadeControle|state.Slti           ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.184 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.183 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.177 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 32.170 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.169 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.162 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.151 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.146 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.142 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.134 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.127 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.100 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.099 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.093 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.092 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.089 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.082 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.079 ns  ; unidadeControle:unidadeControle|state.Sxori          ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.071 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.070 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.063 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.060 ns  ; unidadeControle:unidadeControle|state.Slti           ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.057 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.045 ns  ; unidadeControle:unidadeControle|state.SltiWrite      ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.042 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.040 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.039 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.036 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.035 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.029 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.025 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 32.019 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 32.014 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 32.005 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.000 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.997 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.995 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 31.994 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 31.993 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 31.980 ns  ; unidadeControle:unidadeControle|state.Sxori          ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 31.977 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 31.973 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.972 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 31.972 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 31.964 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 31.958 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.953 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 31.947 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.946 ns  ; unidadeControle:unidadeControle|state.SltiWrite      ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 31.944 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.941 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 31.935 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 31.930 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 31.930 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 31.926 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 31.919 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.911 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 31.909 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.899 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 31.898 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.888 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 31.883 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 31.882 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.877 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 31.875 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 31.870 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 31.868 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.867 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.867 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 31.854 ns  ; unidadeControle:unidadeControle|state.Sxori          ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.854 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.854 ns  ; unidadeControle:unidadeControle|state.Andi           ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 31.851 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 31.838 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.838 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.828 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 31.820 ns  ; unidadeControle:unidadeControle|state.SltiWrite      ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.817 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 31.800 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.800 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 31.799 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.789 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 31.777 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 31.776 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 31.771 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 31.758 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 31.757 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.754 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 31.752 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 31.752 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 31.737 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.734 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 31.732 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.729 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 31.729 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 31.725 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.724 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 31.716 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 31.713 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.710 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 31.708 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 31.704 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 31.702 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 31.697 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 31.687 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 31.678 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 31.675 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.672 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 31.668 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.656 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[29] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                      ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 09 00:02:51 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 35.96 MHz between source register "unidadeControle:unidadeControle|state.Nop" and destination register "Banco_reg:BancoReg|Reg8[31]" (period= 27.809 ns)
    Info: + Longest register to register delay is 27.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y33_N1; Fanout = 8; REG Node = 'unidadeControle:unidadeControle|state.Nop'
        Info: 2: + IC(0.522 ns) + CELL(0.438 ns) = 0.960 ns; Loc. = LCCOMB_X31_Y33_N24; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle|WideOr66~1'
        Info: 3: + IC(0.274 ns) + CELL(0.438 ns) = 1.672 ns; Loc. = LCCOMB_X31_Y33_N16; Fanout = 5; COMB Node = 'unidadeControle:unidadeControle|WideOr66~2'
        Info: 4: + IC(1.253 ns) + CELL(0.275 ns) = 3.200 ns; Loc. = LCCOMB_X31_Y34_N16; Fanout = 1; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(0.268 ns) + CELL(0.398 ns) = 3.866 ns; Loc. = LCCOMB_X31_Y34_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[0]~8'
        Info: 6: + IC(0.272 ns) + CELL(0.420 ns) = 4.558 ns; Loc. = LCCOMB_X31_Y34_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[1]~12'
        Info: 7: + IC(0.454 ns) + CELL(0.150 ns) = 5.162 ns; Loc. = LCCOMB_X32_Y34_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[2]~13'
        Info: 8: + IC(0.267 ns) + CELL(0.275 ns) = 5.704 ns; Loc. = LCCOMB_X32_Y34_N30; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[3]~16'
        Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 6.108 ns; Loc. = LCCOMB_X32_Y34_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[4]~17'
        Info: 10: + IC(0.264 ns) + CELL(0.275 ns) = 6.647 ns; Loc. = LCCOMB_X32_Y34_N10; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[5]~18'
        Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 7.056 ns; Loc. = LCCOMB_X32_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~19'
        Info: 12: + IC(0.248 ns) + CELL(0.150 ns) = 7.454 ns; Loc. = LCCOMB_X32_Y34_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[7]~57'
        Info: 13: + IC(0.260 ns) + CELL(0.275 ns) = 7.989 ns; Loc. = LCCOMB_X32_Y34_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~20'
        Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 8.385 ns; Loc. = LCCOMB_X32_Y34_N18; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[9]~58'
        Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 8.792 ns; Loc. = LCCOMB_X32_Y34_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~21'
        Info: 16: + IC(0.239 ns) + CELL(0.150 ns) = 9.181 ns; Loc. = LCCOMB_X32_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[11]~59'
        Info: 17: + IC(0.260 ns) + CELL(0.275 ns) = 9.716 ns; Loc. = LCCOMB_X32_Y34_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~22'
        Info: 18: + IC(0.248 ns) + CELL(0.150 ns) = 10.114 ns; Loc. = LCCOMB_X32_Y34_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~60'
        Info: 19: + IC(0.263 ns) + CELL(0.150 ns) = 10.527 ns; Loc. = LCCOMB_X32_Y34_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[14]~23'
        Info: 20: + IC(0.683 ns) + CELL(0.275 ns) = 11.485 ns; Loc. = LCCOMB_X36_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~25'
        Info: 21: + IC(0.261 ns) + CELL(0.150 ns) = 11.896 ns; Loc. = LCCOMB_X36_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~27'
        Info: 22: + IC(0.257 ns) + CELL(0.275 ns) = 12.428 ns; Loc. = LCCOMB_X36_Y34_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~28'
        Info: 23: + IC(0.264 ns) + CELL(0.150 ns) = 12.842 ns; Loc. = LCCOMB_X36_Y34_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~29'
        Info: 24: + IC(0.267 ns) + CELL(0.275 ns) = 13.384 ns; Loc. = LCCOMB_X36_Y34_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~31'
        Info: 25: + IC(0.262 ns) + CELL(0.150 ns) = 13.796 ns; Loc. = LCCOMB_X36_Y34_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~33'
        Info: 26: + IC(0.260 ns) + CELL(0.275 ns) = 14.331 ns; Loc. = LCCOMB_X36_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~34'
        Info: 27: + IC(0.259 ns) + CELL(0.150 ns) = 14.740 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~35'
        Info: 28: + IC(0.265 ns) + CELL(0.275 ns) = 15.280 ns; Loc. = LCCOMB_X36_Y34_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~37'
        Info: 29: + IC(0.271 ns) + CELL(0.275 ns) = 15.826 ns; Loc. = LCCOMB_X36_Y34_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~39'
        Info: 30: + IC(0.277 ns) + CELL(0.438 ns) = 16.541 ns; Loc. = LCCOMB_X36_Y34_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~40'
        Info: 31: + IC(1.206 ns) + CELL(0.150 ns) = 17.897 ns; Loc. = LCCOMB_X43_Y33_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~41'
        Info: 32: + IC(0.254 ns) + CELL(0.275 ns) = 18.426 ns; Loc. = LCCOMB_X43_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~43'
        Info: 33: + IC(0.263 ns) + CELL(0.150 ns) = 18.839 ns; Loc. = LCCOMB_X43_Y33_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[29]~44'
        Info: 34: + IC(0.253 ns) + CELL(0.150 ns) = 19.242 ns; Loc. = LCCOMB_X43_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~45'
        Info: 35: + IC(0.261 ns) + CELL(0.150 ns) = 19.653 ns; Loc. = LCCOMB_X43_Y33_N18; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~2'
        Info: 36: + IC(0.255 ns) + CELL(0.150 ns) = 20.058 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 53; COMB Node = 'unidadeControle:unidadeControle|Selector76~1'
        Info: 37: + IC(0.504 ns) + CELL(0.419 ns) = 20.981 ns; Loc. = LCCOMB_X44_Y33_N6; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux5~1'
        Info: 38: + IC(1.056 ns) + CELL(0.438 ns) = 22.475 ns; Loc. = LCCOMB_X43_Y34_N16; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux0~1'
        Info: 39: + IC(0.683 ns) + CELL(0.275 ns) = 23.433 ns; Loc. = LCCOMB_X40_Y33_N4; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux0~2'
        Info: 40: + IC(0.438 ns) + CELL(0.150 ns) = 24.021 ns; Loc. = LCCOMB_X40_Y33_N30; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux0~3'
        Info: 41: + IC(3.371 ns) + CELL(0.149 ns) = 27.541 ns; Loc. = LCCOMB_X43_Y32_N12; Fanout = 1; COMB Node = 'Banco_reg:BancoReg|Reg8[31]~feeder'
        Info: 42: + IC(0.000 ns) + CELL(0.084 ns) = 27.625 ns; Loc. = LCFF_X43_Y32_N13; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg8[31]'
        Info: Total cell delay = 9.647 ns ( 34.92 % )
        Info: Total interconnect delay = 17.978 ns ( 65.08 % )
    Info: - Smallest clock skew is 0.030 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.881 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1442; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.241 ns) + CELL(0.537 ns) = 2.881 ns; Loc. = LCFF_X43_Y32_N13; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg8[31]'
            Info: Total cell delay = 1.526 ns ( 52.97 % )
            Info: Total interconnect delay = 1.355 ns ( 47.03 % )
        Info: - Longest clock path from clock "clock" to source register is 2.851 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1442; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.211 ns) + CELL(0.537 ns) = 2.851 ns; Loc. = LCFF_X31_Y33_N1; Fanout = 8; REG Node = 'unidadeControle:unidadeControle|state.Nop'
            Info: Total cell delay = 1.526 ns ( 53.53 % )
            Info: Total interconnect delay = 1.325 ns ( 46.47 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[24]" through register "unidadeControle:unidadeControle|state.Nop" is 33.493 ns
    Info: + Longest clock path from clock "clock" to source register is 2.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1442; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.211 ns) + CELL(0.537 ns) = 2.851 ns; Loc. = LCFF_X31_Y33_N1; Fanout = 8; REG Node = 'unidadeControle:unidadeControle|state.Nop'
        Info: Total cell delay = 1.526 ns ( 53.53 % )
        Info: Total interconnect delay = 1.325 ns ( 46.47 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 30.392 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y33_N1; Fanout = 8; REG Node = 'unidadeControle:unidadeControle|state.Nop'
        Info: 2: + IC(0.522 ns) + CELL(0.438 ns) = 0.960 ns; Loc. = LCCOMB_X31_Y33_N24; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle|WideOr66~1'
        Info: 3: + IC(0.274 ns) + CELL(0.438 ns) = 1.672 ns; Loc. = LCCOMB_X31_Y33_N16; Fanout = 5; COMB Node = 'unidadeControle:unidadeControle|WideOr66~2'
        Info: 4: + IC(1.253 ns) + CELL(0.275 ns) = 3.200 ns; Loc. = LCCOMB_X31_Y34_N16; Fanout = 1; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(0.268 ns) + CELL(0.398 ns) = 3.866 ns; Loc. = LCCOMB_X31_Y34_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[0]~8'
        Info: 6: + IC(0.272 ns) + CELL(0.420 ns) = 4.558 ns; Loc. = LCCOMB_X31_Y34_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[1]~12'
        Info: 7: + IC(0.454 ns) + CELL(0.150 ns) = 5.162 ns; Loc. = LCCOMB_X32_Y34_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[2]~13'
        Info: 8: + IC(0.267 ns) + CELL(0.275 ns) = 5.704 ns; Loc. = LCCOMB_X32_Y34_N30; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[3]~16'
        Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 6.108 ns; Loc. = LCCOMB_X32_Y34_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[4]~17'
        Info: 10: + IC(0.264 ns) + CELL(0.275 ns) = 6.647 ns; Loc. = LCCOMB_X32_Y34_N10; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[5]~18'
        Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 7.056 ns; Loc. = LCCOMB_X32_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~19'
        Info: 12: + IC(0.248 ns) + CELL(0.150 ns) = 7.454 ns; Loc. = LCCOMB_X32_Y34_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[7]~57'
        Info: 13: + IC(0.260 ns) + CELL(0.275 ns) = 7.989 ns; Loc. = LCCOMB_X32_Y34_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~20'
        Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 8.385 ns; Loc. = LCCOMB_X32_Y34_N18; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[9]~58'
        Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 8.792 ns; Loc. = LCCOMB_X32_Y34_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~21'
        Info: 16: + IC(0.239 ns) + CELL(0.150 ns) = 9.181 ns; Loc. = LCCOMB_X32_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[11]~59'
        Info: 17: + IC(0.260 ns) + CELL(0.275 ns) = 9.716 ns; Loc. = LCCOMB_X32_Y34_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~22'
        Info: 18: + IC(0.248 ns) + CELL(0.150 ns) = 10.114 ns; Loc. = LCCOMB_X32_Y34_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~60'
        Info: 19: + IC(0.263 ns) + CELL(0.150 ns) = 10.527 ns; Loc. = LCCOMB_X32_Y34_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[14]~23'
        Info: 20: + IC(0.683 ns) + CELL(0.275 ns) = 11.485 ns; Loc. = LCCOMB_X36_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~25'
        Info: 21: + IC(0.261 ns) + CELL(0.150 ns) = 11.896 ns; Loc. = LCCOMB_X36_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~27'
        Info: 22: + IC(0.257 ns) + CELL(0.275 ns) = 12.428 ns; Loc. = LCCOMB_X36_Y34_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~28'
        Info: 23: + IC(0.264 ns) + CELL(0.150 ns) = 12.842 ns; Loc. = LCCOMB_X36_Y34_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~29'
        Info: 24: + IC(0.267 ns) + CELL(0.275 ns) = 13.384 ns; Loc. = LCCOMB_X36_Y34_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~31'
        Info: 25: + IC(0.262 ns) + CELL(0.150 ns) = 13.796 ns; Loc. = LCCOMB_X36_Y34_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~33'
        Info: 26: + IC(0.260 ns) + CELL(0.275 ns) = 14.331 ns; Loc. = LCCOMB_X36_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~34'
        Info: 27: + IC(0.259 ns) + CELL(0.150 ns) = 14.740 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~35'
        Info: 28: + IC(0.265 ns) + CELL(0.275 ns) = 15.280 ns; Loc. = LCCOMB_X36_Y34_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~37'
        Info: 29: + IC(0.271 ns) + CELL(0.275 ns) = 15.826 ns; Loc. = LCCOMB_X36_Y34_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~39'
        Info: 30: + IC(0.277 ns) + CELL(0.438 ns) = 16.541 ns; Loc. = LCCOMB_X36_Y34_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~40'
        Info: 31: + IC(1.206 ns) + CELL(0.150 ns) = 17.897 ns; Loc. = LCCOMB_X43_Y33_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~41'
        Info: 32: + IC(0.254 ns) + CELL(0.275 ns) = 18.426 ns; Loc. = LCCOMB_X43_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~43'
        Info: 33: + IC(0.263 ns) + CELL(0.150 ns) = 18.839 ns; Loc. = LCCOMB_X43_Y33_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[29]~44'
        Info: 34: + IC(0.253 ns) + CELL(0.150 ns) = 19.242 ns; Loc. = LCCOMB_X43_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~45'
        Info: 35: + IC(0.261 ns) + CELL(0.150 ns) = 19.653 ns; Loc. = LCCOMB_X43_Y33_N18; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~2'
        Info: 36: + IC(0.255 ns) + CELL(0.150 ns) = 20.058 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 53; COMB Node = 'unidadeControle:unidadeControle|Selector76~1'
        Info: 37: + IC(1.015 ns) + CELL(0.275 ns) = 21.348 ns; Loc. = LCCOMB_X44_Y34_N30; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux7~0'
        Info: 38: + IC(0.410 ns) + CELL(0.420 ns) = 22.178 ns; Loc. = LCCOMB_X43_Y34_N14; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux7~1'
        Info: 39: + IC(0.393 ns) + CELL(0.150 ns) = 22.721 ns; Loc. = LCCOMB_X44_Y34_N0; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux7~2'
        Info: 40: + IC(0.247 ns) + CELL(0.150 ns) = 23.118 ns; Loc. = LCCOMB_X44_Y34_N10; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux7~3'
        Info: 41: + IC(4.486 ns) + CELL(2.788 ns) = 30.392 ns; Loc. = PIN_AH15; Fanout = 0; PIN Node = 'WriteDataReg[24]'
        Info: Total cell delay = 11.915 ns ( 39.20 % )
        Info: Total interconnect delay = 18.477 ns ( 60.80 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Tue May 09 00:02:52 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


