Timing Analyzer report for eMEM
Thu May 18 22:59:29 2006
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'pClock'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                               ; To                                                                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.657 ns                         ; pAddress[4]                                                                                                                        ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ;            ; pClock   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.049 ns                        ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[11]                                                                                                                      ; pClock     ;          ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.819 ns                         ; pControl_in[0]                                                                                                                     ; pReadData[0]                                                                                                                       ;            ;          ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.100 ns                        ; pWriteData[1]                                                                                                                      ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0  ;            ; pClock   ; 0            ;
; Clock Setup: 'pClock'        ; N/A   ; None          ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg0  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg0  ; pClock     ; pClock   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                    ;                                                                                                                                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; pClock          ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pClock'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                                               ; To                                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg16 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg16 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg15 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg15 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg14 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg14 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg13 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg13 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg12 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg12 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg11 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg11 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg10 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg10 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg9  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg9  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg8  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg8  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg7  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg7  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg6  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg6  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg5  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg5  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg4  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg4  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg3  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg3  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg2  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg2  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg1  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg1  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg0  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg13 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg13 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg12 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg12 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg11 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg11 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg10 ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg10 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg9  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg9  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg8  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg8  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg7  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg7  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg6  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg6  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg5  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg5  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg4  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg4  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg3  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg3  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg2  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg2  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg1  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg1  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg0  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_memory_reg0  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                                                                                                                 ; To Clock ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.657 ns   ; pAddress[4]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pClock   ;
; N/A   ; None         ; 3.633 ns   ; pAddress[4]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pClock   ;
; N/A   ; None         ; 3.518 ns   ; pAddress[6]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pClock   ;
; N/A   ; None         ; 3.436 ns   ; pAddress[9]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pClock   ;
; N/A   ; None         ; 3.392 ns   ; pAddress[2]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pClock   ;
; N/A   ; None         ; 3.189 ns   ; pAddress[5]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pClock   ;
; N/A   ; None         ; 3.187 ns   ; pAddress[5]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pClock   ;
; N/A   ; None         ; 3.146 ns   ; pAddress[3]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pClock   ;
; N/A   ; None         ; 3.136 ns   ; pAddress[6]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pClock   ;
; N/A   ; None         ; 3.129 ns   ; pAddress[3]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pClock   ;
; N/A   ; None         ; 3.114 ns   ; pWriteData[25] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg12 ; pClock   ;
; N/A   ; None         ; 3.085 ns   ; pAddress[9]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pClock   ;
; N/A   ; None         ; 3.068 ns   ; pWriteData[24] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg11 ; pClock   ;
; N/A   ; None         ; 3.065 ns   ; pWriteData[5]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg2  ; pClock   ;
; N/A   ; None         ; 3.052 ns   ; pAddress[7]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pClock   ;
; N/A   ; None         ; 3.051 ns   ; pAddress[2]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pClock   ;
; N/A   ; None         ; 3.039 ns   ; pAddress[7]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pClock   ;
; N/A   ; None         ; 3.013 ns   ; pWriteData[6]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg3  ; pClock   ;
; N/A   ; None         ; 2.972 ns   ; pAddress[8]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pClock   ;
; N/A   ; None         ; 2.970 ns   ; pAddress[8]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pClock   ;
; N/A   ; None         ; 2.929 ns   ; pWriteData[18] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg9  ; pClock   ;
; N/A   ; None         ; 2.929 ns   ; pWriteData[14] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg6  ; pClock   ;
; N/A   ; None         ; 2.918 ns   ; pWriteData[8]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg4  ; pClock   ;
; N/A   ; None         ; 2.911 ns   ; pWriteData[19] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg9  ; pClock   ;
; N/A   ; None         ; 2.907 ns   ; pWriteData[0]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg0  ; pClock   ;
; N/A   ; None         ; 2.903 ns   ; pWriteData[13] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg5  ; pClock   ;
; N/A   ; None         ; 2.795 ns   ; pWriteData[28] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg15 ; pClock   ;
; N/A   ; None         ; 2.639 ns   ; pWriteData[17] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg8  ; pClock   ;
; N/A   ; None         ; 2.636 ns   ; pWriteData[3]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg2  ; pClock   ;
; N/A   ; None         ; 2.625 ns   ; pWriteData[29] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg13 ; pClock   ;
; N/A   ; None         ; 2.616 ns   ; pWriteData[7]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg3  ; pClock   ;
; N/A   ; None         ; 2.609 ns   ; pWriteData[30] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg16 ; pClock   ;
; N/A   ; None         ; 2.600 ns   ; pWriteData[11] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg4  ; pClock   ;
; N/A   ; None         ; 2.593 ns   ; pWriteData[22] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg11 ; pClock   ;
; N/A   ; None         ; 2.592 ns   ; pWriteData[23] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg12 ; pClock   ;
; N/A   ; None         ; 2.555 ns   ; pWriteData[27] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg14 ; pClock   ;
; N/A   ; None         ; 2.551 ns   ; pWriteData[4]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg1  ; pClock   ;
; N/A   ; None         ; 2.546 ns   ; pWriteData[16] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg8  ; pClock   ;
; N/A   ; None         ; 2.536 ns   ; pWriteData[31] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 ; pClock   ;
; N/A   ; None         ; 2.535 ns   ; pWriteData[9]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg5  ; pClock   ;
; N/A   ; None         ; 2.501 ns   ; pWriteData[26] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg13 ; pClock   ;
; N/A   ; None         ; 2.498 ns   ; pWriteData[20] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg10 ; pClock   ;
; N/A   ; None         ; 2.498 ns   ; pWriteData[12] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg7  ; pClock   ;
; N/A   ; None         ; 2.391 ns   ; pControl_in[1] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_we_reg       ; pClock   ;
; N/A   ; None         ; 2.351 ns   ; pControl_in[1] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_we_reg       ; pClock   ;
; N/A   ; None         ; 2.308 ns   ; pWriteData[21] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg10 ; pClock   ;
; N/A   ; None         ; 2.306 ns   ; pWriteData[10] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg6  ; pClock   ;
; N/A   ; None         ; 2.289 ns   ; pWriteData[2]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg1  ; pClock   ;
; N/A   ; None         ; 2.285 ns   ; pWriteData[15] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg7  ; pClock   ;
; N/A   ; None         ; 2.265 ns   ; pWriteData[1]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0  ; pClock   ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                               ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 11.049 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.049 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.049 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.049 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.049 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.049 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.049 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.049 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 10.732 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.732 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.732 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.732 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.732 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.732 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.732 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.732 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.611 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.611 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.611 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.611 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.611 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.611 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.611 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.611 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.580 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.580 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.580 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.580 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.580 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.580 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.580 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.580 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.544 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.544 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.544 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.544 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.544 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.544 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.544 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.544 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.524 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 10.524 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 10.524 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 10.524 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 10.524 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 10.524 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 10.524 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 10.524 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 10.504 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pReadData[5]  ; pClock     ;
; N/A                                     ; None                                                ; 10.504 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pReadData[5]  ; pClock     ;
; N/A                                     ; None                                                ; 10.504 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pReadData[5]  ; pClock     ;
; N/A                                     ; None                                                ; 10.504 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pReadData[5]  ; pClock     ;
; N/A                                     ; None                                                ; 10.504 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pReadData[5]  ; pClock     ;
; N/A                                     ; None                                                ; 10.504 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pReadData[5]  ; pClock     ;
; N/A                                     ; None                                                ; 10.504 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pReadData[5]  ; pClock     ;
; N/A                                     ; None                                                ; 10.504 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pReadData[5]  ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 10.473 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 10.465 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pReadData[19] ; pClock     ;
; N/A                                     ; None                                                ; 10.465 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pReadData[19] ; pClock     ;
; N/A                                     ; None                                                ; 10.465 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pReadData[19] ; pClock     ;
; N/A                                     ; None                                                ; 10.465 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pReadData[19] ; pClock     ;
; N/A                                     ; None                                                ; 10.465 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pReadData[19] ; pClock     ;
; N/A                                     ; None                                                ; 10.465 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pReadData[19] ; pClock     ;
; N/A                                     ; None                                                ; 10.465 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pReadData[19] ; pClock     ;
; N/A                                     ; None                                                ; 10.465 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pReadData[19] ; pClock     ;
; N/A                                     ; None                                                ; 10.431 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[14] ; pClock     ;
; N/A                                     ; None                                                ; 10.431 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[14] ; pClock     ;
; N/A                                     ; None                                                ; 10.431 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[14] ; pClock     ;
; N/A                                     ; None                                                ; 10.431 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[14] ; pClock     ;
; N/A                                     ; None                                                ; 10.431 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[14] ; pClock     ;
; N/A                                     ; None                                                ; 10.431 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[14] ; pClock     ;
; N/A                                     ; None                                                ; 10.431 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[14] ; pClock     ;
; N/A                                     ; None                                                ; 10.431 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[14] ; pClock     ;
; N/A                                     ; None                                                ; 10.402 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 10.402 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 10.402 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 10.402 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 10.402 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 10.402 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 10.402 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 10.402 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 10.399 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.399 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.399 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.399 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.399 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.399 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.399 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.399 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pReadData[6]  ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pReadData[6]  ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pReadData[6]  ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pReadData[6]  ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pReadData[6]  ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pReadData[6]  ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pReadData[6]  ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pReadData[6]  ; pClock     ;
; N/A                                     ; None                                                ; 10.391 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.391 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.391 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.391 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.391 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.391 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.391 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.391 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.376 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.374 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 10.374 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 10.374 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 10.374 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 10.374 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 10.374 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 10.374 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 10.374 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 10.367 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.367 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.367 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.367 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.367 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.367 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.367 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.367 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.363 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 10.363 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 10.363 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 10.363 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 10.363 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 10.363 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 10.363 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 10.363 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 10.362 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[28] ; pClock     ;
; N/A                                     ; None                                                ; 10.362 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[28] ; pClock     ;
; N/A                                     ; None                                                ; 10.362 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[28] ; pClock     ;
; N/A                                     ; None                                                ; 10.362 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[28] ; pClock     ;
; N/A                                     ; None                                                ; 10.362 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[28] ; pClock     ;
; N/A                                     ; None                                                ; 10.362 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[28] ; pClock     ;
; N/A                                     ; None                                                ; 10.362 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[28] ; pClock     ;
; N/A                                     ; None                                                ; 10.362 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[28] ; pClock     ;
; N/A                                     ; None                                                ; 10.345 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[23] ; pClock     ;
; N/A                                     ; None                                                ; 10.345 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[23] ; pClock     ;
; N/A                                     ; None                                                ; 10.345 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[23] ; pClock     ;
; N/A                                     ; None                                                ; 10.345 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[23] ; pClock     ;
; N/A                                     ; None                                                ; 10.345 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[23] ; pClock     ;
; N/A                                     ; None                                                ; 10.345 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[23] ; pClock     ;
; N/A                                     ; None                                                ; 10.345 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[23] ; pClock     ;
; N/A                                     ; None                                                ; 10.345 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[23] ; pClock     ;
; N/A                                     ; None                                                ; 10.344 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[13] ; pClock     ;
; N/A                                     ; None                                                ; 10.344 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[13] ; pClock     ;
; N/A                                     ; None                                                ; 10.344 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[13] ; pClock     ;
; N/A                                     ; None                                                ; 10.344 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[13] ; pClock     ;
; N/A                                     ; None                                                ; 10.344 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[13] ; pClock     ;
; N/A                                     ; None                                                ; 10.344 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[13] ; pClock     ;
; N/A                                     ; None                                                ; 10.344 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[13] ; pClock     ;
; N/A                                     ; None                                                ; 10.344 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[13] ; pClock     ;
; N/A                                     ; None                                                ; 10.341 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.341 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.341 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.341 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.341 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.341 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.341 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.341 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.333 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.333 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.333 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.333 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.333 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.333 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.333 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.333 ns  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pReadData[22] ; pClock     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                    ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------+
; tpd                                                                              ;
+-------+-------------------+-----------------+-----------------+------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From            ; To               ;
+-------+-------------------+-----------------+-----------------+------------------+
; N/A   ; None              ; 7.819 ns        ; pControl_in[0]  ; pReadData[31]    ;
; N/A   ; None              ; 7.819 ns        ; pControl_in[0]  ; pReadData[27]    ;
; N/A   ; None              ; 7.819 ns        ; pControl_in[0]  ; pReadData[22]    ;
; N/A   ; None              ; 7.819 ns        ; pControl_in[0]  ; pReadData[16]    ;
; N/A   ; None              ; 7.819 ns        ; pControl_in[0]  ; pReadData[13]    ;
; N/A   ; None              ; 7.819 ns        ; pControl_in[0]  ; pReadData[0]     ;
; N/A   ; None              ; 7.803 ns        ; pAddress[6]     ; pResult[6]       ;
; N/A   ; None              ; 7.795 ns        ; pControl_in[0]  ; pReadData[29]    ;
; N/A   ; None              ; 7.795 ns        ; pControl_in[0]  ; pReadData[23]    ;
; N/A   ; None              ; 7.795 ns        ; pControl_in[0]  ; pReadData[18]    ;
; N/A   ; None              ; 7.795 ns        ; pControl_in[0]  ; pReadData[9]     ;
; N/A   ; None              ; 7.795 ns        ; pControl_in[0]  ; pReadData[7]     ;
; N/A   ; None              ; 7.795 ns        ; pControl_in[0]  ; pReadData[6]     ;
; N/A   ; None              ; 7.761 ns        ; pControl_in[0]  ; pReadData[28]    ;
; N/A   ; None              ; 7.761 ns        ; pControl_in[0]  ; pReadData[17]    ;
; N/A   ; None              ; 7.761 ns        ; pControl_in[0]  ; pReadData[15]    ;
; N/A   ; None              ; 7.761 ns        ; pControl_in[0]  ; pReadData[5]     ;
; N/A   ; None              ; 7.761 ns        ; pControl_in[0]  ; pReadData[4]     ;
; N/A   ; None              ; 7.761 ns        ; pControl_in[0]  ; pReadData[3]     ;
; N/A   ; None              ; 7.728 ns        ; pControl_in[3]  ; pControl_out[1]  ;
; N/A   ; None              ; 7.725 ns        ; pControl_in[0]  ; pReadData[30]    ;
; N/A   ; None              ; 7.725 ns        ; pControl_in[0]  ; pReadData[26]    ;
; N/A   ; None              ; 7.725 ns        ; pControl_in[0]  ; pReadData[20]    ;
; N/A   ; None              ; 7.725 ns        ; pControl_in[0]  ; pReadData[19]    ;
; N/A   ; None              ; 7.725 ns        ; pControl_in[0]  ; pReadData[14]    ;
; N/A   ; None              ; 7.725 ns        ; pControl_in[0]  ; pReadData[8]     ;
; N/A   ; None              ; 7.711 ns        ; pAddress[29]    ; pResult[29]      ;
; N/A   ; None              ; 7.709 ns        ; pAddress[19]    ; pResult[19]      ;
; N/A   ; None              ; 7.694 ns        ; pAddress[20]    ; pResult[20]      ;
; N/A   ; None              ; 7.677 ns        ; pWriteReg_in[4] ; pWriteReg_out[4] ;
; N/A   ; None              ; 7.676 ns        ; pWriteReg_in[2] ; pWriteReg_out[2] ;
; N/A   ; None              ; 7.666 ns        ; pAddress[13]    ; pResult[13]      ;
; N/A   ; None              ; 7.647 ns        ; pControl_in[0]  ; pReadData[25]    ;
; N/A   ; None              ; 7.647 ns        ; pControl_in[0]  ; pReadData[24]    ;
; N/A   ; None              ; 7.647 ns        ; pControl_in[0]  ; pReadData[11]    ;
; N/A   ; None              ; 7.632 ns        ; pWriteReg_in[1] ; pWriteReg_out[1] ;
; N/A   ; None              ; 7.624 ns        ; pAddress[11]    ; pResult[11]      ;
; N/A   ; None              ; 7.619 ns        ; pWriteReg_in[0] ; pWriteReg_out[0] ;
; N/A   ; None              ; 7.600 ns        ; pAddress[10]    ; pResult[10]      ;
; N/A   ; None              ; 7.593 ns        ; pAddress[25]    ; pResult[25]      ;
; N/A   ; None              ; 7.592 ns        ; pAddress[8]     ; pResult[8]       ;
; N/A   ; None              ; 7.584 ns        ; pAddress[23]    ; pResult[23]      ;
; N/A   ; None              ; 7.564 ns        ; pControl_in[2]  ; pControl_out[0]  ;
; N/A   ; None              ; 7.559 ns        ; pAddress[27]    ; pResult[27]      ;
; N/A   ; None              ; 7.559 ns        ; pAddress[14]    ; pResult[14]      ;
; N/A   ; None              ; 7.548 ns        ; pAddress[1]     ; pResult[1]       ;
; N/A   ; None              ; 7.546 ns        ; pAddress[21]    ; pResult[21]      ;
; N/A   ; None              ; 7.531 ns        ; pAddress[9]     ; pResult[9]       ;
; N/A   ; None              ; 7.509 ns        ; pAddress[0]     ; pResult[0]       ;
; N/A   ; None              ; 7.495 ns        ; pAddress[4]     ; pResult[4]       ;
; N/A   ; None              ; 7.495 ns        ; pAddress[2]     ; pResult[2]       ;
; N/A   ; None              ; 7.414 ns        ; pControl_in[0]  ; pReadData[21]    ;
; N/A   ; None              ; 7.414 ns        ; pControl_in[0]  ; pReadData[12]    ;
; N/A   ; None              ; 7.414 ns        ; pControl_in[0]  ; pReadData[10]    ;
; N/A   ; None              ; 7.392 ns        ; pControl_in[0]  ; pReadData[2]     ;
; N/A   ; None              ; 7.392 ns        ; pControl_in[0]  ; pReadData[1]     ;
; N/A   ; None              ; 7.283 ns        ; pAddress[5]     ; pResult[5]       ;
; N/A   ; None              ; 7.276 ns        ; pAddress[3]     ; pResult[3]       ;
; N/A   ; None              ; 7.266 ns        ; pAddress[7]     ; pResult[7]       ;
; N/A   ; None              ; 7.262 ns        ; pAddress[26]    ; pResult[26]      ;
; N/A   ; None              ; 7.260 ns        ; pAddress[22]    ; pResult[22]      ;
; N/A   ; None              ; 7.258 ns        ; pAddress[31]    ; pResult[31]      ;
; N/A   ; None              ; 7.258 ns        ; pAddress[17]    ; pResult[17]      ;
; N/A   ; None              ; 7.256 ns        ; pAddress[24]    ; pResult[24]      ;
; N/A   ; None              ; 7.240 ns        ; pAddress[16]    ; pResult[16]      ;
; N/A   ; None              ; 7.238 ns        ; pAddress[30]    ; pResult[30]      ;
; N/A   ; None              ; 7.237 ns        ; pAddress[15]    ; pResult[15]      ;
; N/A   ; None              ; 7.236 ns        ; pAddress[28]    ; pResult[28]      ;
; N/A   ; None              ; 7.236 ns        ; pAddress[12]    ; pResult[12]      ;
; N/A   ; None              ; 7.234 ns        ; pWriteReg_in[3] ; pWriteReg_out[3] ;
; N/A   ; None              ; 7.232 ns        ; pAddress[18]    ; pResult[18]      ;
+-------+-------------------+-----------------+-----------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                       ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                                                                                                                 ; To Clock ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.100 ns ; pWriteData[1]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0  ; pClock   ;
; N/A           ; None        ; -2.120 ns ; pWriteData[15] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg7  ; pClock   ;
; N/A           ; None        ; -2.124 ns ; pWriteData[2]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg1  ; pClock   ;
; N/A           ; None        ; -2.141 ns ; pWriteData[10] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg6  ; pClock   ;
; N/A           ; None        ; -2.143 ns ; pWriteData[21] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg10 ; pClock   ;
; N/A           ; None        ; -2.186 ns ; pControl_in[1] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_we_reg       ; pClock   ;
; N/A           ; None        ; -2.226 ns ; pControl_in[1] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_we_reg       ; pClock   ;
; N/A           ; None        ; -2.333 ns ; pWriteData[20] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg10 ; pClock   ;
; N/A           ; None        ; -2.333 ns ; pWriteData[12] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg7  ; pClock   ;
; N/A           ; None        ; -2.336 ns ; pWriteData[26] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg13 ; pClock   ;
; N/A           ; None        ; -2.370 ns ; pWriteData[9]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg5  ; pClock   ;
; N/A           ; None        ; -2.371 ns ; pWriteData[31] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 ; pClock   ;
; N/A           ; None        ; -2.381 ns ; pWriteData[16] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg8  ; pClock   ;
; N/A           ; None        ; -2.386 ns ; pWriteData[4]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg1  ; pClock   ;
; N/A           ; None        ; -2.390 ns ; pWriteData[27] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg14 ; pClock   ;
; N/A           ; None        ; -2.427 ns ; pWriteData[23] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg12 ; pClock   ;
; N/A           ; None        ; -2.428 ns ; pWriteData[22] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg11 ; pClock   ;
; N/A           ; None        ; -2.435 ns ; pWriteData[11] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg4  ; pClock   ;
; N/A           ; None        ; -2.444 ns ; pWriteData[30] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg16 ; pClock   ;
; N/A           ; None        ; -2.451 ns ; pWriteData[7]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg3  ; pClock   ;
; N/A           ; None        ; -2.460 ns ; pWriteData[29] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg13 ; pClock   ;
; N/A           ; None        ; -2.471 ns ; pWriteData[3]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg2  ; pClock   ;
; N/A           ; None        ; -2.474 ns ; pWriteData[17] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg8  ; pClock   ;
; N/A           ; None        ; -2.630 ns ; pWriteData[28] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg15 ; pClock   ;
; N/A           ; None        ; -2.738 ns ; pWriteData[13] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg5  ; pClock   ;
; N/A           ; None        ; -2.742 ns ; pWriteData[0]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg0  ; pClock   ;
; N/A           ; None        ; -2.746 ns ; pWriteData[19] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg9  ; pClock   ;
; N/A           ; None        ; -2.753 ns ; pWriteData[8]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg4  ; pClock   ;
; N/A           ; None        ; -2.764 ns ; pWriteData[18] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg9  ; pClock   ;
; N/A           ; None        ; -2.764 ns ; pWriteData[14] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg6  ; pClock   ;
; N/A           ; None        ; -2.805 ns ; pAddress[8]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg6 ; pClock   ;
; N/A           ; None        ; -2.807 ns ; pAddress[8]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg6 ; pClock   ;
; N/A           ; None        ; -2.848 ns ; pWriteData[6]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg3  ; pClock   ;
; N/A           ; None        ; -2.874 ns ; pAddress[7]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg5 ; pClock   ;
; N/A           ; None        ; -2.886 ns ; pAddress[2]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg0 ; pClock   ;
; N/A           ; None        ; -2.887 ns ; pAddress[7]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg5 ; pClock   ;
; N/A           ; None        ; -2.900 ns ; pWriteData[5]  ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg2  ; pClock   ;
; N/A           ; None        ; -2.903 ns ; pWriteData[24] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg11 ; pClock   ;
; N/A           ; None        ; -2.920 ns ; pAddress[9]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg7 ; pClock   ;
; N/A           ; None        ; -2.949 ns ; pWriteData[25] ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_datain_reg12 ; pClock   ;
; N/A           ; None        ; -2.964 ns ; pAddress[3]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg1 ; pClock   ;
; N/A           ; None        ; -2.971 ns ; pAddress[6]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg4 ; pClock   ;
; N/A           ; None        ; -2.981 ns ; pAddress[3]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg1 ; pClock   ;
; N/A           ; None        ; -3.022 ns ; pAddress[5]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg3 ; pClock   ;
; N/A           ; None        ; -3.024 ns ; pAddress[5]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg3 ; pClock   ;
; N/A           ; None        ; -3.227 ns ; pAddress[2]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 ; pClock   ;
; N/A           ; None        ; -3.271 ns ; pAddress[9]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg7 ; pClock   ;
; N/A           ; None        ; -3.353 ns ; pAddress[6]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg4 ; pClock   ;
; N/A           ; None        ; -3.468 ns ; pAddress[4]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a0~porta_address_reg2 ; pClock   ;
; N/A           ; None        ; -3.492 ns ; pAddress[4]    ; eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 ; pClock   ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Thu May 18 22:59:28 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off eMEM -c eMEM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "pClock" is an undefined clock
Info: Clock "pClock" has Internal fmax of 290.87 MHz between source memory "eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17" and destination memory "eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17" (period= 3.438 ns)
    Info: + Longest memory to memory delay is 2.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y1; Fanout = 1; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17'
        Info: 2: + IC(0.000 ns) + CELL(2.875 ns) = 2.875 ns; Loc. = M4K_X37_Y1; Fanout = 0; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17'
        Info: Total cell delay = 2.875 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.012 ns
        Info: + Shortest clock path from clock "pClock" to destination memory is 2.894 ns
            Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'pClock'
            Info: 2: + IC(1.669 ns) + CELL(0.500 ns) = 2.894 ns; Loc. = M4K_X37_Y1; Fanout = 0; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17'
            Info: Total cell delay = 1.225 ns ( 42.33 % )
            Info: Total interconnect delay = 1.669 ns ( 57.67 % )
        Info: - Longest clock path from clock "pClock" to source memory is 2.906 ns
            Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'pClock'
            Info: 2: + IC(1.669 ns) + CELL(0.512 ns) = 2.906 ns; Loc. = M4K_X37_Y1; Fanout = 1; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17'
            Info: Total cell delay = 1.237 ns ( 42.57 % )
            Info: Total interconnect delay = 1.669 ns ( 57.43 % )
    Info: + Micro clock to output delay of source is 0.420 ns
    Info: + Micro setup delay of destination is 0.131 ns
Info: tsu for memory "eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2" (data pin = "pAddress[4]", clock pin = "pClock") is 3.657 ns
    Info: + Longest pin to memory delay is 6.432 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_U1; Fanout = 3; PIN Node = 'pAddress[4]'
        Info: 2: + IC(4.945 ns) + CELL(0.253 ns) = 6.432 ns; Loc. = M4K_X37_Y1; Fanout = 18; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2'
        Info: Total cell delay = 1.487 ns ( 23.12 % )
        Info: Total interconnect delay = 4.945 ns ( 76.88 % )
    Info: + Micro setup delay of destination is 0.131 ns
    Info: - Shortest clock path from clock "pClock" to destination memory is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'pClock'
        Info: 2: + IC(1.669 ns) + CELL(0.512 ns) = 2.906 ns; Loc. = M4K_X37_Y1; Fanout = 18; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2'
        Info: Total cell delay = 1.237 ns ( 42.57 % )
        Info: Total interconnect delay = 1.669 ns ( 57.43 % )
Info: tco from clock "pClock" to destination pin "pReadData[11]" through memory "eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0" is 11.049 ns
    Info: + Longest clock path from clock "pClock" to source memory is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'pClock'
        Info: 2: + IC(1.669 ns) + CELL(0.512 ns) = 2.906 ns; Loc. = M4K_X37_Y1; Fanout = 18; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0'
        Info: Total cell delay = 1.237 ns ( 42.57 % )
        Info: Total interconnect delay = 1.669 ns ( 57.43 % )
    Info: + Micro clock to output delay of source is 0.420 ns
    Info: + Longest memory to pin delay is 7.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y1; Fanout = 18; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.069 ns) = 3.069 ns; Loc. = M4K_X37_Y1; Fanout = 1; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|q_a[11]'
        Info: 3: + IC(2.250 ns) + CELL(2.404 ns) = 7.723 ns; Loc. = PIN_W4; Fanout = 0; PIN Node = 'pReadData[11]'
        Info: Total cell delay = 5.473 ns ( 70.87 % )
        Info: Total interconnect delay = 2.250 ns ( 29.13 % )
Info: Longest tpd from source pin "pControl_in[0]" to destination pin "pReadData[31]" is 7.819 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AA3; Fanout = 32; PIN Node = 'pControl_in[0]'
    Info: 2: + IC(4.557 ns) + CELL(2.175 ns) = 7.819 ns; Loc. = PIN_V6; Fanout = 0; PIN Node = 'pReadData[31]'
    Info: Total cell delay = 3.262 ns ( 41.72 % )
    Info: Total interconnect delay = 4.557 ns ( 58.28 % )
Info: th for memory "eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0" (data pin = "pWriteData[1]", clock pin = "pClock") is -2.100 ns
    Info: + Longest clock path from clock "pClock" to destination memory is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'pClock'
        Info: 2: + IC(1.669 ns) + CELL(0.512 ns) = 2.906 ns; Loc. = M4K_X37_Y1; Fanout = 1; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0'
        Info: Total cell delay = 1.237 ns ( 42.57 % )
        Info: Total interconnect delay = 1.669 ns ( 57.43 % )
    Info: + Micro hold delay of destination is 0.034 ns
    Info: - Shortest pin to memory delay is 5.040 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_Y8; Fanout = 1; PIN Node = 'pWriteData[1]'
        Info: 2: + IC(3.710 ns) + CELL(0.243 ns) = 5.040 ns; Loc. = M4K_X37_Y1; Fanout = 1; MEM Node = 'eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0'
        Info: Total cell delay = 1.330 ns ( 26.39 % )
        Info: Total interconnect delay = 3.710 ns ( 73.61 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Thu May 18 22:59:29 2006
    Info: Elapsed time: 00:00:01


