

================================================================
== Vivado HLS Report for 'scheduler'
================================================================
* Date:           Sat Dec 15 18:12:01 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        scheduler
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.92|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|  3 ~ 11  |          -|          -|  inf |    no    |
        | + Loop 1.1  |    6|    8|   3 ~ 4  |          -|          -|     2|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	7  / (exitcond1)
3 --> 
	4  / (or_cond_5)
	6  / (!or_cond_5)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / (demorgan)
	10  / (!demorgan)
9 --> 
	10  / true
10 --> 
	7  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: i (11)  [1/1] 0.00ns
:0  %i = alloca i32

ST_1: queue_3_current_nod (12)  [1/1] 0.00ns
:1  %queue_3_current_nod = alloca i32

ST_1: queue_3_current_nod_1 (13)  [1/1] 0.00ns
:2  %queue_3_current_nod_1 = alloca i32

ST_1: queue_3_current_nod_2 (14)  [1/1] 0.00ns
:3  %queue_3_current_nod_2 = alloca i32

ST_1: queue_3_current_nod_3 (15)  [1/1] 0.00ns
:4  %queue_3_current_nod_3 = alloca i32

ST_1: queue_3_next_node_2 (16)  [1/1] 0.00ns
:5  %queue_3_next_node_2 = alloca i32

ST_1: queue_3_next_node_3 (17)  [1/1] 0.00ns
:6  %queue_3_next_node_3 = alloca i32

ST_1: queue_3_next_node_6 (18)  [1/1] 0.00ns
:7  %queue_3_next_node_6 = alloca i32

ST_1: queue_3_next_node_8 (19)  [1/1] 0.00ns
:8  %queue_3_next_node_8 = alloca i32

ST_1: queue_3_state_2 (20)  [1/1] 0.00ns
:9  %queue_3_state_2 = alloca i32

ST_1: queue_3_state_3 (21)  [1/1] 0.00ns
:10  %queue_3_state_3 = alloca i32

ST_1: queue_3_state_6 (22)  [1/1] 0.00ns
:11  %queue_3_state_6 = alloca i32

ST_1: queue_3_state_8 (23)  [1/1] 0.00ns
:12  %queue_3_state_8 = alloca i32

ST_1: StgValue_24 (24)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sched_interfaces_context_current_node), !map !39

ST_1: StgValue_25 (25)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sched_interfaces_context_next_node), !map !45

ST_1: StgValue_26 (26)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sched_interfaces_context_state), !map !49

ST_1: StgValue_27 (27)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sched_interfaces_schedule_V), !map !53

ST_1: StgValue_28 (28)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sched_interfaces_ack_V), !map !57

ST_1: StgValue_29 (29)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %setup_interfaces_context_current_node), !map !61

ST_1: StgValue_30 (30)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %setup_interfaces_context_next_node), !map !65

ST_1: StgValue_31 (31)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %setup_interfaces_context_state), !map !69

ST_1: StgValue_32 (32)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %setup_interfaces_restart_V), !map !73

ST_1: StgValue_33 (33)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %setup_interfaces_core_halted_V), !map !77

ST_1: StgValue_34 (34)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @scheduler_str) nounwind

ST_1: StgValue_35 (35)  [1/1] 1.59ns
:24  store i32 0, i32* %i

ST_1: StgValue_36 (36)  [1/1] 1.59ns  loc: scheduler.cpp:10
:25  br label %.backedge


 <State 2>: 3.26ns
ST_2: queue_head_ptr_1 (38)  [1/1] 0.00ns  loc: scheduler.cpp:44
.backedge:0  %queue_head_ptr_1 = phi i32 [ 0, %0 ], [ %queue_head_ptr_1_be, %.backedge.backedge ]

ST_2: i_load (39)  [1/1] 0.00ns  loc: scheduler.cpp:13
.backedge:1  %i_load = load i32* %i

ST_2: loop_begin (40)  [1/1] 0.00ns
.backedge:2  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_2: exitcond1 (41)  [1/1] 3.26ns  loc: scheduler.cpp:13
.backedge:3  %exitcond1 = icmp eq i32 %i_load, 2

ST_2: StgValue_41 (42)  [1/1] 0.00ns  loc: scheduler.cpp:13
.backedge:4  br i1 %exitcond1, label %.preheader.preheader, label %1

ST_2: tmp (44)  [1/1] 0.00ns  loc: scheduler.cpp:16
:0  %tmp = sext i32 %i_load to i64

ST_2: sched_interfaces_sch (45)  [1/1] 0.00ns  loc: scheduler.cpp:16
:1  %sched_interfaces_sch = getelementptr [2 x i1]* %sched_interfaces_schedule_V, i64 0, i64 %tmp

ST_2: sched_interfaces_sch_1 (46)  [2/2] 2.32ns  loc: scheduler.cpp:16
:2  %sched_interfaces_sch_1 = load i1* %sched_interfaces_sch, align 1

ST_2: StgValue_45 (122)  [1/1] 1.59ns  loc: scheduler.cpp:50
.preheader.preheader:0  br label %.preheader


 <State 3>: 6.92ns
ST_3: sched_interfaces_sch_1 (46)  [1/2] 2.32ns  loc: scheduler.cpp:16
:2  %sched_interfaces_sch_1 = load i1* %sched_interfaces_sch, align 1

ST_3: tmp_1 (47)  [1/1] 0.00ns  loc: scheduler.cpp:16
:3  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %queue_head_ptr_1, i32 2, i32 31)

ST_3: icmp (48)  [1/1] 3.26ns  loc: scheduler.cpp:16
:4  %icmp = icmp eq i30 %tmp_1, 0

ST_3: or_cond_5 (49)  [1/1] 2.07ns  loc: scheduler.cpp:16
:5  %or_cond_5 = and i1 %sched_interfaces_sch_1, %icmp

ST_3: StgValue_50 (50)  [1/1] 1.59ns  loc: scheduler.cpp:16
:6  br i1 %or_cond_5, label %_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv, label %._crit_edge

ST_3: sched_interfaces_con (64)  [1/1] 0.00ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:12  %sched_interfaces_con = getelementptr [2 x i32]* %sched_interfaces_context_current_node, i64 0, i64 %tmp

ST_3: new_context_current_s (65)  [2/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:13  %new_context_current_s = load i32* %sched_interfaces_con, align 4

ST_3: sched_interfaces_con_1 (66)  [1/1] 0.00ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:14  %sched_interfaces_con_1 = getelementptr [2 x i32]* %sched_interfaces_context_next_node, i64 0, i64 %tmp

ST_3: new_context_next_nod (67)  [2/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:15  %new_context_next_nod = load i32* %sched_interfaces_con_1, align 4

ST_3: sched_interfaces_con_2 (68)  [1/1] 0.00ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:16  %sched_interfaces_con_2 = getelementptr [2 x i32]* %sched_interfaces_context_state, i64 0, i64 %tmp

ST_3: new_context_state_2 (69)  [2/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:17  %new_context_state_2 = load i32* %sched_interfaces_con_2, align 4


 <State 4>: 2.32ns
ST_4: queue_3_current_nod_4 (52)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:0  %queue_3_current_nod_4 = load i32* %queue_3_current_nod

ST_4: queue_3_current_nod_5 (53)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:1  %queue_3_current_nod_5 = load i32* %queue_3_current_nod_1

ST_4: queue_3_current_nod_6 (54)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:2  %queue_3_current_nod_6 = load i32* %queue_3_current_nod_2

ST_4: queue_3_current_nod_7 (55)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:3  %queue_3_current_nod_7 = load i32* %queue_3_current_nod_3

ST_4: queue_3_next_node_2_1 (56)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:4  %queue_3_next_node_2_1 = load i32* %queue_3_next_node_2

ST_4: queue_3_next_node_3_1 (57)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:5  %queue_3_next_node_3_1 = load i32* %queue_3_next_node_3

ST_4: queue_3_next_node_6_1 (58)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:6  %queue_3_next_node_6_1 = load i32* %queue_3_next_node_6

ST_4: queue_3_next_node_8_1 (59)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:7  %queue_3_next_node_8_1 = load i32* %queue_3_next_node_8

ST_4: queue_3_state_2_loa (60)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:8  %queue_3_state_2_loa = load i32* %queue_3_state_2

ST_4: queue_3_state_3_loa (61)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:9  %queue_3_state_3_loa = load i32* %queue_3_state_3

ST_4: queue_3_state_6_loa (62)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:10  %queue_3_state_6_loa = load i32* %queue_3_state_6

ST_4: queue_3_state_8_loa (63)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:11  %queue_3_state_8_loa = load i32* %queue_3_state_8

ST_4: new_context_current_s (65)  [1/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:13  %new_context_current_s = load i32* %sched_interfaces_con, align 4

ST_4: new_context_next_nod (67)  [1/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:15  %new_context_next_nod = load i32* %sched_interfaces_con_1, align 4

ST_4: new_context_state_2 (69)  [1/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:17  %new_context_state_2 = load i32* %sched_interfaces_con_2, align 4


 <State 5>: 2.32ns
ST_5: tmp_2 (70)  [1/1] 0.00ns  loc: scheduler.cpp:21
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:18  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

ST_5: StgValue_73 (71)  [1/1] 0.00ns  loc: scheduler.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:19  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1) nounwind

ST_5: sched_interfaces_ack (72)  [1/1] 0.00ns  loc: scheduler.cpp:23
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:20  %sched_interfaces_ack = getelementptr [2 x i1]* %sched_interfaces_ack_V, i64 0, i64 %tmp

ST_5: StgValue_75 (73)  [1/1] 0.00ns  loc: scheduler.cpp:24
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:21  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: StgValue_76 (74)  [1/1] 2.32ns  loc: scheduler.cpp:25
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:22  store i1 false, i1* %sched_interfaces_ack, align 1

ST_5: empty (75)  [1/1] 0.00ns  loc: scheduler.cpp:26
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:23  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_2)


 <State 6>: 6.21ns
ST_6: tmp_3 (76)  [1/1] 0.00ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:24  %tmp_3 = trunc i32 %i_load to i2

ST_6: sel_tmp (77)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:25  %sel_tmp = icmp eq i2 %tmp_3, -2

ST_6: sel_tmp1 (78)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:26  %sel_tmp1 = icmp eq i2 %tmp_3, 1

ST_6: sel_tmp2 (79)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:27  %sel_tmp2 = icmp eq i2 %tmp_3, 0

ST_6: or_cond (80)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:28  %or_cond = or i1 %sel_tmp2, %sel_tmp1

ST_6: newSel (81)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_current_nod_8)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:29  %newSel = select i1 %sel_tmp, i32 %queue_3_current_nod_7, i32 %new_context_current_s

ST_6: queue_3_current_nod_8 (82)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:30  %queue_3_current_nod_8 = select i1 %or_cond, i32 %queue_3_current_nod_7, i32 %newSel

ST_6: newSel2 (83)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_current_nod_9)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:31  %newSel2 = select i1 %sel_tmp, i32 %new_context_current_s, i32 %queue_3_current_nod_6

ST_6: queue_3_current_nod_9 (84)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:32  %queue_3_current_nod_9 = select i1 %or_cond, i32 %queue_3_current_nod_6, i32 %newSel2

ST_6: queue_3_current_nod_10 (85)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_current_nod_11)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:33  %queue_3_current_nod_10 = select i1 %sel_tmp1, i32 %new_context_current_s, i32 %queue_3_current_nod_5

ST_6: queue_3_current_nod_11 (86)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:34  %queue_3_current_nod_11 = select i1 %sel_tmp2, i32 %queue_3_current_nod_5, i32 %queue_3_current_nod_10

ST_6: queue_3_current_nod_12 (87)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:35  %queue_3_current_nod_12 = select i1 %sel_tmp2, i32 %new_context_current_s, i32 %queue_3_current_nod_4

ST_6: newSel4 (88)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_next_node)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:36  %newSel4 = select i1 %sel_tmp, i32 %queue_3_next_node_8_1, i32 %new_context_next_nod

ST_6: queue_3_next_node (89)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:37  %queue_3_next_node = select i1 %or_cond, i32 %queue_3_next_node_8_1, i32 %newSel4

ST_6: newSel6 (90)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_next_node_1)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:38  %newSel6 = select i1 %sel_tmp, i32 %new_context_next_nod, i32 %queue_3_next_node_6_1

ST_6: queue_3_next_node_1 (91)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:39  %queue_3_next_node_1 = select i1 %or_cond, i32 %queue_3_next_node_6_1, i32 %newSel6

ST_6: queue_3_next_node_4 (92)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_next_node_5)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:40  %queue_3_next_node_4 = select i1 %sel_tmp1, i32 %new_context_next_nod, i32 %queue_3_next_node_3_1

ST_6: queue_3_next_node_5 (93)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:41  %queue_3_next_node_5 = select i1 %sel_tmp2, i32 %queue_3_next_node_3_1, i32 %queue_3_next_node_4

ST_6: queue_3_next_node_7 (94)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:42  %queue_3_next_node_7 = select i1 %sel_tmp2, i32 %new_context_next_nod, i32 %queue_3_next_node_2_1

ST_6: newSel8 (95)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_state)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:43  %newSel8 = select i1 %sel_tmp, i32 %queue_3_state_8_loa, i32 %new_context_state_2

ST_6: queue_3_state (96)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:44  %queue_3_state = select i1 %or_cond, i32 %queue_3_state_8_loa, i32 %newSel8

ST_6: newSel1 (97)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_state_1)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:45  %newSel1 = select i1 %sel_tmp, i32 %new_context_state_2, i32 %queue_3_state_6_loa

ST_6: queue_3_state_1 (98)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:46  %queue_3_state_1 = select i1 %or_cond, i32 %queue_3_state_6_loa, i32 %newSel1

ST_6: queue_3_state_4 (99)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_state_5)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:47  %queue_3_state_4 = select i1 %sel_tmp1, i32 %new_context_state_2, i32 %queue_3_state_3_loa

ST_6: queue_3_state_5 (100)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:48  %queue_3_state_5 = select i1 %sel_tmp2, i32 %queue_3_state_3_loa, i32 %queue_3_state_4

ST_6: queue_3_state_7 (101)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:49  %queue_3_state_7 = select i1 %sel_tmp2, i32 %new_context_state_2, i32 %queue_3_state_2_loa

ST_6: queue_head_ptr (102)  [1/1] 2.90ns  loc: scheduler.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:50  %queue_head_ptr = add i32 1, %queue_head_ptr_1

ST_6: StgValue_105 (103)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:51  store i32 %queue_3_state, i32* %queue_3_state_8

ST_6: StgValue_106 (104)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:52  store i32 %queue_3_state_1, i32* %queue_3_state_6

ST_6: StgValue_107 (105)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:53  store i32 %queue_3_state_5, i32* %queue_3_state_3

ST_6: StgValue_108 (106)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:54  store i32 %queue_3_state_7, i32* %queue_3_state_2

ST_6: StgValue_109 (107)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:55  store i32 %queue_3_next_node, i32* %queue_3_next_node_8

ST_6: StgValue_110 (108)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:56  store i32 %queue_3_next_node_1, i32* %queue_3_next_node_6

ST_6: StgValue_111 (109)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:57  store i32 %queue_3_next_node_5, i32* %queue_3_next_node_3

ST_6: StgValue_112 (110)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:58  store i32 %queue_3_next_node_7, i32* %queue_3_next_node_2

ST_6: StgValue_113 (111)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:59  store i32 %queue_3_current_nod_8, i32* %queue_3_current_nod_3

ST_6: StgValue_114 (112)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:60  store i32 %queue_3_current_nod_9, i32* %queue_3_current_nod_2

ST_6: StgValue_115 (113)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:61  store i32 %queue_3_current_nod_11, i32* %queue_3_current_nod_1

ST_6: StgValue_116 (114)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:62  store i32 %queue_3_current_nod_12, i32* %queue_3_current_nod

ST_6: StgValue_117 (115)  [1/1] 1.59ns  loc: scheduler.cpp:45
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:63  br label %._crit_edge

ST_6: queue_head_ptr_3 (117)  [1/1] 0.00ns
._crit_edge:0  %queue_head_ptr_3 = phi i32 [ %queue_head_ptr, %_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv ], [ %queue_head_ptr_1, %1 ]

ST_6: i_1 (118)  [1/1] 2.90ns  loc: scheduler.cpp:13
._crit_edge:1  %i_1 = add nsw i32 %i_load, 1

ST_6: StgValue_120 (119)  [1/1] 1.59ns  loc: scheduler.cpp:13
._crit_edge:2  store i32 %i_1, i32* %i

ST_6: StgValue_121 (120)  [1/1] 1.59ns  loc: scheduler.cpp:13
._crit_edge:3  br label %.backedge.backedge

ST_6: queue_head_ptr_1_be (175)  [1/1] 0.00ns  loc: scheduler.cpp:44
.backedge.backedge:0  %queue_head_ptr_1_be = phi i32 [ %queue_head_ptr_3, %._crit_edge ], [ %queue_head_ptr_4, %.backedge.loopexit ]

ST_6: StgValue_123 (176)  [1/1] 0.00ns
.backedge.backedge:1  br label %.backedge


 <State 7>: 2.32ns
ST_7: queue_head_ptr_4 (124)  [1/1] 0.00ns  loc: scheduler.cpp:44
.preheader:0  %queue_head_ptr_4 = phi i32 [ %queue_head_ptr_1, %.preheader.preheader ], [ %queue_head_ptr_4_be, %.preheader.backedge ]

ST_7: i1 (125)  [1/1] 0.00ns
.preheader:1  %i1 = phi i2 [ 0, %.preheader.preheader ], [ %i_2, %.preheader.backedge ]

ST_7: exitcond (126)  [1/1] 2.07ns  loc: scheduler.cpp:50
.preheader:2  %exitcond = icmp eq i2 %i1, -2

ST_7: empty_6 (127)  [1/1] 0.00ns
.preheader:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_7: i_2 (128)  [1/1] 2.17ns  loc: scheduler.cpp:50
.preheader:4  %i_2 = add i2 %i1, 1

ST_7: StgValue_129 (129)  [1/1] 0.00ns  loc: scheduler.cpp:50
.preheader:5  br i1 %exitcond, label %.backedge.loopexit, label %2

ST_7: tmp_4 (131)  [1/1] 0.00ns  loc: scheduler.cpp:52
:0  %tmp_4 = zext i2 %i1 to i64

ST_7: setup_interfaces_cor (132)  [1/1] 0.00ns  loc: scheduler.cpp:52
:1  %setup_interfaces_cor = getelementptr [2 x i1]* %setup_interfaces_core_halted_V, i64 0, i64 %tmp_4

ST_7: setup_interfaces_cor_1 (133)  [2/2] 2.32ns  loc: scheduler.cpp:52
:2  %setup_interfaces_cor_1 = load i1* %setup_interfaces_cor, align 1

ST_7: StgValue_133 (172)  [1/1] 1.59ns
.backedge.loopexit:0  store i32 0, i32* %i

ST_7: StgValue_134 (173)  [1/1] 1.59ns
.backedge.loopexit:1  br label %.backedge.backedge


 <State 8>: 6.92ns
ST_8: setup_interfaces_cor_1 (133)  [1/2] 2.32ns  loc: scheduler.cpp:52
:2  %setup_interfaces_cor_1 = load i1* %setup_interfaces_cor, align 1

ST_8: tmp_5 (134)  [1/1] 3.26ns  loc: scheduler.cpp:52
:3  %tmp_5 = icmp ne i32 %queue_head_ptr_4, 0

ST_8: demorgan (135)  [1/1] 2.07ns  loc: scheduler.cpp:52
:4  %demorgan = and i1 %setup_interfaces_cor_1, %tmp_5

ST_8: StgValue_138 (136)  [1/1] 1.59ns  loc: scheduler.cpp:52
:5  br i1 %demorgan, label %_ZN7_ap_sc_7sc_core4waitEi.exit, label %.preheader.backedge

ST_8: queue_3_current_nod_13 (138)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %queue_3_current_nod_13 = load i32* %queue_3_current_nod

ST_8: queue_3_current_nod_14 (139)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  %queue_3_current_nod_14 = load i32* %queue_3_current_nod_1

ST_8: queue_3_current_nod_15 (140)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  %queue_3_current_nod_15 = load i32* %queue_3_current_nod_2

ST_8: queue_3_current_nod_16 (141)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  %queue_3_current_nod_16 = load i32* %queue_3_current_nod_3

ST_8: queue_3_next_node_2_2 (142)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  %queue_3_next_node_2_2 = load i32* %queue_3_next_node_2

ST_8: queue_3_next_node_3_2 (143)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  %queue_3_next_node_3_2 = load i32* %queue_3_next_node_3

ST_8: queue_3_next_node_6_2 (144)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  %queue_3_next_node_6_2 = load i32* %queue_3_next_node_6

ST_8: queue_3_next_node_8_2 (145)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  %queue_3_next_node_8_2 = load i32* %queue_3_next_node_8

ST_8: queue_3_state_2_loa_1 (146)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  %queue_3_state_2_loa_1 = load i32* %queue_3_state_2

ST_8: queue_3_state_3_loa_1 (147)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  %queue_3_state_3_loa_1 = load i32* %queue_3_state_3

ST_8: queue_3_state_6_loa_1 (148)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  %queue_3_state_6_loa_1 = load i32* %queue_3_state_6

ST_8: queue_3_state_8_loa_1 (149)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  %queue_3_state_8_loa_1 = load i32* %queue_3_state_8

ST_8: tmp_6 (150)  [1/1] 0.00ns  loc: scheduler.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit:12  %tmp_6 = trunc i32 %queue_head_ptr_4 to i2

ST_8: new_context_current_1 (151)  [1/1] 1.96ns  loc: scheduler.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit:13  %new_context_current_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %queue_3_current_nod_13, i32 %queue_3_current_nod_14, i32 %queue_3_current_nod_15, i32 %queue_3_current_nod_16, i2 %tmp_6)

ST_8: new_context_next_nod_1 (152)  [1/1] 1.96ns  loc: scheduler.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit:14  %new_context_next_nod_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %queue_3_next_node_2_2, i32 %queue_3_next_node_3_2, i32 %queue_3_next_node_6_2, i32 %queue_3_next_node_8_2, i2 %tmp_6)

ST_8: new_context_state (153)  [1/1] 1.96ns  loc: scheduler.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit:15  %new_context_state = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %queue_3_state_2_loa_1, i32 %queue_3_state_3_loa_1, i32 %queue_3_state_6_loa_1, i32 %queue_3_state_8_loa_1, i2 %tmp_6)

ST_8: queue_head_ptr_2 (154)  [1/1] 2.90ns  loc: scheduler.cpp:56
_ZN7_ap_sc_7sc_core4waitEi.exit:16  %queue_head_ptr_2 = add i32 -1, %queue_head_ptr_4


 <State 9>: 2.32ns
ST_9: tmp_8 (155)  [1/1] 0.00ns  loc: scheduler.cpp:59
_ZN7_ap_sc_7sc_core4waitEi.exit:17  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

ST_9: StgValue_157 (156)  [1/1] 0.00ns  loc: scheduler.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1) nounwind

ST_9: setup_interfaces_con (157)  [1/1] 0.00ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:19  %setup_interfaces_con = getelementptr [2 x i32]* %setup_interfaces_context_current_node, i64 0, i64 %tmp_4

ST_9: StgValue_159 (158)  [1/1] 2.32ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:20  store i32 %new_context_current_1, i32* %setup_interfaces_con, align 4

ST_9: setup_interfaces_con_1 (159)  [1/1] 0.00ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:21  %setup_interfaces_con_1 = getelementptr [2 x i32]* %setup_interfaces_context_next_node, i64 0, i64 %tmp_4

ST_9: StgValue_161 (160)  [1/1] 2.32ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:22  store i32 %new_context_next_nod_1, i32* %setup_interfaces_con_1, align 4

ST_9: setup_interfaces_con_2 (161)  [1/1] 0.00ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:23  %setup_interfaces_con_2 = getelementptr [2 x i32]* %setup_interfaces_context_state, i64 0, i64 %tmp_4

ST_9: StgValue_163 (162)  [1/1] 2.32ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:24  store i32 %new_context_state, i32* %setup_interfaces_con_2, align 4

ST_9: setup_interfaces_res (163)  [1/1] 0.00ns  loc: scheduler.cpp:62
_ZN7_ap_sc_7sc_core4waitEi.exit:25  %setup_interfaces_res = getelementptr [2 x i1]* %setup_interfaces_restart_V, i64 0, i64 %tmp_4

ST_9: StgValue_165 (164)  [1/1] 0.00ns  loc: scheduler.cpp:63
_ZN7_ap_sc_7sc_core4waitEi.exit:26  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: StgValue_166 (165)  [1/1] 2.32ns  loc: scheduler.cpp:64
_ZN7_ap_sc_7sc_core4waitEi.exit:27  store i1 false, i1* %setup_interfaces_res, align 1

ST_9: empty_7 (166)  [1/1] 0.00ns  loc: scheduler.cpp:65
_ZN7_ap_sc_7sc_core4waitEi.exit:28  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_8)

ST_9: StgValue_168 (167)  [1/1] 1.59ns  loc: scheduler.cpp:66
_ZN7_ap_sc_7sc_core4waitEi.exit:29  br label %.preheader.backedge


 <State 10>: 0.00ns
ST_10: queue_head_ptr_4_be (169)  [1/1] 0.00ns
.preheader.backedge:0  %queue_head_ptr_4_be = phi i32 [ %queue_head_ptr_2, %_ZN7_ap_sc_7sc_core4waitEi.exit ], [ %queue_head_ptr_4, %2 ]

ST_10: StgValue_170 (170)  [1/1] 0.00ns
.preheader.backedge:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sched_interfaces_context_current_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_context_next_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_context_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_schedule_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_ack_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_context_current_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_context_next_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_context_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_restart_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_core_halted_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01111111111]
queue_3_current_nod    (alloca           ) [ 00111111111]
queue_3_current_nod_1  (alloca           ) [ 00111111111]
queue_3_current_nod_2  (alloca           ) [ 00111111111]
queue_3_current_nod_3  (alloca           ) [ 00111111111]
queue_3_next_node_2    (alloca           ) [ 00111111111]
queue_3_next_node_3    (alloca           ) [ 00111111111]
queue_3_next_node_6    (alloca           ) [ 00111111111]
queue_3_next_node_8    (alloca           ) [ 00111111111]
queue_3_state_2        (alloca           ) [ 00111111111]
queue_3_state_3        (alloca           ) [ 00111111111]
queue_3_state_6        (alloca           ) [ 00111111111]
queue_3_state_8        (alloca           ) [ 00111111111]
StgValue_24            (specbitsmap      ) [ 00000000000]
StgValue_25            (specbitsmap      ) [ 00000000000]
StgValue_26            (specbitsmap      ) [ 00000000000]
StgValue_27            (specbitsmap      ) [ 00000000000]
StgValue_28            (specbitsmap      ) [ 00000000000]
StgValue_29            (specbitsmap      ) [ 00000000000]
StgValue_30            (specbitsmap      ) [ 00000000000]
StgValue_31            (specbitsmap      ) [ 00000000000]
StgValue_32            (specbitsmap      ) [ 00000000000]
StgValue_33            (specbitsmap      ) [ 00000000000]
StgValue_34            (spectopmodule    ) [ 00000000000]
StgValue_35            (store            ) [ 00000000000]
StgValue_36            (br               ) [ 01111111111]
queue_head_ptr_1       (phi              ) [ 00111111111]
i_load                 (load             ) [ 00011111111]
loop_begin             (specloopbegin    ) [ 00000000000]
exitcond1              (icmp             ) [ 00111111111]
StgValue_41            (br               ) [ 00000000000]
tmp                    (sext             ) [ 00011100000]
sched_interfaces_sch   (getelementptr    ) [ 00010000000]
StgValue_45            (br               ) [ 00111111111]
sched_interfaces_sch_1 (load             ) [ 00000000000]
tmp_1                  (partselect       ) [ 00000000000]
icmp                   (icmp             ) [ 00000000000]
or_cond_5              (and              ) [ 00111111111]
StgValue_50            (br               ) [ 00111111111]
sched_interfaces_con   (getelementptr    ) [ 00001000000]
sched_interfaces_con_1 (getelementptr    ) [ 00001000000]
sched_interfaces_con_2 (getelementptr    ) [ 00001000000]
queue_3_current_nod_4  (load             ) [ 00110111111]
queue_3_current_nod_5  (load             ) [ 00110111111]
queue_3_current_nod_6  (load             ) [ 00110111111]
queue_3_current_nod_7  (load             ) [ 00110111111]
queue_3_next_node_2_1  (load             ) [ 00110111111]
queue_3_next_node_3_1  (load             ) [ 00110111111]
queue_3_next_node_6_1  (load             ) [ 00110111111]
queue_3_next_node_8_1  (load             ) [ 00110111111]
queue_3_state_2_loa    (load             ) [ 00110111111]
queue_3_state_3_loa    (load             ) [ 00110111111]
queue_3_state_6_loa    (load             ) [ 00110111111]
queue_3_state_8_loa    (load             ) [ 00110111111]
new_context_current_s  (load             ) [ 00110111111]
new_context_next_nod   (load             ) [ 00110111111]
new_context_state_2    (load             ) [ 00110111111]
tmp_2                  (specregionbegin  ) [ 00000000000]
StgValue_73            (specprotocol     ) [ 00000000000]
sched_interfaces_ack   (getelementptr    ) [ 00000000000]
StgValue_75            (wait             ) [ 00000000000]
StgValue_76            (store            ) [ 00000000000]
empty                  (specregionend    ) [ 00000000000]
tmp_3                  (trunc            ) [ 00000000000]
sel_tmp                (icmp             ) [ 00000000000]
sel_tmp1               (icmp             ) [ 00000000000]
sel_tmp2               (icmp             ) [ 00000000000]
or_cond                (or               ) [ 00000000000]
newSel                 (select           ) [ 00000000000]
queue_3_current_nod_8  (select           ) [ 00000000000]
newSel2                (select           ) [ 00000000000]
queue_3_current_nod_9  (select           ) [ 00000000000]
queue_3_current_nod_10 (select           ) [ 00000000000]
queue_3_current_nod_11 (select           ) [ 00000000000]
queue_3_current_nod_12 (select           ) [ 00000000000]
newSel4                (select           ) [ 00000000000]
queue_3_next_node      (select           ) [ 00000000000]
newSel6                (select           ) [ 00000000000]
queue_3_next_node_1    (select           ) [ 00000000000]
queue_3_next_node_4    (select           ) [ 00000000000]
queue_3_next_node_5    (select           ) [ 00000000000]
queue_3_next_node_7    (select           ) [ 00000000000]
newSel8                (select           ) [ 00000000000]
queue_3_state          (select           ) [ 00000000000]
newSel1                (select           ) [ 00000000000]
queue_3_state_1        (select           ) [ 00000000000]
queue_3_state_4        (select           ) [ 00000000000]
queue_3_state_5        (select           ) [ 00000000000]
queue_3_state_7        (select           ) [ 00000000000]
queue_head_ptr         (add              ) [ 00000000000]
StgValue_105           (store            ) [ 00000000000]
StgValue_106           (store            ) [ 00000000000]
StgValue_107           (store            ) [ 00000000000]
StgValue_108           (store            ) [ 00000000000]
StgValue_109           (store            ) [ 00000000000]
StgValue_110           (store            ) [ 00000000000]
StgValue_111           (store            ) [ 00000000000]
StgValue_112           (store            ) [ 00000000000]
StgValue_113           (store            ) [ 00000000000]
StgValue_114           (store            ) [ 00000000000]
StgValue_115           (store            ) [ 00000000000]
StgValue_116           (store            ) [ 00000000000]
StgValue_117           (br               ) [ 00000000000]
queue_head_ptr_3       (phi              ) [ 00000010000]
i_1                    (add              ) [ 00000000000]
StgValue_120           (store            ) [ 00000000000]
StgValue_121           (br               ) [ 00000000000]
queue_head_ptr_1_be    (phi              ) [ 01111110000]
StgValue_123           (br               ) [ 01111111111]
queue_head_ptr_4       (phi              ) [ 00011111111]
i1                     (phi              ) [ 00000001000]
exitcond               (icmp             ) [ 00111111111]
empty_6                (speclooptripcount) [ 00000000000]
i_2                    (add              ) [ 00111111111]
StgValue_129           (br               ) [ 00000000000]
tmp_4                  (zext             ) [ 00000000110]
setup_interfaces_cor   (getelementptr    ) [ 00000000100]
StgValue_133           (store            ) [ 00000000000]
StgValue_134           (br               ) [ 00111111111]
setup_interfaces_cor_1 (load             ) [ 00000000000]
tmp_5                  (icmp             ) [ 00000000000]
demorgan               (and              ) [ 00111111111]
StgValue_138           (br               ) [ 00111111111]
queue_3_current_nod_13 (load             ) [ 00000000000]
queue_3_current_nod_14 (load             ) [ 00000000000]
queue_3_current_nod_15 (load             ) [ 00000000000]
queue_3_current_nod_16 (load             ) [ 00000000000]
queue_3_next_node_2_2  (load             ) [ 00000000000]
queue_3_next_node_3_2  (load             ) [ 00000000000]
queue_3_next_node_6_2  (load             ) [ 00000000000]
queue_3_next_node_8_2  (load             ) [ 00000000000]
queue_3_state_2_loa_1  (load             ) [ 00000000000]
queue_3_state_3_loa_1  (load             ) [ 00000000000]
queue_3_state_6_loa_1  (load             ) [ 00000000000]
queue_3_state_8_loa_1  (load             ) [ 00000000000]
tmp_6                  (trunc            ) [ 00000000000]
new_context_current_1  (mux              ) [ 00000000010]
new_context_next_nod_1 (mux              ) [ 00000000010]
new_context_state      (mux              ) [ 00000000010]
queue_head_ptr_2       (add              ) [ 00111111111]
tmp_8                  (specregionbegin  ) [ 00000000000]
StgValue_157           (specprotocol     ) [ 00000000000]
setup_interfaces_con   (getelementptr    ) [ 00000000000]
StgValue_159           (store            ) [ 00000000000]
setup_interfaces_con_1 (getelementptr    ) [ 00000000000]
StgValue_161           (store            ) [ 00000000000]
setup_interfaces_con_2 (getelementptr    ) [ 00000000000]
StgValue_163           (store            ) [ 00000000000]
setup_interfaces_res   (getelementptr    ) [ 00000000000]
StgValue_165           (wait             ) [ 00000000000]
StgValue_166           (store            ) [ 00000000000]
empty_7                (specregionend    ) [ 00000000000]
StgValue_168           (br               ) [ 00111111111]
queue_head_ptr_4_be    (phi              ) [ 00111111001]
StgValue_170           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sched_interfaces_context_current_node">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_context_current_node"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sched_interfaces_context_next_node">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_context_next_node"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sched_interfaces_context_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_context_state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sched_interfaces_schedule_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_schedule_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sched_interfaces_ack_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_ack_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="setup_interfaces_context_current_node">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_context_current_node"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="setup_interfaces_context_next_node">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_context_next_node"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="setup_interfaces_context_state">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_context_state"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="setup_interfaces_restart_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_restart_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="setup_interfaces_core_halted_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_core_halted_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scheduler_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="queue_3_current_nod_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_current_nod/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="queue_3_current_nod_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_current_nod_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="queue_3_current_nod_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_current_nod_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="queue_3_current_nod_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_current_nod_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="queue_3_next_node_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_next_node_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="queue_3_next_node_3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_next_node_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="queue_3_next_node_6_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_next_node_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="queue_3_next_node_8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_next_node_8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="queue_3_state_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_state_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="queue_3_state_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_state_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="queue_3_state_6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_state_6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="queue_3_state_8_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_state_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sched_interfaces_sch_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_sch/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sched_interfaces_sch_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sched_interfaces_con_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="1"/>
<pin id="140" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_con/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_context_current_s/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sched_interfaces_con_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_con_1/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_context_next_nod/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sched_interfaces_con_2_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_con_2/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_context_state_2/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sched_interfaces_ack_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="3"/>
<pin id="176" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_ack/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="StgValue_76_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="setup_interfaces_cor_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="2" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_cor/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="setup_interfaces_cor_1/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="setup_interfaces_con_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="2" slack="2"/>
<pin id="201" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_con/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="StgValue_159_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_159/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="setup_interfaces_con_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="2" slack="2"/>
<pin id="213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_con_1/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="StgValue_161_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="setup_interfaces_con_2_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="2" slack="2"/>
<pin id="225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_con_2/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="StgValue_163_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="setup_interfaces_res_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="2" slack="2"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_res/9 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_166_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_166/9 "/>
</bind>
</comp>

<comp id="246" class="1005" name="queue_head_ptr_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="queue_head_ptr_1 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="queue_head_ptr_1_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="32" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="queue_head_ptr_1/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="queue_head_ptr_3_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="queue_head_ptr_3 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="queue_head_ptr_3_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="4"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="queue_head_ptr_3/6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="queue_head_ptr_1_be_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="queue_head_ptr_1_be (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="queue_head_ptr_1_be_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="32" slack="3"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="queue_head_ptr_1_be/6 "/>
</bind>
</comp>

<comp id="280" class="1005" name="queue_head_ptr_4_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="queue_head_ptr_4 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="queue_head_ptr_4_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="queue_head_ptr_4/7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="1"/>
<pin id="294" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="i1_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="2" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/7 "/>
</bind>
</comp>

<comp id="303" class="1005" name="queue_head_ptr_4_be_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="queue_head_ptr_4_be (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="queue_head_ptr_4_be_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="32" slack="3"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="queue_head_ptr_4_be/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/1 StgValue_133/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="3"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_current_nod_4/4 queue_3_current_nod_13/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="3"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_current_nod_5/4 queue_3_current_nod_14/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="3"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_current_nod_6/4 queue_3_current_nod_15/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="3"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_current_nod_7/4 queue_3_current_nod_16/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="3"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_next_node_2_1/4 queue_3_next_node_2_2/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="3"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_next_node_3_1/4 queue_3_next_node_3_2/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="3"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_next_node_6_1/4 queue_3_next_node_6_2/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="3"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_next_node_8_1/4 queue_3_next_node_8_2/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="3"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_state_2_loa/4 queue_3_state_2_loa_1/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="3"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_state_3_loa/4 queue_3_state_3_loa_1/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="3"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_state_6_loa/4 queue_3_state_6_loa_1/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="3"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_state_8_loa/4 queue_3_state_8_loa_1/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="exitcond1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="30" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="1"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="30" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_cond_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_5/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="4"/>
<pin id="394" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sel_tmp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sel_tmp1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sel_tmp2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_cond_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="newSel_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="2"/>
<pin id="422" dir="0" index="2" bw="32" slack="2"/>
<pin id="423" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="queue_3_current_nod_8_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="2"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_current_nod_8/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="newSel2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="2"/>
<pin id="435" dir="0" index="2" bw="32" slack="2"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="queue_3_current_nod_9_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_current_nod_9/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="queue_3_current_nod_10_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="2"/>
<pin id="448" dir="0" index="2" bw="32" slack="2"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_current_nod_10/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="queue_3_current_nod_11_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="2"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_current_nod_11/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="queue_3_current_nod_12_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="2"/>
<pin id="461" dir="0" index="2" bw="32" slack="2"/>
<pin id="462" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_current_nod_12/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="newSel4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="2"/>
<pin id="467" dir="0" index="2" bw="32" slack="2"/>
<pin id="468" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="queue_3_next_node_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="2"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_next_node/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="newSel6_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="2"/>
<pin id="480" dir="0" index="2" bw="32" slack="2"/>
<pin id="481" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="queue_3_next_node_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="2"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_next_node_1/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="queue_3_next_node_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="2"/>
<pin id="493" dir="0" index="2" bw="32" slack="2"/>
<pin id="494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_next_node_4/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="queue_3_next_node_5_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="2"/>
<pin id="499" dir="0" index="2" bw="32" slack="0"/>
<pin id="500" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_next_node_5/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="queue_3_next_node_7_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="2"/>
<pin id="506" dir="0" index="2" bw="32" slack="2"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_next_node_7/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="newSel8_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="2"/>
<pin id="512" dir="0" index="2" bw="32" slack="2"/>
<pin id="513" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="queue_3_state_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="2"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_state/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="newSel1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="2"/>
<pin id="525" dir="0" index="2" bw="32" slack="2"/>
<pin id="526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="queue_3_state_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="2"/>
<pin id="531" dir="0" index="2" bw="32" slack="0"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_state_1/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="queue_3_state_4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="2"/>
<pin id="538" dir="0" index="2" bw="32" slack="2"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_state_4/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="queue_3_state_5_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="2"/>
<pin id="544" dir="0" index="2" bw="32" slack="0"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_state_5/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="queue_3_state_7_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="2"/>
<pin id="551" dir="0" index="2" bw="32" slack="2"/>
<pin id="552" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_state_7/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="queue_head_ptr_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="4"/>
<pin id="557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="queue_head_ptr/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="StgValue_105_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="5"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="StgValue_106_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="5"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_106/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="StgValue_107_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="5"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="StgValue_108_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="5"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="StgValue_109_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="5"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="StgValue_110_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="5"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="StgValue_111_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="5"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="StgValue_112_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="5"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="StgValue_113_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="5"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="StgValue_114_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="5"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="StgValue_115_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="5"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="StgValue_116_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="5"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_116/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="i_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="4"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="StgValue_120_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="5"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="exitcond_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="i_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_4_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_5_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="demorgan_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="demorgan/8 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_6_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="new_context_current_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="32" slack="0"/>
<pin id="668" dir="0" index="3" bw="32" slack="0"/>
<pin id="669" dir="0" index="4" bw="32" slack="0"/>
<pin id="670" dir="0" index="5" bw="2" slack="0"/>
<pin id="671" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="new_context_current_1/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="new_context_next_nod_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="32" slack="0"/>
<pin id="682" dir="0" index="3" bw="32" slack="0"/>
<pin id="683" dir="0" index="4" bw="32" slack="0"/>
<pin id="684" dir="0" index="5" bw="2" slack="0"/>
<pin id="685" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="new_context_next_nod_1/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="new_context_state_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="0" index="2" bw="32" slack="0"/>
<pin id="696" dir="0" index="3" bw="32" slack="0"/>
<pin id="697" dir="0" index="4" bw="32" slack="0"/>
<pin id="698" dir="0" index="5" bw="2" slack="0"/>
<pin id="699" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="new_context_state/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="queue_head_ptr_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="1"/>
<pin id="709" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="queue_head_ptr_2/8 "/>
</bind>
</comp>

<comp id="712" class="1005" name="i_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="719" class="1005" name="queue_3_current_nod_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="3"/>
<pin id="721" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_current_nod "/>
</bind>
</comp>

<comp id="725" class="1005" name="queue_3_current_nod_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="3"/>
<pin id="727" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_current_nod_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="queue_3_current_nod_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="3"/>
<pin id="733" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_current_nod_2 "/>
</bind>
</comp>

<comp id="737" class="1005" name="queue_3_current_nod_3_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="3"/>
<pin id="739" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_current_nod_3 "/>
</bind>
</comp>

<comp id="743" class="1005" name="queue_3_next_node_2_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="3"/>
<pin id="745" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_next_node_2 "/>
</bind>
</comp>

<comp id="749" class="1005" name="queue_3_next_node_3_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="3"/>
<pin id="751" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_next_node_3 "/>
</bind>
</comp>

<comp id="755" class="1005" name="queue_3_next_node_6_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="3"/>
<pin id="757" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_next_node_6 "/>
</bind>
</comp>

<comp id="761" class="1005" name="queue_3_next_node_8_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="3"/>
<pin id="763" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_next_node_8 "/>
</bind>
</comp>

<comp id="767" class="1005" name="queue_3_state_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="3"/>
<pin id="769" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_state_2 "/>
</bind>
</comp>

<comp id="773" class="1005" name="queue_3_state_3_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="3"/>
<pin id="775" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_state_3 "/>
</bind>
</comp>

<comp id="779" class="1005" name="queue_3_state_6_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="3"/>
<pin id="781" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_state_6 "/>
</bind>
</comp>

<comp id="785" class="1005" name="queue_3_state_8_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="3"/>
<pin id="787" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_state_8 "/>
</bind>
</comp>

<comp id="791" class="1005" name="i_load_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="4"/>
<pin id="793" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="797" class="1005" name="exitcond1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="4"/>
<pin id="799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="1"/>
<pin id="803" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="809" class="1005" name="sched_interfaces_sch_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_sch "/>
</bind>
</comp>

<comp id="814" class="1005" name="or_cond_5_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="3"/>
<pin id="816" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_5 "/>
</bind>
</comp>

<comp id="818" class="1005" name="sched_interfaces_con_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_con "/>
</bind>
</comp>

<comp id="823" class="1005" name="sched_interfaces_con_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_con_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="sched_interfaces_con_2_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_con_2 "/>
</bind>
</comp>

<comp id="833" class="1005" name="queue_3_current_nod_4_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="2"/>
<pin id="835" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_current_nod_4 "/>
</bind>
</comp>

<comp id="838" class="1005" name="queue_3_current_nod_5_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="2"/>
<pin id="840" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_current_nod_5 "/>
</bind>
</comp>

<comp id="844" class="1005" name="queue_3_current_nod_6_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="2"/>
<pin id="846" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_current_nod_6 "/>
</bind>
</comp>

<comp id="850" class="1005" name="queue_3_current_nod_7_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="2"/>
<pin id="852" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_current_nod_7 "/>
</bind>
</comp>

<comp id="856" class="1005" name="queue_3_next_node_2_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="2"/>
<pin id="858" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_next_node_2_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="queue_3_next_node_3_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="2"/>
<pin id="863" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_next_node_3_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="queue_3_next_node_6_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="2"/>
<pin id="869" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_next_node_6_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="queue_3_next_node_8_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="2"/>
<pin id="875" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_next_node_8_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="queue_3_state_2_loa_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="2"/>
<pin id="881" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_state_2_loa "/>
</bind>
</comp>

<comp id="884" class="1005" name="queue_3_state_3_loa_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="2"/>
<pin id="886" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_state_3_loa "/>
</bind>
</comp>

<comp id="890" class="1005" name="queue_3_state_6_loa_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="2"/>
<pin id="892" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_state_6_loa "/>
</bind>
</comp>

<comp id="896" class="1005" name="queue_3_state_8_loa_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="2"/>
<pin id="898" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_3_state_8_loa "/>
</bind>
</comp>

<comp id="902" class="1005" name="new_context_current_s_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="2"/>
<pin id="904" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_context_current_s "/>
</bind>
</comp>

<comp id="910" class="1005" name="new_context_next_nod_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="2"/>
<pin id="912" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_context_next_nod "/>
</bind>
</comp>

<comp id="918" class="1005" name="new_context_state_2_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="2"/>
<pin id="920" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_context_state_2 "/>
</bind>
</comp>

<comp id="929" class="1005" name="i_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2" slack="0"/>
<pin id="931" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_4_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="64" slack="2"/>
<pin id="936" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="942" class="1005" name="setup_interfaces_cor_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="setup_interfaces_cor "/>
</bind>
</comp>

<comp id="950" class="1005" name="new_context_current_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_context_current_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="new_context_next_nod_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_context_next_nod_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="new_context_state_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="1"/>
<pin id="962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_context_state "/>
</bind>
</comp>

<comp id="965" class="1005" name="queue_head_ptr_2_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="2"/>
<pin id="967" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_head_ptr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="267"><net_src comp="246" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="278"><net_src comp="261" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="290"><net_src comp="246" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="313"><net_src comp="280" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="356" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="376"><net_src comp="36" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="246" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="32" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="38" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="384"><net_src comp="370" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="40" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="131" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="392" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="58" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="392" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="401" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="395" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="413" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="419" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="395" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="413" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="401" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="456"><net_src comp="407" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="407" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="395" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="413" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="395" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="488"><net_src comp="413" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="477" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="401" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="407" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="490" pin="3"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="407" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="395" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="413" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="509" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="395" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="533"><net_src comp="413" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="401" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="407" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="535" pin="3"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="407" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="20" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="246" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="560"><net_src comp="554" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="565"><net_src comp="515" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="528" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="541" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="548" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="470" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="483" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="496" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="503" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="425" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="438" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="451" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="458" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="20" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="296" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="56" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="296" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="58" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="296" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="652"><net_src comp="280" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="28" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="192" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="280" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="672"><net_src comp="66" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="320" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="323" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="326" pin="1"/><net_sink comp="664" pin=3"/></net>

<net id="676"><net_src comp="329" pin="1"/><net_sink comp="664" pin=4"/></net>

<net id="677"><net_src comp="660" pin="1"/><net_sink comp="664" pin=5"/></net>

<net id="686"><net_src comp="66" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="332" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="335" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="689"><net_src comp="338" pin="1"/><net_sink comp="678" pin=3"/></net>

<net id="690"><net_src comp="341" pin="1"/><net_sink comp="678" pin=4"/></net>

<net id="691"><net_src comp="660" pin="1"/><net_sink comp="678" pin=5"/></net>

<net id="700"><net_src comp="66" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="344" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="347" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="350" pin="1"/><net_sink comp="692" pin=3"/></net>

<net id="704"><net_src comp="353" pin="1"/><net_sink comp="692" pin=4"/></net>

<net id="705"><net_src comp="660" pin="1"/><net_sink comp="692" pin=5"/></net>

<net id="710"><net_src comp="68" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="280" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="72" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="722"><net_src comp="76" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="728"><net_src comp="80" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="734"><net_src comp="84" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="740"><net_src comp="88" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="746"><net_src comp="92" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="752"><net_src comp="96" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="758"><net_src comp="100" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="764"><net_src comp="104" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="770"><net_src comp="108" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="776"><net_src comp="112" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="782"><net_src comp="116" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="788"><net_src comp="120" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="794"><net_src comp="356" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="800"><net_src comp="359" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="365" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="808"><net_src comp="801" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="812"><net_src comp="124" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="817"><net_src comp="386" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="136" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="826"><net_src comp="148" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="831"><net_src comp="160" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="836"><net_src comp="320" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="841"><net_src comp="323" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="847"><net_src comp="326" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="853"><net_src comp="329" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="859"><net_src comp="332" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="864"><net_src comp="335" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="870"><net_src comp="338" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="876"><net_src comp="341" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="882"><net_src comp="344" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="887"><net_src comp="347" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="893"><net_src comp="350" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="899"><net_src comp="353" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="905"><net_src comp="143" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="909"><net_src comp="902" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="913"><net_src comp="155" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="917"><net_src comp="910" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="921"><net_src comp="167" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="925"><net_src comp="918" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="932"><net_src comp="637" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="937"><net_src comp="643" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="940"><net_src comp="934" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="941"><net_src comp="934" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="945"><net_src comp="185" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="953"><net_src comp="664" pin="6"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="958"><net_src comp="678" pin="6"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="963"><net_src comp="692" pin="6"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="968"><net_src comp="706" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="307" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sched_interfaces_ack_V | {5 }
	Port: setup_interfaces_context_current_node | {9 }
	Port: setup_interfaces_context_next_node | {9 }
	Port: setup_interfaces_context_state | {9 }
	Port: setup_interfaces_restart_V | {9 }
 - Input state : 
	Port: scheduler : sched_interfaces_context_current_node | {3 4 }
	Port: scheduler : sched_interfaces_context_next_node | {3 4 }
	Port: scheduler : sched_interfaces_context_state | {3 4 }
	Port: scheduler : sched_interfaces_schedule_V | {2 3 }
	Port: scheduler : setup_interfaces_core_halted_V | {7 8 }
  - Chain level:
	State 1
		StgValue_35 : 1
	State 2
		exitcond1 : 1
		StgValue_41 : 2
		tmp : 1
		sched_interfaces_sch : 2
		sched_interfaces_sch_1 : 3
	State 3
		icmp : 1
		or_cond_5 : 2
		StgValue_50 : 2
		new_context_current_s : 1
		new_context_next_nod : 1
		new_context_state_2 : 1
	State 4
	State 5
		StgValue_76 : 1
		empty : 1
	State 6
		sel_tmp : 1
		sel_tmp1 : 1
		sel_tmp2 : 1
		or_cond : 2
		newSel : 2
		queue_3_current_nod_8 : 2
		newSel2 : 2
		queue_3_current_nod_9 : 2
		queue_3_current_nod_10 : 2
		queue_3_current_nod_11 : 3
		queue_3_current_nod_12 : 2
		newSel4 : 2
		queue_3_next_node : 2
		newSel6 : 2
		queue_3_next_node_1 : 2
		queue_3_next_node_4 : 2
		queue_3_next_node_5 : 3
		queue_3_next_node_7 : 2
		newSel8 : 2
		queue_3_state : 2
		newSel1 : 2
		queue_3_state_1 : 2
		queue_3_state_4 : 2
		queue_3_state_5 : 3
		queue_3_state_7 : 2
		StgValue_105 : 3
		StgValue_106 : 3
		StgValue_107 : 4
		StgValue_108 : 3
		StgValue_109 : 3
		StgValue_110 : 3
		StgValue_111 : 4
		StgValue_112 : 3
		StgValue_113 : 3
		StgValue_114 : 3
		StgValue_115 : 4
		StgValue_116 : 3
		queue_head_ptr_3 : 1
		StgValue_120 : 1
		queue_head_ptr_1_be : 2
	State 7
		exitcond : 1
		i_2 : 1
		StgValue_129 : 2
		tmp_4 : 1
		setup_interfaces_cor : 2
		setup_interfaces_cor_1 : 3
	State 8
		demorgan : 1
		StgValue_138 : 1
		new_context_current_1 : 1
		new_context_next_nod_1 : 1
		new_context_state : 1
	State 9
		StgValue_159 : 1
		StgValue_161 : 1
		StgValue_163 : 1
		StgValue_166 : 1
		empty_7 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |         newSel_fu_419         |    0    |    32   |
|          |  queue_3_current_nod_8_fu_425 |    0    |    32   |
|          |         newSel2_fu_432        |    0    |    32   |
|          |  queue_3_current_nod_9_fu_438 |    0    |    32   |
|          | queue_3_current_nod_10_fu_445 |    0    |    32   |
|          | queue_3_current_nod_11_fu_451 |    0    |    32   |
|          | queue_3_current_nod_12_fu_458 |    0    |    32   |
|          |         newSel4_fu_464        |    0    |    32   |
|          |    queue_3_next_node_fu_470   |    0    |    32   |
|          |         newSel6_fu_477        |    0    |    32   |
|  select  |   queue_3_next_node_1_fu_483  |    0    |    32   |
|          |   queue_3_next_node_4_fu_490  |    0    |    32   |
|          |   queue_3_next_node_5_fu_496  |    0    |    32   |
|          |   queue_3_next_node_7_fu_503  |    0    |    32   |
|          |         newSel8_fu_509        |    0    |    32   |
|          |      queue_3_state_fu_515     |    0    |    32   |
|          |         newSel1_fu_522        |    0    |    32   |
|          |     queue_3_state_1_fu_528    |    0    |    32   |
|          |     queue_3_state_4_fu_535    |    0    |    32   |
|          |     queue_3_state_5_fu_541    |    0    |    32   |
|          |     queue_3_state_7_fu_548    |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |     queue_head_ptr_fu_554     |   101   |    37   |
|    add   |           i_1_fu_621          |   101   |    37   |
|          |           i_2_fu_637          |    11   |    8    |
|          |    queue_head_ptr_2_fu_706    |   101   |    37   |
|----------|-------------------------------|---------|---------|
|          |  new_context_current_1_fu_664 |    85   |    21   |
|    mux   | new_context_next_nod_1_fu_678 |    85   |    21   |
|          |    new_context_state_fu_692   |    85   |    21   |
|----------|-------------------------------|---------|---------|
|          |        exitcond1_fu_359       |    0    |    16   |
|          |          icmp_fu_380          |    0    |    16   |
|          |         sel_tmp_fu_395        |    0    |    1    |
|   icmp   |        sel_tmp1_fu_401        |    0    |    1    |
|          |        sel_tmp2_fu_407        |    0    |    1    |
|          |        exitcond_fu_631        |    0    |    1    |
|          |          tmp_5_fu_648         |    0    |    16   |
|----------|-------------------------------|---------|---------|
|    and   |        or_cond_5_fu_386       |    0    |    2    |
|          |        demorgan_fu_654        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |         or_cond_fu_413        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   sext   |           tmp_fu_365          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|          tmp_1_fu_370         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |          tmp_3_fu_392         |    0    |    0    |
|          |          tmp_6_fu_660         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |          tmp_4_fu_643         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |   569   |   912   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       exitcond1_reg_797      |    1   |
|          i1_reg_292          |    2   |
|          i_2_reg_929         |    2   |
|        i_load_reg_791        |   32   |
|           i_reg_712          |   32   |
| new_context_current_1_reg_950|   32   |
| new_context_current_s_reg_902|   32   |
|new_context_next_nod_1_reg_955|   32   |
| new_context_next_nod_reg_910 |   32   |
|  new_context_state_2_reg_918 |   32   |
|   new_context_state_reg_960  |   32   |
|       or_cond_5_reg_814      |    1   |
| queue_3_current_nod_1_reg_725|   32   |
| queue_3_current_nod_2_reg_731|   32   |
| queue_3_current_nod_3_reg_737|   32   |
| queue_3_current_nod_4_reg_833|   32   |
| queue_3_current_nod_5_reg_838|   32   |
| queue_3_current_nod_6_reg_844|   32   |
| queue_3_current_nod_7_reg_850|   32   |
|  queue_3_current_nod_reg_719 |   32   |
| queue_3_next_node_2_1_reg_856|   32   |
|  queue_3_next_node_2_reg_743 |   32   |
| queue_3_next_node_3_1_reg_861|   32   |
|  queue_3_next_node_3_reg_749 |   32   |
| queue_3_next_node_6_1_reg_867|   32   |
|  queue_3_next_node_6_reg_755 |   32   |
| queue_3_next_node_8_1_reg_873|   32   |
|  queue_3_next_node_8_reg_761 |   32   |
|  queue_3_state_2_loa_reg_879 |   32   |
|    queue_3_state_2_reg_767   |   32   |
|  queue_3_state_3_loa_reg_884 |   32   |
|    queue_3_state_3_reg_773   |   32   |
|  queue_3_state_6_loa_reg_890 |   32   |
|    queue_3_state_6_reg_779   |   32   |
|  queue_3_state_8_loa_reg_896 |   32   |
|    queue_3_state_8_reg_785   |   32   |
|  queue_head_ptr_1_be_reg_268 |   32   |
|   queue_head_ptr_1_reg_246   |   32   |
|   queue_head_ptr_2_reg_965   |   32   |
|   queue_head_ptr_3_reg_258   |   32   |
|  queue_head_ptr_4_be_reg_303 |   32   |
|   queue_head_ptr_4_reg_280   |   32   |
|sched_interfaces_con_1_reg_823|    1   |
|sched_interfaces_con_2_reg_828|    1   |
| sched_interfaces_con_reg_818 |    1   |
| sched_interfaces_sch_reg_809 |    1   |
| setup_interfaces_cor_reg_942 |    1   |
|         tmp_4_reg_934        |   64   |
|          tmp_reg_801         |   64   |
+------------------------------+--------+
|             Total            |  1355  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_131    |  p0  |   2  |   1  |    2   ||    9    |
|     grp_access_fu_143    |  p0  |   2  |   1  |    2   ||    9    |
|     grp_access_fu_155    |  p0  |   2  |   1  |    2   ||    9    |
|     grp_access_fu_167    |  p0  |   2  |   1  |    2   ||    9    |
|     grp_access_fu_192    |  p0  |   2  |   1  |    2   ||    9    |
| queue_head_ptr_1_reg_246 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   74   ||  9.528  ||    54   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   569  |   912  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   54   |
|  Register |    -   |  1355  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |  1924  |   966  |
+-----------+--------+--------+--------+
