# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../neander-vivado.srcs/sources_1/imports/placa1/testbench1.vhd" \

# Do not sort compile order
nosort
