# Reading pref.tcl
# do fsm_divisible_by_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Programs/Test/Divisible_by_3_mealy_FSM {C:/Users/Sahil/Desktop/Maven/Programs/Test/Divisible_by_3_mealy_FSM/fsm_divisible_by_3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:48 on Nov 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Programs/Test/Divisible_by_3_mealy_FSM" C:/Users/Sahil/Desktop/Maven/Programs/Test/Divisible_by_3_mealy_FSM/fsm_divisible_by_3.v 
# -- Compiling module fsm_divisible_by_3
# 
# Top level modules:
# 	fsm_divisible_by_3
# End time: 17:30:48 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Programs/Test/Divisible_by_3_mealy_FSM {C:/Users/Sahil/Desktop/Maven/Programs/Test/Divisible_by_3_mealy_FSM/fsm_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:48 on Nov 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Programs/Test/Divisible_by_3_mealy_FSM" C:/Users/Sahil/Desktop/Maven/Programs/Test/Divisible_by_3_mealy_FSM/fsm_tb.v 
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 17:30:48 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  fsm_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" fsm_tb 
# Start time: 17:30:48 on Nov 09,2024
# Loading work.fsm_tb
# Loading work.fsm_divisible_by_3
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time = 0, data_in = 0, output_bit = 1
# Time = 10, data_in = 1, output_bit = 0
# Time = 20, data_in = 0, output_bit = 0
# Time = 30, data_in = 1, output_bit = 0
# Time = 40, data_in = 0, output_bit = 0
# Time = 50, data_in = 1, output_bit = 1
# ** Note: $finish    : C:/Users/Sahil/Desktop/Maven/Programs/Test/Divisible_by_3_mealy_FSM/fsm_tb.v(47)
#    Time: 60 ps  Iteration: 0  Instance: /fsm_tb
# 1
# Break in Module fsm_tb at C:/Users/Sahil/Desktop/Maven/Programs/Test/Divisible_by_3_mealy_FSM/fsm_tb.v line 47
# End time: 17:31:08 on Nov 09,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
