<stg><name>bin_dense</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="20" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:1 %best_out_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="best_out_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %rhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %n_outputs_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_outputs

]]></Node>
<StgValue><ssdm name="n_outputs_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %n_inputs_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_inputs

]]></Node>
<StgValue><ssdm name="n_inputs_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %o_index_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %o_index

]]></Node>
<StgValue><ssdm name="o_index_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:7 %d_o_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_o_idx

]]></Node>
<StgValue><ssdm name="d_o_idx_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:8 %d_i_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_i_idx

]]></Node>
<StgValue><ssdm name="d_i_idx_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:9 %layer_type_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %layer_type

]]></Node>
<StgValue><ssdm name="layer_type_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %sum_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_V_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="16">
<![CDATA[
entry:11 %lhs = zext i16 %o_index_read

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
entry:12 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %d_o_idx_read, i11 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="12">
<![CDATA[
entry:13 %zext_ln694 = zext i12 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln694"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %dmem_V_addr_4 = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln694

]]></Node>
<StgValue><ssdm name="dmem_V_addr_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="20" op_0_bw="16">
<![CDATA[
entry:15 %zext_ln617 = zext i16 %n_inputs_read

]]></Node>
<StgValue><ssdm name="zext_ln617"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:16 %cmp_i_i508 = icmp_eq  i2 %layer_type_read, i2 2

]]></Node>
<StgValue><ssdm name="cmp_i_i508"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="16">
<![CDATA[
entry:17 %trunc_ln1495 = trunc i16 %o_index_read

]]></Node>
<StgValue><ssdm name="trunc_ln1495"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="16">
<![CDATA[
entry:18 %trunc_ln1495_1 = trunc i16 %o_index_read

]]></Node>
<StgValue><ssdm name="trunc_ln1495_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %store_ln0 = store i16 0, i16 %rhs

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %store_ln0 = store i8 255, i8 %ret

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %store_ln0 = store i16 49152, i16 %best_out_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:22 %store_ln0 = store i20 0, i20 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
entry:23 %br_ln0 = br void %LOOP_DENSE_I

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
LOOP_DENSE_I:0 %phi_mul_load = load i20 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
LOOP_DENSE_I:1 %o_V_1 = load i16 %rhs

]]></Node>
<StgValue><ssdm name="o_V_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
LOOP_DENSE_I:2 %add_ln608 = add i20 %phi_mul_load, i20 %zext_ln617

]]></Node>
<StgValue><ssdm name="add_ln608"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_DENSE_I:3 %icmp_ln608 = icmp_eq  i16 %o_V_1, i16 %n_outputs_read

]]></Node>
<StgValue><ssdm name="icmp_ln608"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_DENSE_I:4 %o_V = add i16 %o_V_1, i16 1

]]></Node>
<StgValue><ssdm name="o_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_DENSE_I:5 %br_ln608 = br i1 %icmp_ln608, void %LOOP_DENSE_I.split, void %for.end148.loopexit

]]></Node>
<StgValue><ssdm name="br_ln608"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="16">
<![CDATA[
LOOP_DENSE_I.split:2 %trunc_ln1027 = trunc i16 %o_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1027"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="16">
<![CDATA[
LOOP_DENSE_I.split:6 %zext_ln186 = zext i16 %o_V_1

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
<literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="16">
<![CDATA[
LOOP_DENSE_I.split:7 %trunc_ln1495_2 = trunc i16 %o_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1495_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
LOOP_DENSE_I.split:8 %ret_V = add i17 %zext_ln186, i17 %lhs

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
LOOP_DENSE_I.split:9 %add_ln1495_3 = add i7 %trunc_ln1027, i7 %trunc_ln1495_1

]]></Node>
<StgValue><ssdm name="add_ln1495_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
LOOP_DENSE_I.split:10 %o_addr_V = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln1495_3, i32 6

]]></Node>
<StgValue><ssdm name="o_addr_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
<literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_DENSE_I.split:11 %o_offset_V = add i6 %trunc_ln1495_2, i6 %trunc_ln1495

]]></Node>
<StgValue><ssdm name="o_offset_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:12 %lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 7, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="10">
<![CDATA[
LOOP_DENSE_I.split:13 %tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %d_o_idx_read, i1 %o_addr_V, i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
LOOP_DENSE_I.split:14 %zext_ln612 = zext i12 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln612"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_DENSE_I.split:15 %dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln612

]]></Node>
<StgValue><ssdm name="dmem_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
LOOP_DENSE_I.split:16 %o_word_V_3 = load i12 %dmem_V_addr

]]></Node>
<StgValue><ssdm name="o_word_V_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
LOOP_DENSE_I.split:71 %store_ln608 = store i16 %o_V, i16 %rhs

]]></Node>
<StgValue><ssdm name="store_ln608"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
LOOP_DENSE_I.split:74 %store_ln608 = store i20 %add_ln608, i20 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln608"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end148.loopexit:0 %icmp_ln1019 = icmp_eq  i2 %layer_type_read, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end148.loopexit:1 %br_ln690 = br i1 %icmp_ln1019, void %if.end161, void %if.then150

]]></Node>
<StgValue><ssdm name="br_ln690"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then150:0 %ret_load_1 = load i8 %ret

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
if.then150:1 %p_Result_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %ret_load_1

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
if.then150:2 %zext_ln345 = zext i9 %p_Result_1

]]></Node>
<StgValue><ssdm name="zext_ln345"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
if.then150:3 %store_ln694 = store i64 %zext_ln345, i12 %dmem_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln694"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.then150:4 %br_ln695 = br void %if.end161

]]></Node>
<StgValue><ssdm name="br_ln695"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
if.end161:0 %ret_ln696 = ret

]]></Node>
<StgValue><ssdm name="ret_ln696"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
LOOP_DENSE_I.split:16 %o_word_V_3 = load i12 %dmem_V_addr

]]></Node>
<StgValue><ssdm name="o_word_V_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="20" op_3_bw="1" op_4_bw="16" op_5_bw="64" op_6_bw="64" op_7_bw="0">
<![CDATA[
LOOP_DENSE_I.split:17 %call_ln608 = call void @bin_dense_Pipeline_LOOP_DENSE_I, i16 %n_inputs_read, i20 %phi_mul_load, i1 %d_i_idx_read, i16 %sum_V_loc, i64 %dmem_V, i64 %wt_mem_V

]]></Node>
<StgValue><ssdm name="call_ln608"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="16">
<![CDATA[
LOOP_DENSE_I.split:3 %prediction_V = trunc i16 %o_V_1

]]></Node>
<StgValue><ssdm name="prediction_V"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="20" op_3_bw="1" op_4_bw="16" op_5_bw="64" op_6_bw="64" op_7_bw="0">
<![CDATA[
LOOP_DENSE_I.split:17 %call_ln608 = call void @bin_dense_Pipeline_LOOP_DENSE_I, i16 %n_inputs_read, i20 %phi_mul_load, i1 %d_i_idx_read, i16 %sum_V_loc, i64 %dmem_V, i64 %wt_mem_V

]]></Node>
<StgValue><ssdm name="call_ln608"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:19 %ret_V_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %o_V_1, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="ret_V_s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
LOOP_DENSE_I.split:20 %zext_ln541 = zext i6 %ret_V_s

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_DENSE_I.split:21 %kh_mem_V_addr = getelementptr i64 %kh_mem_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="kh_mem_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="6">
<![CDATA[
LOOP_DENSE_I.split:22 %kh_word_V = load i6 %kh_mem_V_addr

]]></Node>
<StgValue><ssdm name="kh_word_V"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="16">
<![CDATA[
LOOP_DENSE_I.split:23 %kh_off_V = trunc i16 %o_V_1

]]></Node>
<StgValue><ssdm name="kh_off_V"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16">
<![CDATA[
LOOP_DENSE_I.split:24 %kh_off_V_1 = trunc i16 %o_V_1

]]></Node>
<StgValue><ssdm name="kh_off_V_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:25 %ret_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %o_V_1, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="6">
<![CDATA[
LOOP_DENSE_I.split:26 %zext_ln541_1 = zext i6 %ret_V_1

]]></Node>
<StgValue><ssdm name="zext_ln541_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_DENSE_I.split:27 %kh_mem_V_addr_1 = getelementptr i64 %kh_mem_V, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="kh_mem_V_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
LOOP_DENSE_I.split:28 %kh_word_V_2 = load i6 %kh_mem_V_addr_1

]]></Node>
<StgValue><ssdm name="kh_word_V_2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_DENSE_I.split:62 %icmp_ln1649 = icmp_ne  i16 %o_V_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
LOOP_DENSE_I.split:18 %sum_V_loc_load = load i16 %sum_V_loc

]]></Node>
<StgValue><ssdm name="sum_V_loc_load"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="6">
<![CDATA[
LOOP_DENSE_I.split:22 %kh_word_V = load i6 %kh_mem_V_addr

]]></Node>
<StgValue><ssdm name="kh_word_V"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
LOOP_DENSE_I.split:28 %kh_word_V_2 = load i6 %kh_mem_V_addr_1

]]></Node>
<StgValue><ssdm name="kh_word_V_2"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:29 %nc_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="nc_V"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
LOOP_DENSE_I.split:30 %nc_V_9 = trunc i64 %kh_word_V

]]></Node>
<StgValue><ssdm name="nc_V_9"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:31 %nc_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="nc_V_10"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:32 %nc_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="nc_V_11"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="kh_off_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
LOOP_DENSE_I.split:33 %ki_V = trunc i64 %kh_word_V_2

]]></Node>
<StgValue><ssdm name="ki_V"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="kh_off_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:34 %ki_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V_2, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="ki_V_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LOOP_DENSE_I.split:35 %icmp_ln653 = icmp_eq  i2 %kh_off_V, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln653"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LOOP_DENSE_I.split:36 %icmp_ln653_1 = icmp_eq  i2 %kh_off_V, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln653_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LOOP_DENSE_I.split:37 %icmp_ln653_2 = icmp_eq  i2 %kh_off_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln653_2"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_DENSE_I.split:38 %select_ln653 = select i1 %icmp_ln653_2, i16 %nc_V_11, i16 %nc_V_10

]]></Node>
<StgValue><ssdm name="select_ln653"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_DENSE_I.split:39 %or_ln653 = or i1 %icmp_ln653_2, i1 %icmp_ln653_1

]]></Node>
<StgValue><ssdm name="or_ln653"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_DENSE_I.split:40 %select_ln653_1 = select i1 %icmp_ln653, i16 %nc_V_9, i16 %nc_V

]]></Node>
<StgValue><ssdm name="select_ln653_1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_DENSE_I.split:41 %nc_V_12 = select i1 %or_ln653, i16 %select_ln653, i16 %select_ln653_1

]]></Node>
<StgValue><ssdm name="nc_V_12"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6">
<![CDATA[
LOOP_DENSE_I.split:42 %zext_ln552 = zext i6 %o_offset_V

]]></Node>
<StgValue><ssdm name="zext_ln552"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_DENSE_I.split:43 %icmp_ln804 = icmp_slt  i16 %sum_V_loc_load, i16 %nc_V_12

]]></Node>
<StgValue><ssdm name="icmp_ln804"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
LOOP_DENSE_I.split:44 %p_Result_s = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %o_word_V_3, i32 %zext_ln552, i1 %icmp_ln804

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_DENSE_I.split:45 %ki_V_2 = select i1 %kh_off_V_1, i16 %ki_V_1, i16 %ki_V

]]></Node>
<StgValue><ssdm name="ki_V_2"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="16">
<![CDATA[
LOOP_DENSE_I.split:46 %trunc_ln838 = trunc i16 %sum_V_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln838"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
LOOP_DENSE_I.split:47 %r_V = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %trunc_ln838, i10 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="34" op_0_bw="20">
<![CDATA[
LOOP_DENSE_I.split:48 %sext_ln837 = sext i20 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln837"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="34" op_0_bw="16">
<![CDATA[
LOOP_DENSE_I.split:49 %sext_ln837_1 = sext i16 %ki_V_2

]]></Node>
<StgValue><ssdm name="sext_ln837_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
LOOP_DENSE_I.split:50 %mul_ln837 = mul i34 %sext_ln837, i34 %sext_ln837_1

]]></Node>
<StgValue><ssdm name="mul_ln837"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="kh_off_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:51 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V_2, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="kh_off_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:52 %tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_DENSE_I.split:53 %select_ln1019 = select i1 %kh_off_V_1, i16 %tmp_s, i16 %tmp_117

]]></Node>
<StgValue><ssdm name="select_ln1019"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_DENSE_I.split:69 %o_word_V_1 = select i1 %cmp_i_i508, i64 %p_Result_s, i64 %o_word_V_3

]]></Node>
<StgValue><ssdm name="o_word_V_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
LOOP_DENSE_I.split:70 %store_ln686 = store i64 %o_word_V_1, i12 %dmem_V_addr

]]></Node>
<StgValue><ssdm name="store_ln686"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
LOOP_DENSE_I.split:50 %mul_ln837 = mul i34 %sext_ln837, i34 %sext_ln837_1

]]></Node>
<StgValue><ssdm name="mul_ln837"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
LOOP_DENSE_I.split:50 %mul_ln837 = mul i34 %sext_ln837, i34 %sext_ln837_1

]]></Node>
<StgValue><ssdm name="mul_ln837"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
LOOP_DENSE_I.split:54 %rhs_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln1019, i12 0

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="34" op_0_bw="28">
<![CDATA[
LOOP_DENSE_I.split:55 %sext_ln1347 = sext i28 %rhs_2

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
LOOP_DENSE_I.split:56 %ret_V_14 = add i34 %sext_ln1347, i34 %mul_ln837

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
LOOP_DENSE_I.split:0 %best_out_V_load = load i16 %best_out_V

]]></Node>
<StgValue><ssdm name="best_out_V_load"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
LOOP_DENSE_I.split:1 %ret_load = load i8 %ret

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
LOOP_DENSE_I.split:4 %speclooptripcount_ln609 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 64, i64 36

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln609"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_DENSE_I.split:5 %specloopname_ln602 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln602"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
LOOP_DENSE_I.split:56 %ret_V_14 = add i34 %sext_ln1347, i34 %mul_ln837

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="20" op_0_bw="20" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:57 %out_V = partselect i20 @_ssdm_op_PartSelect.i20.i34.i32.i32, i34 %ret_V_14, i32 14, i32 33

]]></Node>
<StgValue><ssdm name="out_V"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="22" op_0_bw="20">
<![CDATA[
LOOP_DENSE_I.split:58 %sext_ln837_2 = sext i20 %out_V

]]></Node>
<StgValue><ssdm name="sext_ln837_2"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
LOOP_DENSE_I.split:59 %shl_ln1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %best_out_V_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_DENSE_I.split:60 %best_out_V_1 = partselect i14 @_ssdm_op_PartSelect.i14.i34.i32.i32, i34 %ret_V_14, i32 20, i32 33

]]></Node>
<StgValue><ssdm name="best_out_V_1"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="14">
<![CDATA[
LOOP_DENSE_I.split:61 %sext_ln818 = sext i14 %best_out_V_1

]]></Node>
<StgValue><ssdm name="sext_ln818"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
LOOP_DENSE_I.split:63 %icmp_ln1649_1 = icmp_slt  i22 %shl_ln1, i22 %sext_ln837_2

]]></Node>
<StgValue><ssdm name="icmp_ln1649_1"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_DENSE_I.split:64 %xor_ln1649 = xor i1 %icmp_ln1649_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1649"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_DENSE_I.split:65 %and_ln1649 = and i1 %xor_ln1649, i1 %icmp_ln1649

]]></Node>
<StgValue><ssdm name="and_ln1649"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_DENSE_I.split:66 %or_ln1649 = or i1 %cmp_i_i508, i1 %and_ln1649

]]></Node>
<StgValue><ssdm name="or_ln1649"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_DENSE_I.split:67 %best_out_V_2 = select i1 %or_ln1649, i16 %best_out_V_load, i16 %sext_ln818

]]></Node>
<StgValue><ssdm name="best_out_V_2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LOOP_DENSE_I.split:68 %prediction_V_1 = select i1 %or_ln1649, i8 %ret_load, i8 %prediction_V

]]></Node>
<StgValue><ssdm name="prediction_V_1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
LOOP_DENSE_I.split:72 %store_ln608 = store i8 %prediction_V_1, i8 %ret

]]></Node>
<StgValue><ssdm name="store_ln608"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
LOOP_DENSE_I.split:73 %store_ln608 = store i16 %best_out_V_2, i16 %best_out_V

]]></Node>
<StgValue><ssdm name="store_ln608"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
LOOP_DENSE_I.split:75 %br_ln608 = br void %LOOP_DENSE_I

]]></Node>
<StgValue><ssdm name="br_ln608"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
