// Seed: 2664466699
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  bit id_7;
  always @(posedge -1 == 1) begin : LABEL_0
    id_7 = -1;
  end
endmodule
module module_1 #(
    parameter id_11 = 32'd71
) (
    input tri id_0,
    output tri0 id_1,
    input wor id_2,
    input wire id_3,
    input wor id_4,
    output wand id_5,
    output wire id_6,
    input wire id_7,
    input wand id_8,
    input wor id_9,
    output wor id_10,
    input supply0 _id_11,
    output supply1 id_12,
    input wand id_13,
    input wand id_14,
    input uwire id_15,
    input tri id_16,
    output wire id_17,
    input wand id_18,
    input tri0 id_19,
    input uwire id_20,
    input supply0 id_21,
    output tri id_22
);
  logic [1  !=?  1 : id_11  +  1] id_24 = -1;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
endmodule
