DSCH 2.6g
VERSION 2/11/2003 4:04:39 PM
BB(-29,-5,200,105)
SYM  #button1
BB(-29,31,-20,39)
TITLE -25 35  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-28,32,6,6,r)
VIS 1
PIN(-20,35,0.000,0.000)DataOut
LIG(-21,35,-20,35)
LIG(-29,39,-29,31)
LIG(-21,39,-29,39)
LIG(-21,31,-21,39)
LIG(-29,31,-21,31)
LIG(-28,38,-28,32)
LIG(-22,38,-28,38)
LIG(-22,32,-22,38)
LIG(-28,32,-22,32)
FSYM
SYM  #nmos
BB(145,45,165,65)
TITLE 160 60  #nmos
MODEL 901
OPTION 3
PROP   2.0u 0.36u                                                                                                                                                                                                        
REC(146,50,19,15,r)
VIS 0
PIN(165,65,0.000,0.000)s
PIN(145,55,0.000,0.000)g
PIN(165,45,1.030,0.350)d
LIG(155,55,145,55)
LIG(155,61,155,49)
LIG(157,61,157,49)
LIG(165,49,157,49)
LIG(165,45,165,49)
LIG(165,61,157,61)
LIG(165,65,165,61)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #and2
BB(35,85,70,105)
TITLE 47 96  #&
MODEL 402
PROP                                                                                                                                                                                                            
REC(-105,95,0,0,)
VIS 4
PIN(35,100,0.000,0.000)b
PIN(35,90,0.000,0.000)a
PIN(70,95,2.000,0.000)s
LIG(35,100,41,100)
LIG(35,90,41,90)
LIG(41,85,41,105)
LIG(41,85,53,86)
LIG(53,86,59,90)
LIG(59,90,61,95)
LIG(61,95,59,100)
LIG(59,100,53,104)
LIG(53,104,41,105)
LIG(70,95,61,95)
VLG   and and2(out,a,b);
FSYM
SYM  #pmos
BB(75,15,95,35)
TITLE 90 30  #pmos
MODEL 902
OPTION 3
PROP   2.0u 0.36u                                                                                                                                                                                                        
REC(76,20,19,15,r)
VIS 0
PIN(95,15,0.000,0.000)s
PIN(75,25,0.000,0.000)g
PIN(95,35,1.030,0.350)d
LIG(75,25,81,25)
LIG(83,25,83,25)
LIG(85,31,85,19)
LIG(87,31,87,19)
LIG(95,19,87,19)
LIG(95,15,95,19)
LIG(95,31,87,31)
LIG(95,35,95,31)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #pad1
BB(185,35,200,45)
TITLE 185 35  #padin
MODEL 60
PROP                                                                                                                                                                                                           
REC(187,37,6,6,y)
VIS 1
PIN(190,40,0.000,0.000)padOut
LIG(185,35,195,35)
LIG(195,35,195,45)
LIG(195,45,185,45)
LIG(185,45,185,35)
LIG(186,36,186,44)
LIG(186,44,194,44)
LIG(194,44,194,36)
LIG(186,36,194,36)
LIG(186,36,194,44)
LIG(194,36,186,44)
LIG(198,29,198,31)
LIG(198,32,198,34)
LIG(198,35,198,37)
LIG(198,38,198,40)
LIG(198,41,198,43)
LIG(198,44,198,46)
LIG(198,47,198,49)
FSYM
SYM  #button2c
BB(-29,96,-20,104)
TITLE -25 100  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-28,97,6,6,r)
VIS 1
PIN(-20,100,0.000,0.000)Enable8mA
LIG(-21,100,-20,100)
LIG(-29,104,-29,96)
LIG(-21,104,-29,104)
LIG(-21,96,-21,104)
LIG(-29,96,-21,96)
LIG(-28,103,-28,97)
LIG(-22,103,-28,103)
LIG(-22,97,-22,103)
LIG(-28,97,-22,97)
FSYM
SYM  #vss
BB(90,82,100,90)
TITLE 94 87  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(90,80,0,0,b)
VIS 0
PIN(95,80,0.000,0.000)vss
LIG(95,80,95,85)
LIG(90,85,100,85)
LIG(90,88,92,85)
LIG(92,88,94,85)
LIG(94,88,96,85)
LIG(96,88,98,85)
FSYM
SYM  #pmos
BB(145,15,165,35)
TITLE 160 30  #pmos
MODEL 902
OPTION 3
PROP   2.0u 0.36u                                                                                                                                                                                                        
REC(146,20,19,15,r)
VIS 0
PIN(165,15,0.000,0.000)s
PIN(145,25,0.000,0.000)g
PIN(165,35,1.030,0.350)d
LIG(145,25,151,25)
LIG(153,25,153,25)
LIG(155,31,155,19)
LIG(157,31,157,19)
LIG(165,19,157,19)
LIG(165,15,165,19)
LIG(165,31,157,31)
LIG(165,35,165,31)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #vss
BB(160,82,170,90)
TITLE 164 87  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(160,80,0,0,b)
VIS 0
PIN(165,80,0.000,0.000)vss
LIG(165,80,165,85)
LIG(160,85,170,85)
LIG(160,88,162,85)
LIG(162,88,164,85)
LIG(164,88,166,85)
LIG(166,88,168,85)
FSYM
SYM  #nmos
BB(75,45,95,65)
TITLE 90 60  #nmos
MODEL 901
OPTION 3
PROP   2.0u 0.36u                                                                                                                                                                                                        
REC(76,50,19,15,r)
VIS 0
PIN(95,65,0.000,0.000)s
PIN(75,55,0.000,0.000)g
PIN(95,45,1.030,0.350)d
LIG(85,55,75,55)
LIG(85,61,85,49)
LIG(87,61,87,49)
LIG(95,49,87,49)
LIG(95,45,95,49)
LIG(95,61,87,61)
LIG(95,65,95,61)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(90,-5,100,5)
TITLE 93 1  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(0,10,0,0,)
VIS 0
PIN(95,5,0.000,0.000)vdd
LIG(95,5,95,0)
LIG(95,0,90,0)
LIG(90,0,95,-5)
LIG(95,-5,100,0)
LIG(100,0,95,0)
FSYM
SYM  #button3
BB(-29,51,-20,59)
TITLE -25 55  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-28,52,6,6,r)
VIS 1
PIN(-20,55,0.000,0.000)Enable2mA
LIG(-21,55,-20,55)
LIG(-29,59,-29,51)
LIG(-21,59,-29,59)
LIG(-21,51,-21,59)
LIG(-29,51,-21,51)
LIG(-28,58,-28,52)
LIG(-22,58,-28,58)
LIG(-22,52,-22,58)
LIG(-28,52,-22,52)
FSYM
SYM  #inv
BB(-20,25,15,45)
TITLE -5 35  #1
MODEL 101
PROP                                                                                                                                                                                                            
REC(-15,0,0,0,)
VIS 0
PIN(-20,35,0.000,0.000)in
PIN(15,35,1.000,0.210)out
LIG(-20,35,-10,35)
LIG(-10,25,-10,45)
LIG(-10,25,5,35)
LIG(-10,45,5,35)
LIG(7,35,7,35)
LIG(9,35,15,35)
VLG   not not1(out,in);
FSYM
SYM  #vdd
BB(160,-5,170,5)
TITLE 163 1  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(35,0,0,0,)
VIS 0
PIN(165,5,0.000,0.000)vdd
LIG(165,5,165,0)
LIG(165,0,160,0)
LIG(160,0,165,-5)
LIG(165,-5,170,0)
LIG(170,0,165,0)
FSYM
SYM  #and2
BB(35,30,70,50)
TITLE 47 41  #&
MODEL 402
PROP                                                                                                                                                                                                            
REC(-105,40,0,0,)
VIS 4
PIN(35,45,0.000,0.000)b
PIN(35,35,0.000,0.000)a
PIN(70,40,2.000,0.140)s
LIG(35,45,41,45)
LIG(35,35,41,35)
LIG(41,30,41,50)
LIG(41,30,53,31)
LIG(53,31,59,35)
LIG(59,35,61,40)
LIG(61,40,59,45)
LIG(59,45,53,49)
LIG(53,49,41,50)
LIG(70,40,61,40)
VLG   and and2(out,a,b);
FSYM
SYM  #button2
BB(-29,71,-20,79)
TITLE -25 75  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-28,72,6,6,r)
VIS 1
PIN(-20,75,0.000,0.000)Enable4mA
LIG(-21,75,-20,75)
LIG(-29,79,-29,71)
LIG(-21,79,-29,79)
LIG(-21,71,-21,79)
LIG(-29,71,-21,71)
LIG(-28,78,-28,72)
LIG(-22,78,-28,78)
LIG(-22,72,-22,78)
LIG(-28,72,-22,72)
FSYM
SYM  #and2
BB(35,60,70,80)
TITLE 47 71  #&
MODEL 402
PROP                                                                                                                                                                                                            
REC(-105,70,0,0,)
VIS 4
PIN(35,75,0.000,0.000)b
PIN(35,65,0.000,0.000)a
PIN(70,70,2.000,0.140)s
LIG(35,75,41,75)
LIG(35,65,41,65)
LIG(41,60,41,80)
LIG(41,60,53,61)
LIG(53,61,59,65)
LIG(59,65,61,70)
LIG(61,70,59,75)
LIG(59,75,53,79)
LIG(53,79,41,80)
LIG(70,70,61,70)
VLG   and and2(out,a,b);
FSYM
SYM  #nmos
BB(110,45,130,65)
TITLE 125 60  #nmos
MODEL 901
OPTION 3
PROP   2.0u 0.36u                                                                                                                                                                                                        
REC(111,50,19,15,r)
VIS 0
PIN(130,65,0.000,0.000)s
PIN(110,55,0.000,0.000)g
PIN(130,45,1.030,0.350)d
LIG(120,55,110,55)
LIG(120,61,120,49)
LIG(122,61,122,49)
LIG(130,49,122,49)
LIG(130,45,130,49)
LIG(130,61,122,61)
LIG(130,65,130,61)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(110,15,130,35)
TITLE 125 30  #pmos
MODEL 902
OPTION 3
PROP   2.0u 0.36u                                                                                                                                                                                                        
REC(111,20,19,15,r)
VIS 0
PIN(130,15,0.000,0.000)s
PIN(110,25,0.000,0.000)g
PIN(130,35,1.030,0.350)d
LIG(110,25,116,25)
LIG(118,25,118,25)
LIG(120,31,120,19)
LIG(122,31,122,19)
LIG(130,19,122,19)
LIG(130,15,130,19)
LIG(130,31,122,31)
LIG(130,35,130,31)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #vss
BB(125,82,135,90)
TITLE 129 87  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(125,80,0,0,b)
VIS 0
PIN(130,80,0.000,0.000)vss
LIG(130,80,130,85)
LIG(125,85,135,85)
LIG(125,88,127,85)
LIG(127,88,129,85)
LIG(129,88,131,85)
LIG(131,88,133,85)
FSYM
SYM  #vdd
BB(125,-5,135,5)
TITLE 128 1  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 0
PIN(130,5,0.000,0.000)vdd
LIG(130,5,130,0)
LIG(130,0,125,0)
LIG(125,0,130,-5)
LIG(130,-5,135,0)
LIG(135,0,130,0)
FSYM
CNC(75 40)
CNC(95 40)
CNC(95 40)
CNC(165 40)
CNC(165 40)
CNC(165 40)
CNC(15 65)
CNC(15 65)
CNC(165 40)
CNC(130 40)
CNC(110 50)
CNC(130 40)
CNC(165 40)
LIG(75,25,75,40)
LIG(70,40,75,40)
LIG(75,40,75,55)
LIG(95,35,95,40)
LIG(95,40,130,40)
LIG(95,40,95,45)
LIG(165,40,165,40)
LIG(-20,100,35,100)
LIG(130,40,165,40)
LIG(95,65,95,80)
LIG(5,55,5,45)
LIG(15,35,35,35)
LIG(5,45,35,45)
LIG(-20,55,5,55)
LIG(165,40,190,40)
LIG(95,15,95,5)
LIG(15,90,35,90)
LIG(15,35,15,65)
LIG(165,15,165,5)
LIG(110,50,105,50)
LIG(165,40,165,45)
LIG(105,50,105,70)
LIG(70,70,105,70)
LIG(145,25,145,95)
LIG(165,65,165,80)
LIG(15,65,35,65)
LIG(-20,75,35,75)
LIG(15,65,15,90)
LIG(165,35,165,40)
LIG(130,15,130,5)
LIG(130,40,130,45)
LIG(110,25,110,50)
LIG(110,50,110,55)
LIG(130,65,130,80)
LIG(130,35,130,40)
LIG(70,95,145,95)
TEXT 72 14  #2mA Buffer
TEXT 145 15  #8mA buffer
TEXT 110 15  #4mA buffer
FFIG C:\Documents and Settings\Administrator\My Documents\Dsch2\Book on CMOS\IO3DriveOut.sch
