module TopModule (
  input clk,
  input d,
  output reg q
);

  // Module body - leave empty or add minimal initialization
  initial begin
    q = 0; // Optional: Initialize q
  end

endmodule