$date
	Wed Jan 24 16:20:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lab2_1_tb $end
$var wire 1 ! Alarm $end
$var reg 1 " Headlight $end
$var reg 1 # Ignition $end
$scope module dut $end
$var wire 1 ! Alarm $end
$var wire 1 " Headlight $end
$var wire 1 # Ignition $end
$var wire 1 $ nand1 $end
$var wire 1 % nand2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
1!
$end
#10
1"
#20
1#
0"
#30
0!
1%
0$
1"
#40
