#ifdef ZZ_INCLUDE_CODE
ZZ_3DFAC:
	V0 = T0 >> 13;
	V0 &= 0x7F8;
	T8 = T0 << 5;
	if ((int32_t)T8 >= 0)
	{
		V0 += V1;
		ZZ_CLOCKCYCLES(5,0x8003DFCC);
		goto ZZ_3DFAC_20;
	}
	V0 += V1;
	T9 = EMU_ReadU32(V0 + 320); //+ 0x140
	T8 = EMU_ReadU32(V0 + 324); //+ 0x144
	ZZ_CLOCKCYCLES(8,0x8003E148);
	goto ZZ_3DFAC_19C;
ZZ_3DFAC_20:
	if (GP)
	{
		T9 = S4 & 0x2;
		ZZ_CLOCKCYCLES(2,0x8003DFE8);
		goto ZZ_3DFAC_3C;
	}
	T9 = S4 & 0x2;
	S4 = EMU_CheckedAdd(S4,3);
	if (!T9)
	{
		EMU_ReadRight(S4 + -3,&T8); //+ 0xFFFFFFFD
		ZZ_CLOCKCYCLES(5,0x8003E11C);
		goto ZZ_3DFAC_170;
	}
	EMU_ReadRight(S4 + -3,&T8); //+ 0xFFFFFFFD
	EMU_ReadLeft(S4,&T8);
	ZZ_CLOCKCYCLES(7,0x8003E11C);
	goto ZZ_3DFAC_170;
ZZ_3DFAC_3C:
	AT = EMU_ReadU32(GP);
	GP = EMU_CheckedAdd(GP,4);
	T8 = AT >> 6;
	T8 &= 0x7;
	T9 = T8 ^ 0x1F;
	T8 += 1;
	A3 = T8 - 8;
	T4 += T8;
	if ((int32_t)T4 <= 0)
	{
		A0 = (int32_t)T3 >> T9;
		ZZ_CLOCKCYCLES(10,0x8003E034);
		goto ZZ_3DFAC_88;
	}
	A0 = (int32_t)T3 >> T9;
	A0 = T3;
	T3 = EMU_ReadU32(S4);
	S4 = EMU_CheckedAdd(S4,4);
	T8 = T8 - T4;
	T8 = T3 >> T8;
	A0 |= T8;
	A0 = (int32_t)A0 >> T9;
	T8 = T4;
	T4 = EMU_CheckedAdd(T4,-32);
	ZZ_CLOCKCYCLES(19,0x8003E034);
ZZ_3DFAC_88:
	if (!A3)
	{
		T3 <<= T8;
		ZZ_CLOCKCYCLES(2,0x8003E050);
		goto ZZ_3DFAC_A4;
	}
	T3 <<= T8;
	T9 = (int32_t)AT >> 25;
	T9 <<= 1;
	T8 = EMU_ReadS8(V1 + 272); //+ 0x110
	A0 += T9;
	A0 += T8;
	ZZ_CLOCKCYCLES(7,0x8003E050);
ZZ_3DFAC_A4:
	EMU_Write8(V1 + 272,A0); //+ 0x110
	T8 = AT >> 3;
	T8 &= 0x7;
	T9 = T8 ^ 0x1F;
	T8 += 1;
	A3 = T8 - 8;
	T4 += T8;
	if ((int32_t)T4 <= 0)
	{
		A0 = (int32_t)T3 >> T9;
		ZZ_CLOCKCYCLES(9,0x8003E098);
		goto ZZ_3DFAC_EC;
	}
	A0 = (int32_t)T3 >> T9;
	A0 = T3;
	T3 = EMU_ReadU32(S4);
	S4 = EMU_CheckedAdd(S4,4);
	T8 = T8 - T4;
	T8 = T3 >> T8;
	A0 |= T8;
	A0 = (int32_t)A0 >> T9;
	T8 = T4;
	T4 = EMU_CheckedAdd(T4,-32);
	ZZ_CLOCKCYCLES(18,0x8003E098);
ZZ_3DFAC_EC:
	if (!A3)
	{
		T3 <<= T8;
		ZZ_CLOCKCYCLES(2,0x8003E0B4);
		goto ZZ_3DFAC_108;
	}
	T3 <<= T8;
	T9 = AT << 7;
	T9 = (int32_t)T9 >> 24;
	T8 = EMU_ReadS8(V1 + 274); //+ 0x112
	A0 += T9;
	A0 += T8;
	ZZ_CLOCKCYCLES(7,0x8003E0B4);
ZZ_3DFAC_108:
	EMU_Write8(V1 + 274,A0); //+ 0x112
	T8 = AT & 0x7;
	T9 = T8 ^ 0x1F;
	T8 += 1;
	A3 = T8 - 8;
	T4 += T8;
	if ((int32_t)T4 <= 0)
	{
		A0 = (int32_t)T3 >> T9;
		ZZ_CLOCKCYCLES(8,0x8003E0F8);
		goto ZZ_3DFAC_14C;
	}
	A0 = (int32_t)T3 >> T9;
	A0 = T3;
	T3 = EMU_ReadU32(S4);
	S4 = EMU_CheckedAdd(S4,4);
	T8 = T8 - T4;
	T8 = T3 >> T8;
	A0 |= T8;
	A0 = (int32_t)A0 >> T9;
	T8 = T4;
	T4 = EMU_CheckedAdd(T4,-32);
	ZZ_CLOCKCYCLES(17,0x8003E0F8);
ZZ_3DFAC_14C:
	if (!A3)
	{
		T3 <<= T8;
		ZZ_CLOCKCYCLES(2,0x8003E114);
		goto ZZ_3DFAC_168;
	}
	T3 <<= T8;
	T9 = AT << 15;
	T9 = (int32_t)T9 >> 24;
	T8 = EMU_ReadS8(V1 + 273); //+ 0x111
	A0 += T9;
	A0 += T8;
	ZZ_CLOCKCYCLES(7,0x8003E114);
ZZ_3DFAC_168:
	EMU_Write8(V1 + 273,A0); //+ 0x111
	T8 = EMU_ReadU32(V1 + 272); //+ 0x110
	ZZ_CLOCKCYCLES(2,0x8003E11C);
ZZ_3DFAC_170:
	AT = EMU_ReadU32(V1 + 280); //+ 0x118
	T8 <<= 2;
	T9 = T8 & T1;
	T9 += AT;
	AT = EMU_ReadU32(V1 + 284); //+ 0x11C
	T9 &= T2;
	T8 >>= 8;
	T8 &= 0x3FC;
	T8 += AT;
	EMU_Write32(V0 + 320,T9); //+ 0x140
	EMU_Write32(V0 + 324,T8); //+ 0x144
	ZZ_CLOCKCYCLES(11,0x8003E148);
ZZ_3DFAC_19C:
	A0 = T0 >> 7;
	A1 = T0 << 4;
	if ((int32_t)A1 < 0)
	{
		A0 &= 0x1FC;
		ZZ_CLOCKCYCLES(4,0x8003E164);
		goto ZZ_3DFAC_1B8;
	}
	A0 &= 0x1FC;
	A0 += S6;
	ZZ_JUMPREGISTER_BEGIN(RA);
	A0 = EMU_ReadU32(A0);
	ZZ_CLOCKCYCLES_JR(7);
	ZZ_JUMPREGISTER(0x8003E634,ZZ_3DFAC_688);
	ZZ_JUMPREGISTER(0x80040444,ZZ_3FFAC_498);
	ZZ_JUMPREGISTER(0x8003E648,ZZ_3DFAC_69C);
	ZZ_JUMPREGISTER(0x80040458,ZZ_3FFAC_4AC);
	ZZ_JUMPREGISTER(0x8003E418,ZZ_3DFAC_46C);
	ZZ_JUMPREGISTER(0x8003E1D4,ZZ_3DFAC_228);
	ZZ_JUMPREGISTER(0x8003E65C,ZZ_3DFAC_6B0);
	ZZ_JUMPREGISTER(0x8004046C,ZZ_3FFAC_4C0);
	ZZ_JUMPREGISTER(0x8003E444,ZZ_3DFAC_498);
	ZZ_JUMPREGISTER(0x8003E200,ZZ_3DFAC_254);
	ZZ_JUMPREGISTER(0x8003E768,ZZ_3DFAC_7BC);
	ZZ_JUMPREGISTER(0x8003E470,ZZ_3DFAC_4C4);
	ZZ_JUMPREGISTER(0x8003E22C,ZZ_3DFAC_280);
	ZZ_JUMPREGISTER(0x8003E5C8,ZZ_3DFAC_61C);
	ZZ_JUMPREGISTER(0x8003E380,ZZ_3DFAC_3D4);
	ZZ_JUMPREGISTER(0x80040658,ZZ_3FFAC_6AC);
	ZZ_JUMPREGISTER_END();
ZZ_3DFAC_1B8:
	A0 += V1;
	ZZ_JUMPREGISTER_BEGIN(RA);
	A0 = EMU_ReadU32(A0 + 320); //+ 0x140
	ZZ_CLOCKCYCLES_JR(3);
	ZZ_JUMPREGISTER(0x8003E634,ZZ_3DFAC_688);
	ZZ_JUMPREGISTER(0x80040444,ZZ_3FFAC_498);
	ZZ_JUMPREGISTER(0x8003E648,ZZ_3DFAC_69C);
	ZZ_JUMPREGISTER(0x80040458,ZZ_3FFAC_4AC);
	ZZ_JUMPREGISTER(0x8003E418,ZZ_3DFAC_46C);
	ZZ_JUMPREGISTER(0x8003E1D4,ZZ_3DFAC_228);
	ZZ_JUMPREGISTER(0x8003E65C,ZZ_3DFAC_6B0);
	ZZ_JUMPREGISTER(0x8004046C,ZZ_3FFAC_4C0);
	ZZ_JUMPREGISTER(0x8003E444,ZZ_3DFAC_498);
	ZZ_JUMPREGISTER(0x8003E200,ZZ_3DFAC_254);
	ZZ_JUMPREGISTER(0x8003E768,ZZ_3DFAC_7BC);
	ZZ_JUMPREGISTER(0x8003E470,ZZ_3DFAC_4C4);
	ZZ_JUMPREGISTER(0x8003E22C,ZZ_3DFAC_280);
	ZZ_JUMPREGISTER(0x8003E5C8,ZZ_3DFAC_61C);
	ZZ_JUMPREGISTER(0x8003E380,ZZ_3DFAC_3D4);
	ZZ_JUMPREGISTER(0x80040658,ZZ_3FFAC_6AC);
	ZZ_JUMPREGISTER_END();
ZZ_3DFAC_1C4:
	EMU_Write32(V1 + 104,RA); //+ 0x68
	ZZ_CLOCKCYCLES(1,0x8003E174);
ZZ_3DFAC_1C8:
	RA = 0x8003E17C; //ZZ_3DFAC_1D0
	T8 = EMU_ReadU32(SP + 20); //+ 0x14
	ZZ_CLOCKCYCLES(2,0x80043A54);
	goto ZZ_43A54;
ZZ_3DFAC_1D0:
	RA = 0x8003E184; //ZZ_3DFAC_1D8
	T9 = EMU_ReadU32(SP + 72); //+ 0x48
	ZZ_CLOCKCYCLES(2,0x80043A34);
	goto ZZ_43A34;
ZZ_3DFAC_1D8:
	RA = 0x8003E18C; //ZZ_3DFAC_1E0
	T8 = EMU_ReadU32(SP + 32); //+ 0x20
	ZZ_CLOCKCYCLES(2,0x80043960);
	goto ZZ_43960;
ZZ_3DFAC_1E0:
	A0 = EMU_ReadU32(V1 + 280); //+ 0x118
	T9 = LO;
	A0 = (int32_t)A0 >> 16;
	A0 = T9 - A0;
	if ((int32_t)A0 < 0)
	{
		EMU_Write32(V1 + 296,T9); //+ 0x128
		ZZ_CLOCKCYCLES(6,0x8003E604);
		goto ZZ_3DFAC_658;
	}
	EMU_Write32(V1 + 296,T9); //+ 0x128
	RA = 0x8003E1AC; //ZZ_3DFAC_200
	T9 = EMU_ReadU32(GP + 168); //+ 0xA8
	ZZ_CLOCKCYCLES(8,0x80043A24);
	goto ZZ_43A24;
ZZ_3DFAC_200:
	ZZ_JUMPREGISTER_BEGIN(T8);
	RA = 0x8003E1B4; //ZZ_3DFAC_208
	S3 = EMU_ReadU32(SP + 36); //+ 0x24
	ZZ_CLOCKCYCLES_JR(2);
	// UNIMPLEMENTED JUMP-TO-REGISTER-AND-LINK (T8,8003E1AC)
	ZZ_JUMPREGISTER_END();
ZZ_3DFAC_208:
	if (T8)
	{
		ZZ_CLOCKCYCLES(2,0x8003E784);
		goto ZZ_3DFAC_7D8;
	}
	RA = 0x8003E1C4; //ZZ_3DFAC_218
	ZZ_CLOCKCYCLES(4,0x8004388C);
	goto ZZ_4388C;
ZZ_3DFAC_218:
	if (!T9)
	{
		ZZ_CLOCKCYCLES(2,0x8003E784);
		goto ZZ_3DFAC_7D8;
	}
	RA = 0x8003E1D4; //ZZ_3DFAC_228
	EMU_Write32(V1 + 288,T0); //+ 0x120
	ZZ_CLOCKCYCLES(4,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_228:
	GTE_SetRegister(GTE_DREG_VXY0,T9);
	GTE_SetRegister(GTE_DREG_VZ0,T8);
	EMU_Write32(V1 + 128,T9); //+ 0x80
	EMU_Write32(V1 + 132,T8); //+ 0x84
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 116,T9); //+ 0x74
	T0 = EMU_ReadU32(S2);
	RA = 0x8003E200; //ZZ_3DFAC_254
	T5 = A0;
	ZZ_CLOCKCYCLES(11,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_254:
	GTE_SetRegister(GTE_DREG_VXY1,T9);
	GTE_SetRegister(GTE_DREG_VZ1,T8);
	EMU_Write32(V1 + 144,T9); //+ 0x90
	EMU_Write32(V1 + 148,T8); //+ 0x94
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 120,T9); //+ 0x78
	T0 = EMU_ReadU32(S2 + 4); //+ 0x4
	RA = 0x8003E22C; //ZZ_3DFAC_280
	T6 = A0;
	ZZ_CLOCKCYCLES(11,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_280:
	GTE_SetRegister(GTE_DREG_VXY2,T9);
	GTE_SetRegister(GTE_DREG_VZ2,T8);
	T7 = A0;
	T0 = EMU_ReadU32(V1 + 288); //+ 0x120
	GTE_RotateTranslateProjectTriple();
	EMU_Write32(V1 + 160,T9); //+ 0xA0
	EMU_Write32(V1 + 164,T8); //+ 0xA4
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 124,T9); //+ 0x7C
	S2 = EMU_CheckedAdd(S2,8);
	ZZ_CLOCKCYCLES(12,0x8003E25C);
ZZ_3DFAC_2B0:
	A0 = T0 << 23;
	if (!A0)
	{
		A2 = T0 & 0xFF;
		ZZ_CLOCKCYCLES(3,0x8003E2B8);
		goto ZZ_3DFAC_30C;
	}
	A2 = T0 & 0xFF;
	if ((int32_t)A0 > 0)
	{
		A0 = A2 << 2;
		ZZ_CLOCKCYCLES(5,0x8003E2AC);
		goto ZZ_3DFAC_300;
	}
	ZZ_CLOCKCYCLES(4,0x8003E26C);
ZZ_3DFAC_2C0:
	A0 = A2 << 2;
	A0 += S0;
	A2 = EMU_ReadU32(A0);
	A0 = EMU_ReadU32(V1 + 28); //+ 0x1C
	A1 = A2 >> 26;
	A1 &= 0x1F;
	A0 >>= A1;
	A1 = A2 >> 19;
	A0 += A1;
	A1 = A2 >> 12;
	A1 &= 0x7F;
	A0 &= A1;
	A1 = A2 << 20;
	A2 += A0;
	if ((int32_t)A1 < 0)
	{
		A2 &= 0x7FF;
		ZZ_CLOCKCYCLES(16,0x8003E26C);
		goto ZZ_3DFAC_2C0;
	}
	A2 &= 0x7FF;
	ZZ_CLOCKCYCLES(16,0x8003E2AC);
ZZ_3DFAC_300:
	A0 = A2 << 1;
	A2 += A0;
	A2 <<= 2;
	ZZ_CLOCKCYCLES(3,0x8003E2B8);
ZZ_3DFAC_30C:
	RA = 0x8003E2C0; //ZZ_3DFAC_314
	ZZ_CLOCKCYCLES(2,0x8003F834);
	goto ZZ_3F834;
ZZ_3DFAC_314:
	T0 = EMU_ReadU32(S2);
	S2 = EMU_CheckedAdd(S2,4);
	if ((int32_t)T0 < 0)
	{
		T9 = EMU_CheckedAdd(T0,1);
		ZZ_CLOCKCYCLES(4,0x8003E1C4);
		goto ZZ_3DFAC_218;
	}
	T9 = EMU_CheckedAdd(T0,1);
	T9 = T0 >> 16;
	if (T9)
	{
		A0 = T0 << 1;
		ZZ_CLOCKCYCLES(7,0x8003E328);
		goto ZZ_3DFAC_37C;
	}
	A0 = T0 << 1;
	T9 = T0 << 31;
	T8 = T0 >> 7;
	if ((int32_t)T9 < 0)
	{
		T8 &= 0x1FC;
		ZZ_CLOCKCYCLES(11,0x8003E2F8);
		goto ZZ_3DFAC_34C;
	}
	T8 &= 0x1FC;
	T8 += S6;
	T6 = EMU_ReadU32(T8);
	ZZ_CLOCKCYCLES(14,0x8003E300);
	goto ZZ_3DFAC_354;
ZZ_3DFAC_34C:
	T8 += V1;
	T6 = EMU_ReadU32(T8 + 320); //+ 0x140
	ZZ_CLOCKCYCLES(2,0x8003E300);
ZZ_3DFAC_354:
	T9 = T0 << 30;
	if ((int32_t)T9 < 0)
	{
		T8 = T0 & 0x1FC;
		ZZ_CLOCKCYCLES(3,0x8003E318);
		goto ZZ_3DFAC_36C;
	}
	T8 = T0 & 0x1FC;
	T8 += S6;
	T7 = EMU_ReadU32(T8);
	ZZ_CLOCKCYCLES(6,0x8003E320);
	goto ZZ_3DFAC_374;
ZZ_3DFAC_36C:
	T8 += V1;
	T7 = EMU_ReadU32(T8 + 320); //+ 0x140
	ZZ_CLOCKCYCLES(2,0x8003E320);
ZZ_3DFAC_374:
	T5 = T6;
	ZZ_CLOCKCYCLES(2,0x8003E2C0);
	goto ZZ_3DFAC_314;
ZZ_3DFAC_37C:
	if ((int32_t)A0 >= 0)
	{
		ZZ_CLOCKCYCLES(2,0x8003E348);
		goto ZZ_3DFAC_39C;
	}
	A0 = GTE_GetRegister(GTE_DREG_SXY0);
	A1 = GTE_GetRegister(GTE_DREG_SZ1);
	GTE_SetRegister(GTE_DREG_SXY1,A0);
	GTE_SetRegister(GTE_DREG_SZ2,A1);
	T6 = T5;
	ZZ_CLOCKCYCLES(8,0x8003E360);
	goto ZZ_3DFAC_3B4;
ZZ_3DFAC_39C:
	A0 = EMU_ReadU32(V1 + 144); //+ 0x90
	A1 = EMU_ReadU32(V1 + 148); //+ 0x94
	EMU_Write32(V1 + 128,A0); //+ 0x80
	A0 = EMU_ReadU32(V1 + 120); //+ 0x78
	EMU_Write32(V1 + 132,A1); //+ 0x84
	EMU_Write32(V1 + 116,A0); //+ 0x74
	ZZ_CLOCKCYCLES(6,0x8003E360);
ZZ_3DFAC_3B4:
	A0 = EMU_ReadU32(V1 + 160); //+ 0xA0
	A1 = EMU_ReadU32(V1 + 164); //+ 0xA4
	EMU_Write32(V1 + 144,A0); //+ 0x90
	A0 = EMU_ReadU32(V1 + 124); //+ 0x7C
	EMU_Write32(V1 + 148,A1); //+ 0x94
	EMU_Write32(V1 + 120,A0); //+ 0x78
	RA = 0x8003E380; //ZZ_3DFAC_3D4
	T5 = T6;
	ZZ_CLOCKCYCLES(8,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_3D4:
	GTE_SetRegister(GTE_DREG_VXY0,T9);
	GTE_SetRegister(GTE_DREG_VZ0,T8);
	T6 = T7;
	T7 = A0;
	GTE_RotateTranslateProjectSingle();
	EMU_Write32(V1 + 160,T9); //+ 0xA0
	EMU_Write32(V1 + 164,T8); //+ 0xA4
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 124,T9); //+ 0x7C
	ZZ_CLOCKCYCLES(12,0x8003E25C);
	goto ZZ_3DFAC_2B0;
ZZ_3DFAC_404:
	T8 = 0x80040000;
	T8 += 22332;
	EMU_Write32(V1 + 304,T8); //+ 0x130
	ZZ_CLOCKCYCLES(4,0x8003E3CC);
	goto ZZ_3DFAC_420;
ZZ_3DFAC_414:
	T8 = 0x80040000;
	T8 -= 6252;
	EMU_Write32(V1 + 304,T8); //+ 0x130
	ZZ_CLOCKCYCLES(3,0x8003E3CC);
ZZ_3DFAC_420:
	EMU_Write32(V1 + 104,RA); //+ 0x68
	RA = 0x8003E3D8; //ZZ_3DFAC_42C
	T8 = EMU_ReadU32(SP + 20); //+ 0x14
	ZZ_CLOCKCYCLES(3,0x80043A70);
	goto ZZ_43A70;
ZZ_3DFAC_42C:
	RA = 0x8003E3E0; //ZZ_3DFAC_434
	T8 = EMU_ReadU32(SP + 32); //+ 0x20
	ZZ_CLOCKCYCLES(2,0x80043960);
	goto ZZ_43960;
ZZ_3DFAC_434:
	T9 = LO;
	EMU_Write32(V1 + 296,T9); //+ 0x128
	RA = 0x8003E3F0; //ZZ_3DFAC_444
	T9 = EMU_ReadU32(GP + 168); //+ 0xA8
	ZZ_CLOCKCYCLES(4,0x80043A24);
	goto ZZ_43A24;
ZZ_3DFAC_444:
	ZZ_JUMPREGISTER_BEGIN(T8);
	RA = 0x8003E3F8; //ZZ_3DFAC_44C
	S3 = EMU_ReadU32(SP + 36); //+ 0x24
	ZZ_CLOCKCYCLES_JR(2);
	// UNIMPLEMENTED JUMP-TO-REGISTER-AND-LINK (T8,8003E3F0)
	ZZ_JUMPREGISTER_END();
ZZ_3DFAC_44C:
	if (T8)
	{
		ZZ_CLOCKCYCLES(2,0x8003E784);
		goto ZZ_3DFAC_7D8;
	}
	RA = 0x8003E408; //ZZ_3DFAC_45C
	ZZ_CLOCKCYCLES(4,0x8004388C);
	goto ZZ_4388C;
ZZ_3DFAC_45C:
	if (!T9)
	{
		ZZ_CLOCKCYCLES(2,0x8003E784);
		goto ZZ_3DFAC_7D8;
	}
	RA = 0x8003E418; //ZZ_3DFAC_46C
	EMU_Write32(V1 + 288,T0); //+ 0x120
	ZZ_CLOCKCYCLES(4,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_46C:
	GTE_SetRegister(GTE_DREG_VXY0,T9);
	GTE_SetRegister(GTE_DREG_VZ0,T8);
	EMU_Write32(V1 + 128,T9); //+ 0x80
	EMU_Write32(V1 + 132,T8); //+ 0x84
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 116,T9); //+ 0x74
	T0 = EMU_ReadU32(S2);
	RA = 0x8003E444; //ZZ_3DFAC_498
	T5 = A0;
	ZZ_CLOCKCYCLES(11,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_498:
	GTE_SetRegister(GTE_DREG_VXY1,T9);
	GTE_SetRegister(GTE_DREG_VZ1,T8);
	EMU_Write32(V1 + 144,T9); //+ 0x90
	EMU_Write32(V1 + 148,T8); //+ 0x94
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 120,T9); //+ 0x78
	T0 = EMU_ReadU32(S2 + 4); //+ 0x4
	RA = 0x8003E470; //ZZ_3DFAC_4C4
	T6 = A0;
	ZZ_CLOCKCYCLES(11,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_4C4:
	GTE_SetRegister(GTE_DREG_VXY2,T9);
	GTE_SetRegister(GTE_DREG_VZ2,T8);
	T7 = A0;
	T0 = EMU_ReadU32(V1 + 288); //+ 0x120
	GTE_RotateTranslateProjectTriple();
	EMU_Write32(V1 + 160,T9); //+ 0xA0
	EMU_Write32(V1 + 164,T8); //+ 0xA4
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 124,T9); //+ 0x7C
	S2 = EMU_CheckedAdd(S2,8);
	ZZ_CLOCKCYCLES(12,0x8003E4A0);
ZZ_3DFAC_4F4:
	T8 = EMU_ReadU32(V1 + 304); //+ 0x130
	A0 = T0 << 23;
	if (!A0)
	{
		A2 = T0 & 0xFF;
		ZZ_CLOCKCYCLES(4,0x8003E500);
		goto ZZ_3DFAC_554;
	}
	A2 = T0 & 0xFF;
	if ((int32_t)A0 > 0)
	{
		A0 = A2 << 2;
		ZZ_CLOCKCYCLES(6,0x8003E4F4);
		goto ZZ_3DFAC_548;
	}
	ZZ_CLOCKCYCLES(5,0x8003E4B4);
ZZ_3DFAC_508:
	A0 = A2 << 2;
	A0 += S0;
	A2 = EMU_ReadU32(A0);
	A0 = EMU_ReadU32(V1 + 28); //+ 0x1C
	A1 = A2 >> 26;
	A1 &= 0x1F;
	A0 >>= A1;
	A1 = A2 >> 19;
	A0 += A1;
	A1 = A2 >> 12;
	A1 &= 0x7F;
	A0 &= A1;
	A1 = A2 << 20;
	A2 += A0;
	if ((int32_t)A1 < 0)
	{
		A2 &= 0x7FF;
		ZZ_CLOCKCYCLES(16,0x8003E4B4);
		goto ZZ_3DFAC_508;
	}
	A2 &= 0x7FF;
	ZZ_CLOCKCYCLES(16,0x8003E4F4);
ZZ_3DFAC_548:
	A0 = A2 << 1;
	A2 += A0;
	A2 <<= 2;
	ZZ_CLOCKCYCLES(3,0x8003E500);
ZZ_3DFAC_554:
	ZZ_JUMPREGISTER_BEGIN(T8);
	RA = 0x8003E508; //ZZ_3DFAC_55C
	ZZ_CLOCKCYCLES_JR(2);
	// UNIMPLEMENTED JUMP-TO-REGISTER-AND-LINK (T8,8003E500)
	ZZ_JUMPREGISTER_END();
ZZ_3DFAC_55C:
	T0 = EMU_ReadU32(S2);
	S2 = EMU_CheckedAdd(S2,4);
	if ((int32_t)T0 < 0)
	{
		T9 = EMU_CheckedAdd(T0,1);
		ZZ_CLOCKCYCLES(4,0x8003E408);
		goto ZZ_3DFAC_45C;
	}
	T9 = EMU_CheckedAdd(T0,1);
	T9 = T0 >> 16;
	if (T9)
	{
		A0 = T0 << 1;
		ZZ_CLOCKCYCLES(7,0x8003E570);
		goto ZZ_3DFAC_5C4;
	}
	A0 = T0 << 1;
	T9 = T0 << 31;
	T8 = T0 >> 7;
	if ((int32_t)T9 < 0)
	{
		T8 &= 0x1FC;
		ZZ_CLOCKCYCLES(11,0x8003E540);
		goto ZZ_3DFAC_594;
	}
	T8 &= 0x1FC;
	T8 += S6;
	T6 = EMU_ReadU32(T8);
	ZZ_CLOCKCYCLES(14,0x8003E548);
	goto ZZ_3DFAC_59C;
ZZ_3DFAC_594:
	T8 += V1;
	T6 = EMU_ReadU32(T8 + 320); //+ 0x140
	ZZ_CLOCKCYCLES(2,0x8003E548);
ZZ_3DFAC_59C:
	T9 = T0 << 30;
	if ((int32_t)T9 < 0)
	{
		T8 = T0 & 0x1FC;
		ZZ_CLOCKCYCLES(3,0x8003E560);
		goto ZZ_3DFAC_5B4;
	}
	T8 = T0 & 0x1FC;
	T8 += S6;
	T7 = EMU_ReadU32(T8);
	ZZ_CLOCKCYCLES(6,0x8003E568);
	goto ZZ_3DFAC_5BC;
ZZ_3DFAC_5B4:
	T8 += V1;
	T7 = EMU_ReadU32(T8 + 320); //+ 0x140
	ZZ_CLOCKCYCLES(2,0x8003E568);
ZZ_3DFAC_5BC:
	T5 = T6;
	ZZ_CLOCKCYCLES(2,0x8003E508);
	goto ZZ_3DFAC_55C;
ZZ_3DFAC_5C4:
	if ((int32_t)A0 >= 0)
	{
		ZZ_CLOCKCYCLES(2,0x8003E590);
		goto ZZ_3DFAC_5E4;
	}
	A0 = GTE_GetRegister(GTE_DREG_SXY0);
	A1 = GTE_GetRegister(GTE_DREG_SZ1);
	GTE_SetRegister(GTE_DREG_SXY1,A0);
	GTE_SetRegister(GTE_DREG_SZ2,A1);
	T6 = T5;
	ZZ_CLOCKCYCLES(8,0x8003E5A8);
	goto ZZ_3DFAC_5FC;
ZZ_3DFAC_5E4:
	A0 = EMU_ReadU32(V1 + 144); //+ 0x90
	A1 = EMU_ReadU32(V1 + 148); //+ 0x94
	EMU_Write32(V1 + 128,A0); //+ 0x80
	A0 = EMU_ReadU32(V1 + 120); //+ 0x78
	EMU_Write32(V1 + 132,A1); //+ 0x84
	EMU_Write32(V1 + 116,A0); //+ 0x74
	ZZ_CLOCKCYCLES(6,0x8003E5A8);
ZZ_3DFAC_5FC:
	A0 = EMU_ReadU32(V1 + 160); //+ 0xA0
	A1 = EMU_ReadU32(V1 + 164); //+ 0xA4
	EMU_Write32(V1 + 144,A0); //+ 0x90
	A0 = EMU_ReadU32(V1 + 124); //+ 0x7C
	EMU_Write32(V1 + 148,A1); //+ 0x94
	EMU_Write32(V1 + 120,A0); //+ 0x78
	RA = 0x8003E5C8; //ZZ_3DFAC_61C
	T5 = T6;
	ZZ_CLOCKCYCLES(8,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_61C:
	GTE_SetRegister(GTE_DREG_VXY0,T9);
	GTE_SetRegister(GTE_DREG_VZ0,T8);
	T6 = T7;
	T7 = A0;
	GTE_RotateTranslateProjectSingle();
	EMU_Write32(V1 + 160,T9); //+ 0xA0
	EMU_Write32(V1 + 164,T8); //+ 0xA4
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 124,T9); //+ 0x7C
	ZZ_CLOCKCYCLES(12,0x8003E4A0);
	goto ZZ_3DFAC_4F4;
ZZ_3DFAC_64C:
	EMU_Write32(V1 + 104,RA); //+ 0x68
	RA = 0x8003E604; //ZZ_3DFAC_658
	T8 = EMU_ReadU32(SP + 32); //+ 0x20
	ZZ_CLOCKCYCLES(3,0x80043960);
	goto ZZ_43960;
ZZ_3DFAC_658:
	RA = 0x8003E60C; //ZZ_3DFAC_660
	T9 = EMU_ReadU32(GP + 168); //+ 0xA8
	ZZ_CLOCKCYCLES(2,0x80043A10);
	goto ZZ_43A10;
ZZ_3DFAC_660:
	ZZ_JUMPREGISTER_BEGIN(T8);
	RA = 0x8003E614; //ZZ_3DFAC_668
	S3 = EMU_ReadU32(SP + 36); //+ 0x24
	ZZ_CLOCKCYCLES_JR(2);
	// UNIMPLEMENTED JUMP-TO-REGISTER-AND-LINK (T8,8003E60C)
	ZZ_JUMPREGISTER_END();
ZZ_3DFAC_668:
	if (T8)
	{
		ZZ_CLOCKCYCLES(2,0x8003E784);
		goto ZZ_3DFAC_7D8;
	}
	RA = 0x8003E624; //ZZ_3DFAC_678
	ZZ_CLOCKCYCLES(4,0x8004388C);
	goto ZZ_4388C;
ZZ_3DFAC_678:
	if (!T9)
	{
		ZZ_CLOCKCYCLES(2,0x8003E784);
		goto ZZ_3DFAC_7D8;
	}
	RA = 0x8003E634; //ZZ_3DFAC_688
	EMU_Write32(V1 + 288,T0); //+ 0x120
	ZZ_CLOCKCYCLES(4,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_688:
	GTE_SetRegister(GTE_DREG_VXY0,T9);
	GTE_SetRegister(GTE_DREG_VZ0,T8);
	T0 = EMU_ReadU32(S2);
	RA = 0x8003E648; //ZZ_3DFAC_69C
	T5 = A0;
	ZZ_CLOCKCYCLES(5,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_69C:
	GTE_SetRegister(GTE_DREG_VXY1,T9);
	GTE_SetRegister(GTE_DREG_VZ1,T8);
	T0 = EMU_ReadU32(S2 + 4); //+ 0x4
	RA = 0x8003E65C; //ZZ_3DFAC_6B0
	T6 = A0;
	ZZ_CLOCKCYCLES(5,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_6B0:
	GTE_SetRegister(GTE_DREG_VXY2,T9);
	GTE_SetRegister(GTE_DREG_VZ2,T8);
	T7 = A0;
	T0 = EMU_ReadU32(V1 + 288); //+ 0x120
	GTE_RotateTranslateProjectTriple();
	S2 = EMU_CheckedAdd(S2,8);
	ZZ_CLOCKCYCLES(6,0x8003E674);
ZZ_3DFAC_6C8:
	A0 = T0 << 23;
	if (!A0)
	{
		A2 = T0 & 0xFF;
		ZZ_CLOCKCYCLES(3,0x8003E6D0);
		goto ZZ_3DFAC_724;
	}
	A2 = T0 & 0xFF;
	if ((int32_t)A0 > 0)
	{
		A0 = A2 << 2;
		ZZ_CLOCKCYCLES(5,0x8003E6C4);
		goto ZZ_3DFAC_718;
	}
	ZZ_CLOCKCYCLES(4,0x8003E684);
ZZ_3DFAC_6D8:
	A0 = A2 << 2;
	A0 += S0;
	A2 = EMU_ReadU32(A0);
	A0 = EMU_ReadU32(V1 + 28); //+ 0x1C
	A1 = A2 >> 26;
	A1 &= 0x1F;
	A0 >>= A1;
	A1 = A2 >> 19;
	A0 += A1;
	A1 = A2 >> 12;
	A1 &= 0x7F;
	A0 &= A1;
	A1 = A2 << 20;
	A2 += A0;
	if ((int32_t)A1 < 0)
	{
		A2 &= 0x7FF;
		ZZ_CLOCKCYCLES(16,0x8003E684);
		goto ZZ_3DFAC_6D8;
	}
	A2 &= 0x7FF;
	ZZ_CLOCKCYCLES(16,0x8003E6C4);
ZZ_3DFAC_718:
	A0 = A2 << 1;
	A2 += A0;
	A2 <<= 2;
	ZZ_CLOCKCYCLES(3,0x8003E6D0);
ZZ_3DFAC_724:
	T8 = A2 + S1;
	ZZ_JUMPREGISTER_BEGIN(S3);
	RA = 0x8003E6DC; //ZZ_3DFAC_730
	EMU_Write32(V1 + 112,T8); //+ 0x70
	ZZ_CLOCKCYCLES_JR(3);
	// UNIMPLEMENTED JUMP-TO-REGISTER-AND-LINK (S3,8003E6D4)
	ZZ_JUMPREGISTER_END();
ZZ_3DFAC_730:
	T0 = EMU_ReadU32(S2);
	S2 = EMU_CheckedAdd(S2,4);
	if ((int32_t)T0 < 0)
	{
		T9 = EMU_CheckedAdd(T0,1);
		ZZ_CLOCKCYCLES(4,0x8003E624);
		goto ZZ_3DFAC_678;
	}
	T9 = EMU_CheckedAdd(T0,1);
	T9 = T0 >> 16;
	if (T9)
	{
		A0 = T0 << 1;
		ZZ_CLOCKCYCLES(7,0x8003E744);
		goto ZZ_3DFAC_798;
	}
	A0 = T0 << 1;
	T9 = T0 << 31;
	T8 = T0 >> 7;
	if ((int32_t)T9 < 0)
	{
		T8 &= 0x1FC;
		ZZ_CLOCKCYCLES(11,0x8003E714);
		goto ZZ_3DFAC_768;
	}
	T8 &= 0x1FC;
	T8 += S6;
	T6 = EMU_ReadU32(T8);
	ZZ_CLOCKCYCLES(14,0x8003E71C);
	goto ZZ_3DFAC_770;
ZZ_3DFAC_768:
	T8 += V1;
	T6 = EMU_ReadU32(T8 + 320); //+ 0x140
	ZZ_CLOCKCYCLES(2,0x8003E71C);
ZZ_3DFAC_770:
	T9 = T0 << 30;
	if ((int32_t)T9 < 0)
	{
		T8 = T0 & 0x1FC;
		ZZ_CLOCKCYCLES(3,0x8003E734);
		goto ZZ_3DFAC_788;
	}
	T8 = T0 & 0x1FC;
	T8 += S6;
	T7 = EMU_ReadU32(T8);
	ZZ_CLOCKCYCLES(6,0x8003E73C);
	goto ZZ_3DFAC_790;
ZZ_3DFAC_788:
	T8 += V1;
	T7 = EMU_ReadU32(T8 + 320); //+ 0x140
	ZZ_CLOCKCYCLES(2,0x8003E73C);
ZZ_3DFAC_790:
	T5 = T6;
	ZZ_CLOCKCYCLES(2,0x8003E6DC);
	goto ZZ_3DFAC_730;
ZZ_3DFAC_798:
	if ((int32_t)A0 >= 0)
	{
		ZZ_CLOCKCYCLES(2,0x8003E760);
		goto ZZ_3DFAC_7B4;
	}
	A0 = GTE_GetRegister(GTE_DREG_SXY0);
	A1 = GTE_GetRegister(GTE_DREG_SZ1);
	GTE_SetRegister(GTE_DREG_SXY1,A0);
	GTE_SetRegister(GTE_DREG_SZ2,A1);
	T6 = T5;
	ZZ_CLOCKCYCLES(7,0x8003E760);
ZZ_3DFAC_7B4:
	RA = 0x8003E768; //ZZ_3DFAC_7BC
	T5 = T6;
	ZZ_CLOCKCYCLES(2,0x8003DFAC);
	goto ZZ_3DFAC;
ZZ_3DFAC_7BC:
	GTE_SetRegister(GTE_DREG_VXY0,T9);
	GTE_SetRegister(GTE_DREG_VZ0,T8);
	T6 = T7;
	T7 = A0;
	GTE_RotateTranslateProjectSingle();
	ZZ_CLOCKCYCLES(7,0x8003E674);
	goto ZZ_3DFAC_6C8;
ZZ_3DFAC_7D8:
	RA = EMU_ReadU32(V1 + 104); //+ 0x68
	ZZ_JUMPREGISTER_BEGIN(RA);
	EMU_Write32(V1 + 20,S7); //+ 0x14
	ZZ_CLOCKCYCLES_JR(4);
	ZZ_JUMPREGISTER(0x8003E634,ZZ_3DFAC_688);
	ZZ_JUMPREGISTER(0x80040444,ZZ_3FFAC_498);
	ZZ_JUMPREGISTER(0x8003E648,ZZ_3DFAC_69C);
	ZZ_JUMPREGISTER(0x80040458,ZZ_3FFAC_4AC);
	ZZ_JUMPREGISTER(0x8003E418,ZZ_3DFAC_46C);
	ZZ_JUMPREGISTER(0x8003E1D4,ZZ_3DFAC_228);
	ZZ_JUMPREGISTER(0x8003E65C,ZZ_3DFAC_6B0);
	ZZ_JUMPREGISTER(0x8004046C,ZZ_3FFAC_4C0);
	ZZ_JUMPREGISTER(0x8003E444,ZZ_3DFAC_498);
	ZZ_JUMPREGISTER(0x8003E200,ZZ_3DFAC_254);
	ZZ_JUMPREGISTER(0x8003E768,ZZ_3DFAC_7BC);
	ZZ_JUMPREGISTER(0x8003E470,ZZ_3DFAC_4C4);
	ZZ_JUMPREGISTER(0x8003E22C,ZZ_3DFAC_280);
	ZZ_JUMPREGISTER(0x8003E5C8,ZZ_3DFAC_61C);
	ZZ_JUMPREGISTER(0x8003E380,ZZ_3DFAC_3D4);
	ZZ_JUMPREGISTER(0x80040658,ZZ_3FFAC_6AC);
	ZZ_JUMPREGISTER_END();
ZZ_3DFAC_7E8:
	EMU_Write32(V1 + 100,RA); //+ 0x64
	T8 = EMU_ReadU32(V1 + 124); //+ 0x7C
	T9 = EMU_ReadU32(V1 + 120); //+ 0x78
	A0 = EMU_ReadU32(V1 + 116); //+ 0x74
	if ((int32_t)T8 >= 0)
	{
		T8 = EMU_CheckedAdd(V1,176);
		ZZ_CLOCKCYCLES(6,0x8003E7D4);
		goto ZZ_3DFAC_828;
	}
	T8 = EMU_CheckedAdd(V1,176);
	if ((int32_t)T9 >= 0)
	{
		T9 = EMU_CheckedAdd(V1,128);
		ZZ_CLOCKCYCLES(8,0x8003E7C4);
		goto ZZ_3DFAC_818;
	}
	T9 = EMU_CheckedAdd(V1,128);
	if ((int32_t)A0 < 0)
	{
		ZZ_CLOCKCYCLES(10,0x8003EB54);
		goto ZZ_3DFAC_BA8;
	}
	ZZ_CLOCKCYCLES(12,0x8003E7F4);
	goto ZZ_3DFAC_848;
ZZ_3DFAC_818:
	if ((int32_t)A0 >= 0)
	{
		ZZ_CLOCKCYCLES(2,0x8003EA1C);
		goto ZZ_3DFAC_A70;
	}
	ZZ_CLOCKCYCLES(4,0x8003E908);
	goto ZZ_3DFAC_95C;
ZZ_3DFAC_828:
	if ((int32_t)T9 >= 0)
	{
		T9 = EMU_CheckedAdd(V1,128);
		ZZ_CLOCKCYCLES(2,0x8003E7EC);
		goto ZZ_3DFAC_840;
	}
	T9 = EMU_CheckedAdd(V1,128);
	if ((int32_t)A0 >= 0)
	{
		ZZ_CLOCKCYCLES(4,0x8003E908);
		goto ZZ_3DFAC_95C;
	}
	ZZ_CLOCKCYCLES(6,0x8003EA1C);
	goto ZZ_3DFAC_A70;
ZZ_3DFAC_840:
	if ((int32_t)A0 >= 0)
	{
		ZZ_CLOCKCYCLES(2,0x8003EB54);
		goto ZZ_3DFAC_BA8;
	}
	ZZ_CLOCKCYCLES(2,0x8003E7F4);
ZZ_3DFAC_848:
	RA = 0x8003E7FC; //ZZ_3DFAC_850
	ZZ_CLOCKCYCLES(2,0x8003EB74);
	goto ZZ_3EB74;
ZZ_3DFAC_850:
	RA = 0x8003E804; //ZZ_3DFAC_858
	A0 = EMU_CheckedAdd(V1,144);
	ZZ_CLOCKCYCLES(2,0x8003EBD8);
	goto ZZ_3EBD8;
ZZ_3DFAC_858:
	T8 = EMU_CheckedAdd(V1,192);
	RA = 0x8003E810; //ZZ_3DFAC_864
	A0 = EMU_CheckedAdd(V1,160);
	ZZ_CLOCKCYCLES(3,0x8003EBD8);
	goto ZZ_3EBD8;
ZZ_3DFAC_864:
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_VXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_VZ2,EMU_ReadU32(V1 + 180)); //+ 0xB4
	T5 = EMU_ReadU32(V1 + 152); //+ 0x98
	T6 = EMU_ReadU32(V1 + 168); //+ 0xA8
	GTE_RotateTranslateProjectTriple();
	EMU_Write32(V1 + 192,GTE_GetRegister(GTE_DREG_SXY1)); //+ 0xC0
	EMU_Write32(V1 + 196,GTE_GetRegister(GTE_DREG_SZ2)); //+ 0xC4
	EMU_Write32(V1 + 176,GTE_GetRegister(GTE_DREG_SXY2)); //+ 0xB0
	EMU_Write32(V1 + 180,GTE_GetRegister(GTE_DREG_SZ3)); //+ 0xB4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	GTE_SetRegister(GTE_DREG_SXY0,EMU_ReadU32(V1 + 216)); //+ 0xD8
	GTE_SetRegister(GTE_DREG_SZ1,EMU_ReadU32(V1 + 220)); //+ 0xDC
	GTE_SetRegister(GTE_DREG_SXY1,EMU_ReadU32(V1 + 224)); //+ 0xE0
	GTE_SetRegister(GTE_DREG_SZ2,EMU_ReadU32(V1 + 228)); //+ 0xE4
	if (!A2)
	{
		T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
		ZZ_CLOCKCYCLES(18,0x8003E870);
		goto ZZ_3DFAC_8C4;
	}
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	T8 = EMU_ReadS16(V1 + 156); //+ 0x9C
	T9 = EMU_ReadS16(V1 + 172); //+ 0xAC
	A0 = EMU_ReadS16(V1 + 188); //+ 0xBC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	EMU_Write16(V1 + 264,A0); //+ 0x108
	ZZ_CLOCKCYCLES(24,0x8003E870);
ZZ_3DFAC_8C4:
	RA = 0x8003E878; //ZZ_3DFAC_8CC
	T9 = EMU_ReadU32(V1 + 120); //+ 0x78
	ZZ_CLOCKCYCLES(2,0x8003ECB4);
	goto ZZ_3ECB4;
ZZ_3DFAC_8CC:
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	GTE_SetRegister(GTE_DREG_SXY0,EMU_ReadU32(V1 + 224)); //+ 0xE0
	GTE_SetRegister(GTE_DREG_SZ1,EMU_ReadU32(V1 + 228)); //+ 0xE4
	GTE_SetRegister(GTE_DREG_SXY1,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_SZ2,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_SXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_SZ3,EMU_ReadU32(V1 + 180)); //+ 0xB4
	if (!A2)
	{
		T5 = EMU_ReadU32(V1 + 168); //+ 0xA8
		ZZ_CLOCKCYCLES(9,0x8003E8AC);
		goto ZZ_3DFAC_900;
	}
	T5 = EMU_ReadU32(V1 + 168); //+ 0xA8
	T8 = EMU_ReadS16(V1 + 172); //+ 0xAC
	T9 = EMU_ReadS16(V1 + 204); //+ 0xCC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x8003E8AC);
ZZ_3DFAC_900:
	T6 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x8003E8BC; //ZZ_3DFAC_910
	T9 = EMU_ReadU32(V1 + 124); //+ 0x7C
	ZZ_CLOCKCYCLES(4,0x8003ECB4);
	goto ZZ_3ECB4;
ZZ_3DFAC_910:
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	GTE_SetRegister(GTE_DREG_SXY0,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_SZ1,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_SXY1,EMU_ReadU32(V1 + 208)); //+ 0xD0
	GTE_SetRegister(GTE_DREG_SZ2,EMU_ReadU32(V1 + 212)); //+ 0xD4
	GTE_SetRegister(GTE_DREG_SXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_SZ3,EMU_ReadU32(V1 + 180)); //+ 0xB4
	if (!A2)
	{
		T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
		ZZ_CLOCKCYCLES(9,0x8003E8F0);
		goto ZZ_3DFAC_944;
	}
	T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T8 = EMU_ReadS16(V1 + 204); //+ 0xCC
	T9 = EMU_ReadS16(V1 + 140); //+ 0x8C
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x8003E8F0);
ZZ_3DFAC_944:
	T6 = EMU_ReadU32(V1 + 136); //+ 0x88
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x8003E900; //ZZ_3DFAC_954
	T9 = EMU_ReadU32(V1 + 116); //+ 0x74
	ZZ_CLOCKCYCLES(4,0x8003ECB4);
	goto ZZ_3ECB4;
ZZ_3DFAC_954:
	T5 = EMU_ReadU32(V1 + 136); //+ 0x88
	ZZ_CLOCKCYCLES(2,0x8003EB2C);
	goto ZZ_3DFAC_B80;
ZZ_3DFAC_95C:
	RA = 0x8003E910; //ZZ_3DFAC_964
	ZZ_CLOCKCYCLES(2,0x8003EB74);
	goto ZZ_3EB74;
ZZ_3DFAC_964:
	RA = 0x8003E918; //ZZ_3DFAC_96C
	A0 = EMU_CheckedAdd(V1,144);
	ZZ_CLOCKCYCLES(2,0x8003EBD8);
	goto ZZ_3EBD8;
ZZ_3DFAC_96C:
	T8 = EMU_CheckedAdd(V1,192);
	RA = 0x8003E924; //ZZ_3DFAC_978
	T9 = EMU_CheckedAdd(V1,160);
	ZZ_CLOCKCYCLES(3,0x8003EBD8);
	goto ZZ_3EBD8;
ZZ_3DFAC_978:
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_VXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_VZ2,EMU_ReadU32(V1 + 180)); //+ 0xB4
	T5 = EMU_ReadU32(V1 + 168); //+ 0xA8
	T6 = EMU_ReadU32(V1 + 136); //+ 0x88
	GTE_RotateTranslateProjectTriple();
	EMU_Write32(V1 + 192,GTE_GetRegister(GTE_DREG_SXY1)); //+ 0xC0
	EMU_Write32(V1 + 196,GTE_GetRegister(GTE_DREG_SZ2)); //+ 0xC4
	EMU_Write32(V1 + 176,GTE_GetRegister(GTE_DREG_SXY2)); //+ 0xB0
	EMU_Write32(V1 + 180,GTE_GetRegister(GTE_DREG_SZ3)); //+ 0xB4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	GTE_SetRegister(GTE_DREG_SXY0,EMU_ReadU32(V1 + 224)); //+ 0xE0
	GTE_SetRegister(GTE_DREG_SZ1,EMU_ReadU32(V1 + 228)); //+ 0xE4
	GTE_SetRegister(GTE_DREG_SXY1,EMU_ReadU32(V1 + 208)); //+ 0xD0
	GTE_SetRegister(GTE_DREG_SZ2,EMU_ReadU32(V1 + 212)); //+ 0xD4
	if (!A2)
	{
		T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
		ZZ_CLOCKCYCLES(18,0x8003E984);
		goto ZZ_3DFAC_9D8;
	}
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	T8 = EMU_ReadS16(V1 + 172); //+ 0xAC
	T9 = EMU_ReadS16(V1 + 140); //+ 0x8C
	A0 = EMU_ReadS16(V1 + 188); //+ 0xBC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	EMU_Write16(V1 + 264,A0); //+ 0x108
	ZZ_CLOCKCYCLES(24,0x8003E984);
ZZ_3DFAC_9D8:
	RA = 0x8003E98C; //ZZ_3DFAC_9E0
	T9 = EMU_ReadU32(V1 + 116); //+ 0x74
	ZZ_CLOCKCYCLES(2,0x8003ECB4);
	goto ZZ_3ECB4;
ZZ_3DFAC_9E0:
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	GTE_SetRegister(GTE_DREG_SXY0,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_SZ1,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_SXY1,EMU_ReadU32(V1 + 224)); //+ 0xE0
	GTE_SetRegister(GTE_DREG_SZ2,EMU_ReadU32(V1 + 228)); //+ 0xE4
	GTE_SetRegister(GTE_DREG_SXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_SZ3,EMU_ReadU32(V1 + 180)); //+ 0xB4
	if (!A2)
	{
		T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
		ZZ_CLOCKCYCLES(9,0x8003E9C0);
		goto ZZ_3DFAC_A14;
	}
	T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T8 = EMU_ReadS16(V1 + 204); //+ 0xCC
	T9 = EMU_ReadS16(V1 + 172); //+ 0xAC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x8003E9C0);
ZZ_3DFAC_A14:
	T6 = EMU_ReadU32(V1 + 168); //+ 0xA8
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x8003E9D0; //ZZ_3DFAC_A24
	T9 = EMU_ReadU32(V1 + 124); //+ 0x7C
	ZZ_CLOCKCYCLES(4,0x8003ECB4);
	goto ZZ_3ECB4;
ZZ_3DFAC_A24:
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	GTE_SetRegister(GTE_DREG_SXY0,EMU_ReadU32(V1 + 216)); //+ 0xD8
	GTE_SetRegister(GTE_DREG_SZ1,EMU_ReadU32(V1 + 220)); //+ 0xDC
	GTE_SetRegister(GTE_DREG_SXY1,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_SZ2,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_SXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_SZ3,EMU_ReadU32(V1 + 180)); //+ 0xB4
	if (!A2)
	{
		T5 = EMU_ReadU32(V1 + 152); //+ 0x98
		ZZ_CLOCKCYCLES(9,0x8003EA04);
		goto ZZ_3DFAC_A58;
	}
	T5 = EMU_ReadU32(V1 + 152); //+ 0x98
	T8 = EMU_ReadS16(V1 + 156); //+ 0x9C
	T9 = EMU_ReadS16(V1 + 204); //+ 0xCC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x8003EA04);
ZZ_3DFAC_A58:
	T6 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x8003EA14; //ZZ_3DFAC_A68
	T9 = EMU_ReadU32(V1 + 120); //+ 0x78
	ZZ_CLOCKCYCLES(4,0x8003ECB4);
	goto ZZ_3ECB4;
ZZ_3DFAC_A68:
	T5 = EMU_ReadU32(V1 + 136); //+ 0x88
	ZZ_CLOCKCYCLES(2,0x8003EB2C);
	goto ZZ_3DFAC_B80;
ZZ_3DFAC_A70:
	RA = 0x8003EA24; //ZZ_3DFAC_A78
	ZZ_CLOCKCYCLES(2,0x8003EB74);
	goto ZZ_3EB74;
ZZ_3DFAC_A78:
	RA = 0x8003EA2C; //ZZ_3DFAC_A80
	A0 = EMU_CheckedAdd(V1,160);
	ZZ_CLOCKCYCLES(2,0x8003EBD8);
	goto ZZ_3EBD8;
ZZ_3DFAC_A80:
	T8 = EMU_CheckedAdd(V1,192);
	RA = 0x8003EA38; //ZZ_3DFAC_A8C
	T9 = EMU_CheckedAdd(V1,144);
	ZZ_CLOCKCYCLES(3,0x8003EBD8);
	goto ZZ_3EBD8;
ZZ_3DFAC_A8C:
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_VXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_VZ2,EMU_ReadU32(V1 + 180)); //+ 0xB4
	T5 = EMU_ReadU32(V1 + 136); //+ 0x88
	T6 = EMU_ReadU32(V1 + 152); //+ 0x98
	GTE_RotateTranslateProjectTriple();
	EMU_Write32(V1 + 192,GTE_GetRegister(GTE_DREG_SXY1)); //+ 0xC0
	EMU_Write32(V1 + 196,GTE_GetRegister(GTE_DREG_SZ2)); //+ 0xC4
	EMU_Write32(V1 + 176,GTE_GetRegister(GTE_DREG_SXY2)); //+ 0xB0
	EMU_Write32(V1 + 180,GTE_GetRegister(GTE_DREG_SZ3)); //+ 0xB4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	GTE_SetRegister(GTE_DREG_SXY0,EMU_ReadU32(V1 + 208)); //+ 0xD0
	GTE_SetRegister(GTE_DREG_SZ1,EMU_ReadU32(V1 + 212)); //+ 0xD4
	GTE_SetRegister(GTE_DREG_SXY1,EMU_ReadU32(V1 + 216)); //+ 0xD8
	GTE_SetRegister(GTE_DREG_SZ2,EMU_ReadU32(V1 + 220)); //+ 0xDC
	if (!A2)
	{
		T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
		ZZ_CLOCKCYCLES(18,0x8003EA98);
		goto ZZ_3DFAC_AEC;
	}
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	T8 = EMU_ReadS16(V1 + 140); //+ 0x8C
	T9 = EMU_ReadS16(V1 + 156); //+ 0x9C
	A0 = EMU_ReadS16(V1 + 188); //+ 0xBC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	EMU_Write16(V1 + 264,A0); //+ 0x108
	ZZ_CLOCKCYCLES(24,0x8003EA98);
ZZ_3DFAC_AEC:
	RA = 0x8003EAA0; //ZZ_3DFAC_AF4
	T9 = EMU_ReadU32(V1 + 116); //+ 0x74
	ZZ_CLOCKCYCLES(2,0x8003ECB4);
	goto ZZ_3ECB4;
ZZ_3DFAC_AF4:
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	GTE_SetRegister(GTE_DREG_SXY0,EMU_ReadU32(V1 + 216)); //+ 0xD8
	GTE_SetRegister(GTE_DREG_SZ1,EMU_ReadU32(V1 + 220)); //+ 0xDC
	GTE_SetRegister(GTE_DREG_SXY1,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_SZ2,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_SXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_SZ3,EMU_ReadU32(V1 + 180)); //+ 0xB4
	if (!A2)
	{
		T5 = EMU_ReadU32(V1 + 152); //+ 0x98
		ZZ_CLOCKCYCLES(9,0x8003EAD4);
		goto ZZ_3DFAC_B28;
	}
	T5 = EMU_ReadU32(V1 + 152); //+ 0x98
	T8 = EMU_ReadS16(V1 + 156); //+ 0x9C
	T9 = EMU_ReadS16(V1 + 204); //+ 0xCC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x8003EAD4);
ZZ_3DFAC_B28:
	T6 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x8003EAE4; //ZZ_3DFAC_B38
	T9 = EMU_ReadU32(V1 + 120); //+ 0x78
	ZZ_CLOCKCYCLES(4,0x8003ECB4);
	goto ZZ_3ECB4;
ZZ_3DFAC_B38:
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	GTE_SetRegister(GTE_DREG_SXY0,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_SZ1,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_SXY1,EMU_ReadU32(V1 + 224)); //+ 0xE0
	GTE_SetRegister(GTE_DREG_SZ2,EMU_ReadU32(V1 + 228)); //+ 0xE4
	GTE_SetRegister(GTE_DREG_SXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_SZ3,EMU_ReadU32(V1 + 180)); //+ 0xB4
	if (!A2)
	{
		T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
		ZZ_CLOCKCYCLES(9,0x8003EB18);
		goto ZZ_3DFAC_B6C;
	}
	T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T8 = EMU_ReadS16(V1 + 204); //+ 0xCC
	T9 = EMU_ReadS16(V1 + 172); //+ 0xAC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x8003EB18);
ZZ_3DFAC_B6C:
	T6 = EMU_ReadU32(V1 + 168); //+ 0xA8
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x8003EB28; //ZZ_3DFAC_B7C
	T9 = EMU_ReadU32(V1 + 124); //+ 0x7C
	ZZ_CLOCKCYCLES(4,0x8003ECB4);
	goto ZZ_3ECB4;
ZZ_3DFAC_B7C:
	T5 = EMU_ReadU32(V1 + 136); //+ 0x88
	ZZ_CLOCKCYCLES(1,0x8003EB2C);
ZZ_3DFAC_B80:
	GTE_SetRegister(GTE_DREG_SXY0,EMU_ReadU32(V1 + 208)); //+ 0xD0
	GTE_SetRegister(GTE_DREG_SZ1,EMU_ReadU32(V1 + 212)); //+ 0xD4
	GTE_SetRegister(GTE_DREG_SXY1,EMU_ReadU32(V1 + 216)); //+ 0xD8
	GTE_SetRegister(GTE_DREG_SZ2,EMU_ReadU32(V1 + 220)); //+ 0xDC
	GTE_SetRegister(GTE_DREG_SXY2,EMU_ReadU32(V1 + 224)); //+ 0xE0
	GTE_SetRegister(GTE_DREG_SZ3,EMU_ReadU32(V1 + 228)); //+ 0xE4
	T6 = EMU_ReadU32(V1 + 152); //+ 0x98
	T7 = EMU_ReadU32(V1 + 168); //+ 0xA8
	RA = EMU_ReadU32(V1 + 100); //+ 0x64
	ZZ_CLOCKCYCLES(10,0x8003EB6C);
	goto ZZ_3DFAC_BC0;
ZZ_3DFAC_BA8:
	RA = 0x8003EB5C; //ZZ_3DFAC_BB0
	ZZ_CLOCKCYCLES(2,0x8003EB74);
	goto ZZ_3EB74;
ZZ_3DFAC_BB0:
	RA = 0x8003EB64; //ZZ_3DFAC_BB8
	T9 = EMU_ReadU32(V1 + 116); //+ 0x74
	ZZ_CLOCKCYCLES(2,0x8003ECB4);
	goto ZZ_3ECB4;
ZZ_3DFAC_BB8:
	T5 = EMU_ReadU32(V1 + 136); //+ 0x88
	ZZ_CLOCKCYCLES(2,0x8003EB2C);
	goto ZZ_3DFAC_B80;
ZZ_3DFAC_BC0:
	ZZ_JUMPREGISTER_BEGIN(RA);
	ZZ_CLOCKCYCLES_JR(2);
	ZZ_JUMPREGISTER(0x8003E634,ZZ_3DFAC_688);
	ZZ_JUMPREGISTER(0x80040444,ZZ_3FFAC_498);
	ZZ_JUMPREGISTER(0x8003E648,ZZ_3DFAC_69C);
	ZZ_JUMPREGISTER(0x80040458,ZZ_3FFAC_4AC);
	ZZ_JUMPREGISTER(0x8003E418,ZZ_3DFAC_46C);
	ZZ_JUMPREGISTER(0x8003E1D4,ZZ_3DFAC_228);
	ZZ_JUMPREGISTER(0x8003E65C,ZZ_3DFAC_6B0);
	ZZ_JUMPREGISTER(0x8004046C,ZZ_3FFAC_4C0);
	ZZ_JUMPREGISTER(0x8003E444,ZZ_3DFAC_498);
	ZZ_JUMPREGISTER(0x8003E200,ZZ_3DFAC_254);
	ZZ_JUMPREGISTER(0x8003E768,ZZ_3DFAC_7BC);
	ZZ_JUMPREGISTER(0x8003E470,ZZ_3DFAC_4C4);
	ZZ_JUMPREGISTER(0x8003E22C,ZZ_3DFAC_280);
	ZZ_JUMPREGISTER(0x8003E5C8,ZZ_3DFAC_61C);
	ZZ_JUMPREGISTER(0x8003E380,ZZ_3DFAC_3D4);
	ZZ_JUMPREGISTER(0x80040658,ZZ_3FFAC_6AC);
	ZZ_JUMPREGISTER_END();
#endif
ZZ_MARK_TARGET(0x8003DFAC,0x8003DFCC,ZZ_3DFAC);
ZZ_MARK_TARGET(0x8003DFCC,0x8003DFE8,ZZ_3DFAC_20);
ZZ_MARK_TARGET(0x8003DFE8,0x8003E034,ZZ_3DFAC_3C);
ZZ_MARK_TARGET(0x8003E034,0x8003E050,ZZ_3DFAC_88);
ZZ_MARK_TARGET(0x8003E050,0x8003E098,ZZ_3DFAC_A4);
ZZ_MARK_TARGET(0x8003E098,0x8003E0B4,ZZ_3DFAC_EC);
ZZ_MARK_TARGET(0x8003E0B4,0x8003E0F8,ZZ_3DFAC_108);
ZZ_MARK_TARGET(0x8003E0F8,0x8003E114,ZZ_3DFAC_14C);
ZZ_MARK_TARGET(0x8003E114,0x8003E11C,ZZ_3DFAC_168);
ZZ_MARK_TARGET(0x8003E11C,0x8003E148,ZZ_3DFAC_170);
ZZ_MARK_TARGET(0x8003E148,0x8003E164,ZZ_3DFAC_19C);
ZZ_MARK_TARGET(0x8003E164,0x8003E170,ZZ_3DFAC_1B8);
ZZ_MARK_TARGET(0x8003E170,0x8003E174,ZZ_3DFAC_1C4);
ZZ_MARK_TARGET(0x8003E174,0x8003E17C,ZZ_3DFAC_1C8);
ZZ_MARK_TARGET(0x8003E17C,0x8003E184,ZZ_3DFAC_1D0);
ZZ_MARK_TARGET(0x8003E184,0x8003E18C,ZZ_3DFAC_1D8);
ZZ_MARK_TARGET(0x8003E18C,0x8003E1AC,ZZ_3DFAC_1E0);
ZZ_MARK_TARGET(0x8003E1AC,0x8003E1B4,ZZ_3DFAC_200);
ZZ_MARK_TARGET(0x8003E1B4,0x8003E1C4,ZZ_3DFAC_208);
ZZ_MARK_TARGET(0x8003E1C4,0x8003E1D4,ZZ_3DFAC_218);
ZZ_MARK_TARGET(0x8003E1D4,0x8003E200,ZZ_3DFAC_228);
ZZ_MARK_TARGET(0x8003E200,0x8003E22C,ZZ_3DFAC_254);
ZZ_MARK_TARGET(0x8003E22C,0x8003E25C,ZZ_3DFAC_280);
ZZ_MARK_TARGET(0x8003E25C,0x8003E26C,ZZ_3DFAC_2B0);
ZZ_MARK_TARGET(0x8003E26C,0x8003E2AC,ZZ_3DFAC_2C0);
ZZ_MARK_TARGET(0x8003E2AC,0x8003E2B8,ZZ_3DFAC_300);
ZZ_MARK_TARGET(0x8003E2B8,0x8003E2C0,ZZ_3DFAC_30C);
ZZ_MARK_TARGET(0x8003E2C0,0x8003E2F8,ZZ_3DFAC_314);
ZZ_MARK_TARGET(0x8003E2F8,0x8003E300,ZZ_3DFAC_34C);
ZZ_MARK_TARGET(0x8003E300,0x8003E318,ZZ_3DFAC_354);
ZZ_MARK_TARGET(0x8003E318,0x8003E320,ZZ_3DFAC_36C);
ZZ_MARK_TARGET(0x8003E320,0x8003E328,ZZ_3DFAC_374);
ZZ_MARK_TARGET(0x8003E328,0x8003E348,ZZ_3DFAC_37C);
ZZ_MARK_TARGET(0x8003E348,0x8003E360,ZZ_3DFAC_39C);
ZZ_MARK_TARGET(0x8003E360,0x8003E380,ZZ_3DFAC_3B4);
ZZ_MARK_TARGET(0x8003E380,0x8003E3B0,ZZ_3DFAC_3D4);
ZZ_MARK_TARGET(0x8003E3B0,0x8003E3C0,ZZ_3DFAC_404);
ZZ_MARK_TARGET(0x8003E3C0,0x8003E3CC,ZZ_3DFAC_414);
ZZ_MARK_TARGET(0x8003E3CC,0x8003E3D8,ZZ_3DFAC_420);
ZZ_MARK_TARGET(0x8003E3D8,0x8003E3E0,ZZ_3DFAC_42C);
ZZ_MARK_TARGET(0x8003E3E0,0x8003E3F0,ZZ_3DFAC_434);
ZZ_MARK_TARGET(0x8003E3F0,0x8003E3F8,ZZ_3DFAC_444);
ZZ_MARK_TARGET(0x8003E3F8,0x8003E408,ZZ_3DFAC_44C);
ZZ_MARK_TARGET(0x8003E408,0x8003E418,ZZ_3DFAC_45C);
ZZ_MARK_TARGET(0x8003E418,0x8003E444,ZZ_3DFAC_46C);
ZZ_MARK_TARGET(0x8003E444,0x8003E470,ZZ_3DFAC_498);
ZZ_MARK_TARGET(0x8003E470,0x8003E4A0,ZZ_3DFAC_4C4);
ZZ_MARK_TARGET(0x8003E4A0,0x8003E4B4,ZZ_3DFAC_4F4);
ZZ_MARK_TARGET(0x8003E4B4,0x8003E4F4,ZZ_3DFAC_508);
ZZ_MARK_TARGET(0x8003E4F4,0x8003E500,ZZ_3DFAC_548);
ZZ_MARK_TARGET(0x8003E500,0x8003E508,ZZ_3DFAC_554);
ZZ_MARK_TARGET(0x8003E508,0x8003E540,ZZ_3DFAC_55C);
ZZ_MARK_TARGET(0x8003E540,0x8003E548,ZZ_3DFAC_594);
ZZ_MARK_TARGET(0x8003E548,0x8003E560,ZZ_3DFAC_59C);
ZZ_MARK_TARGET(0x8003E560,0x8003E568,ZZ_3DFAC_5B4);
ZZ_MARK_TARGET(0x8003E568,0x8003E570,ZZ_3DFAC_5BC);
ZZ_MARK_TARGET(0x8003E570,0x8003E590,ZZ_3DFAC_5C4);
ZZ_MARK_TARGET(0x8003E590,0x8003E5A8,ZZ_3DFAC_5E4);
ZZ_MARK_TARGET(0x8003E5A8,0x8003E5C8,ZZ_3DFAC_5FC);
ZZ_MARK_TARGET(0x8003E5C8,0x8003E5F8,ZZ_3DFAC_61C);
ZZ_MARK_TARGET(0x8003E5F8,0x8003E604,ZZ_3DFAC_64C);
ZZ_MARK_TARGET(0x8003E604,0x8003E60C,ZZ_3DFAC_658);
ZZ_MARK_TARGET(0x8003E60C,0x8003E614,ZZ_3DFAC_660);
ZZ_MARK_TARGET(0x8003E614,0x8003E624,ZZ_3DFAC_668);
ZZ_MARK_TARGET(0x8003E624,0x8003E634,ZZ_3DFAC_678);
ZZ_MARK_TARGET(0x8003E634,0x8003E648,ZZ_3DFAC_688);
ZZ_MARK_TARGET(0x8003E648,0x8003E65C,ZZ_3DFAC_69C);
ZZ_MARK_TARGET(0x8003E65C,0x8003E674,ZZ_3DFAC_6B0);
ZZ_MARK_TARGET(0x8003E674,0x8003E684,ZZ_3DFAC_6C8);
ZZ_MARK_TARGET(0x8003E684,0x8003E6C4,ZZ_3DFAC_6D8);
ZZ_MARK_TARGET(0x8003E6C4,0x8003E6D0,ZZ_3DFAC_718);
ZZ_MARK_TARGET(0x8003E6D0,0x8003E6DC,ZZ_3DFAC_724);
ZZ_MARK_TARGET(0x8003E6DC,0x8003E714,ZZ_3DFAC_730);
ZZ_MARK_TARGET(0x8003E714,0x8003E71C,ZZ_3DFAC_768);
ZZ_MARK_TARGET(0x8003E71C,0x8003E734,ZZ_3DFAC_770);
ZZ_MARK_TARGET(0x8003E734,0x8003E73C,ZZ_3DFAC_788);
ZZ_MARK_TARGET(0x8003E73C,0x8003E744,ZZ_3DFAC_790);
ZZ_MARK_TARGET(0x8003E744,0x8003E760,ZZ_3DFAC_798);
ZZ_MARK_TARGET(0x8003E760,0x8003E768,ZZ_3DFAC_7B4);
ZZ_MARK_TARGET(0x8003E768,0x8003E784,ZZ_3DFAC_7BC);
ZZ_MARK_TARGET(0x8003E784,0x8003E794,ZZ_3DFAC_7D8);
ZZ_MARK_TARGET(0x8003E794,0x8003E7C4,ZZ_3DFAC_7E8);
ZZ_MARK_TARGET(0x8003E7C4,0x8003E7D4,ZZ_3DFAC_818);
ZZ_MARK_TARGET(0x8003E7D4,0x8003E7EC,ZZ_3DFAC_828);
ZZ_MARK_TARGET(0x8003E7EC,0x8003E7F4,ZZ_3DFAC_840);
ZZ_MARK_TARGET(0x8003E7F4,0x8003E7FC,ZZ_3DFAC_848);
ZZ_MARK_TARGET(0x8003E7FC,0x8003E804,ZZ_3DFAC_850);
ZZ_MARK_TARGET(0x8003E804,0x8003E810,ZZ_3DFAC_858);
ZZ_MARK_TARGET(0x8003E810,0x8003E870,ZZ_3DFAC_864);
ZZ_MARK_TARGET(0x8003E870,0x8003E878,ZZ_3DFAC_8C4);
ZZ_MARK_TARGET(0x8003E878,0x8003E8AC,ZZ_3DFAC_8CC);
ZZ_MARK_TARGET(0x8003E8AC,0x8003E8BC,ZZ_3DFAC_900);
ZZ_MARK_TARGET(0x8003E8BC,0x8003E8F0,ZZ_3DFAC_910);
ZZ_MARK_TARGET(0x8003E8F0,0x8003E900,ZZ_3DFAC_944);
ZZ_MARK_TARGET(0x8003E900,0x8003E908,ZZ_3DFAC_954);
ZZ_MARK_TARGET(0x8003E908,0x8003E910,ZZ_3DFAC_95C);
ZZ_MARK_TARGET(0x8003E910,0x8003E918,ZZ_3DFAC_964);
ZZ_MARK_TARGET(0x8003E918,0x8003E924,ZZ_3DFAC_96C);
ZZ_MARK_TARGET(0x8003E924,0x8003E984,ZZ_3DFAC_978);
ZZ_MARK_TARGET(0x8003E984,0x8003E98C,ZZ_3DFAC_9D8);
ZZ_MARK_TARGET(0x8003E98C,0x8003E9C0,ZZ_3DFAC_9E0);
ZZ_MARK_TARGET(0x8003E9C0,0x8003E9D0,ZZ_3DFAC_A14);
ZZ_MARK_TARGET(0x8003E9D0,0x8003EA04,ZZ_3DFAC_A24);
ZZ_MARK_TARGET(0x8003EA04,0x8003EA14,ZZ_3DFAC_A58);
ZZ_MARK_TARGET(0x8003EA14,0x8003EA1C,ZZ_3DFAC_A68);
ZZ_MARK_TARGET(0x8003EA1C,0x8003EA24,ZZ_3DFAC_A70);
ZZ_MARK_TARGET(0x8003EA24,0x8003EA2C,ZZ_3DFAC_A78);
ZZ_MARK_TARGET(0x8003EA2C,0x8003EA38,ZZ_3DFAC_A80);
ZZ_MARK_TARGET(0x8003EA38,0x8003EA98,ZZ_3DFAC_A8C);
ZZ_MARK_TARGET(0x8003EA98,0x8003EAA0,ZZ_3DFAC_AEC);
ZZ_MARK_TARGET(0x8003EAA0,0x8003EAD4,ZZ_3DFAC_AF4);
ZZ_MARK_TARGET(0x8003EAD4,0x8003EAE4,ZZ_3DFAC_B28);
ZZ_MARK_TARGET(0x8003EAE4,0x8003EB18,ZZ_3DFAC_B38);
ZZ_MARK_TARGET(0x8003EB18,0x8003EB28,ZZ_3DFAC_B6C);
ZZ_MARK_TARGET(0x8003EB28,0x8003EB2C,ZZ_3DFAC_B7C);
ZZ_MARK_TARGET(0x8003EB2C,0x8003EB54,ZZ_3DFAC_B80);
ZZ_MARK_TARGET(0x8003EB54,0x8003EB5C,ZZ_3DFAC_BA8);
ZZ_MARK_TARGET(0x8003EB5C,0x8003EB64,ZZ_3DFAC_BB0);
ZZ_MARK_TARGET(0x8003EB64,0x8003EB6C,ZZ_3DFAC_BB8);
ZZ_MARK_TARGET(0x8003EB6C,0x8003EB74,ZZ_3DFAC_BC0);
