$date
	Thu May 12 00:03:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter10_tb $end
$var wire 1 ! cout $end
$var wire 4 " cnt [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rstn $end
$scope module C10 $end
$var wire 1 # clk $end
$var wire 4 % cnt [3:0] $end
$var wire 1 $ rstn $end
$var wire 1 ! cout $end
$var reg 4 & cnt_temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
0#
b0 "
0!
$end
#10
1#
#11
1$
#20
0#
#30
b1 "
b1 %
b1 &
1#
#40
0#
#50
b10 "
b10 %
b10 &
1#
#60
0#
#70
b11 "
b11 %
b11 &
1#
#80
0#
#90
b100 "
b100 %
b100 &
1#
#100
0#
#110
b101 "
b101 %
b101 &
1#
#120
0#
#130
b110 "
b110 %
b110 &
1#
#140
0#
#150
b111 "
b111 %
b111 &
1#
#160
0#
#170
b1000 "
b1000 %
b1000 &
1#
#180
0#
#190
1!
b1001 "
b1001 %
b1001 &
1#
#200
0#
#210
0!
b0 "
b0 %
b0 &
1#
#220
0#
#230
b1 "
b1 %
b1 &
1#
#240
0#
#250
b10 "
b10 %
b10 &
1#
#260
0#
#270
b11 "
b11 %
b11 &
1#
#280
0#
#290
b100 "
b100 %
b100 &
1#
#300
0#
#310
b101 "
b101 %
b101 &
1#
#320
0#
#330
b110 "
b110 %
b110 &
1#
#340
0#
#350
b111 "
b111 %
b111 &
1#
#360
0#
#370
b1000 "
b1000 %
b1000 &
1#
#380
0#
#390
1!
b1001 "
b1001 %
b1001 &
1#
#400
0#
#410
0!
b0 "
b0 %
b0 &
1#
#420
0#
#430
b1 "
b1 %
b1 &
1#
#440
0#
#450
b10 "
b10 %
b10 &
1#
#460
0#
#470
b11 "
b11 %
b11 &
1#
#480
0#
#490
b100 "
b100 %
b100 &
1#
#500
0#
#510
b101 "
b101 %
b101 &
1#
#520
0#
#530
b110 "
b110 %
b110 &
1#
#540
0#
#550
b111 "
b111 %
b111 &
1#
#560
0#
#570
b1000 "
b1000 %
b1000 &
1#
#580
0#
#590
1!
b1001 "
b1001 %
b1001 &
1#
#600
0#
#610
0!
b0 "
b0 %
b0 &
1#
#620
0#
#630
b1 "
b1 %
b1 &
1#
#640
0#
#650
b10 "
b10 %
b10 &
1#
#660
0#
#670
b11 "
b11 %
b11 &
1#
#680
0#
#690
b100 "
b100 %
b100 &
1#
#700
0#
#710
b101 "
b101 %
b101 &
1#
#720
0#
#730
b110 "
b110 %
b110 &
1#
#740
0#
#750
b111 "
b111 %
b111 &
1#
#760
0#
#770
b1000 "
b1000 %
b1000 &
1#
#780
0#
#790
1!
b1001 "
b1001 %
b1001 &
1#
#800
0#
