// gpuOwl, an OpenCL Mersenne primality test.
// Copyright Mihai Preda and George Woltman.

/* List of user-serviceable -use flags and their effects

DEBUG  : enable asserts. Slow, but allows to verify that all asserts hold.
   
FMA    : use OpenCL fma(x, y, z) instead of x * y + z in MAD(x, y, z)
NO_ASM : request to not use any inline __asm()
NO_OMOD: do not use GCN output modifiers in __asm()

NO_MERGED_MIDDLE
WORKINGOUTs <AMD default is WORKINGOUT3> <nVidia default is WORKINGOUT4>
WORKINGINs  <AMD default is WORKINGIN5>  <nVidia default is WORKINGIN4>

PREFER_LESS_FMA

ORIG_X2
INLINE_X2
FMA_X2

UNROLL_ALL <nVidia default>
UNROLL_NONE
UNROLL_WIDTH
UNROLL_HEIGHT <AMD default>

T2_SHUFFLE <nVidia default>
NO_T2_SHUFFLE
T2_SHUFFLE_WIDTH
T2_SHUFFLE_MIDDLE
T2_SHUFFLE_HEIGHT
T2_SHUFFLE_REVERSELINE <AMD default>

OLD_FFT8 <default>
NEWEST_FFT8
NEW_FFT8

OLD_FFT5
NEW_FFT5 <default>
NEWEST_FFT5

NEW_FFT10 <default>
OLD_FFT10

CARRY32	<AMD default>		// This is potentially dangerous option for large FFTs.  Carry may not fit in 31 bits.
CARRY64 <nVidia default>

ORIG_SLOWTRIG			// Use the compliler's implementation of sin/cos functions
NEW_SLOWTRIG <default>		// Our own sin/cos implementation

VOLATILE_TRIG <AMD default>		// Force optimizer to not cache trig values
NO_VOLATILE_TRIG <nVidia default>	// Let optimizer cache trig values if it wants to

---- P-1 below ----

NO_P2_FUSED_TAIL                // Do not use the big kernel tailFusedMulDelta 

*/

/* List of *derived* binary macros. These are normally not defined through -use flags, but derived.
AMDGPU  : set on AMD GPUs
HAS_ASM : set if we believe __asm() can be used
T2_SHUFFLE_TAILFUSED : set if either T2_SHUFFLE_HEIGHT or T2_SHUFFLE_REVERSELINE is set
MERGED_MIDDLE : set unless NO_MERGED_MIDDLE is set
 */

/* List of code-specific macros. These are set by the C++ host code or derived
EXP        the exponent
WIDTH
SMALL_HEIGHT
MIDDLE
PM1        set to indicate that a P-1 test will be done (as opposed to PRP)

-- Derived from above:
BIG_HEIGHT = SMALL_HEIGHT * MIDDLE
ND         number of dwords
NWORDS     number of words
NW
NH
G_W        "group width"
G_H        "group height"
 */

#define STR(x) XSTR(x)
#define XSTR(x) #x

#if __OPENCL_VERSION__ < 200
#pragma message "GpuOwl requires OpenCL 200, found " STR(__OPENCL_VERSION__)
// #error OpenCL >= 2.0 required
#endif

#pragma OPENCL FP_CONTRACT ON

#ifdef cl_khr_fp64
#pragma OPENCL EXTENSION cl_khr_fp64 : enable
#endif

#pragma OPENCL EXTENSION cl_khr_int64_base_atomics : enable
#pragma OPENCL EXTENSION cl_khr_int64_extended_atomics : enable

// ROCm generates warning on this: #pragma OPENCL EXTENSION all : enable



#if DEBUG
#define assert(condition) if (!(condition)) { printf("assert(%s) failed at line %d\n", STR(condition), __LINE__ - 1); }
// __builtin_trap();
#else

#if AMDGPU
#define assert(condition)
//__builtin_assume(condition)
#else
#define assert(condition)    
#endif // AMDGPU
#endif // DEBUG

#if AMDGPU
// On AMDGPU the default is HAS_ASM
#if !NO_ASM
#define HAS_ASM 1
// #warning ASM is enabled (pass '-use NO_ASM' to disable it)
#endif
#endif // AMDGPU

#if !HAS_ASM
// disable everything that depends on ASM
#define NO_OMOD 1
#define INLINE_X2 0
#endif

#if !CARRY32 && !CARRY64
#if AMDGPU
#define CARRY32 1
#else
#define CARRY64 1
#endif
#endif

// The ROCm optimizer does a very, very poor job of keeping register usage to a minimum.  This negatively impacts occupancy
// which can make a big performance difference.  To counteract this, we can prevent some loops from being unrolled.
// For AMD GPUs we default to unrolling fft_HEIGHT but not fft_WIDTH loops.  For nVidia GPUs, we unroll everything.
#if !UNROLL_ALL && !UNROLL_NONE && !UNROLL_WIDTH && !UNROLL_HEIGHT
#if AMDGPU
#define UNROLL_HEIGHT 1
#else
#define UNROLL_ALL 1
#endif
#endif

#if !NO_MERGED_MIDDLE
#define MERGED_MIDDLE 1
#endif

// Expected defines: EXP the exponent.
// WIDTH, SMALL_HEIGHT, MIDDLE.

#define BIG_HEIGHT (SMALL_HEIGHT * MIDDLE)
#define ND (WIDTH * BIG_HEIGHT)
#define NWORDS (ND * 2u)

#if WIDTH == 1024 || WIDTH == 256
#define NW 4
#else
#define NW 8
#endif

#if SMALL_HEIGHT == 1024 || SMALL_HEIGHT == 256
#define NH 4
#else
#define NH 8
#endif

#define G_W (WIDTH / NW)
#define G_H (SMALL_HEIGHT / NH)

#if UNROLL_ALL
#define UNROLL_WIDTH 1
#define UNROLL_HEIGHT 1
#endif

#if MIDDLE == 1			// Transpose routine want trig values outside the 0 to pi/2 range.
#define ORIG_SLOWTRIG 1
#undef NEW_SLOWTRIG
#endif

#if !ORIG_SLOWTRIG && !NEW_SLOWTRIG
#if PM1
#define ORIG_SLOWTRIG 1
#else
#define NEW_SLOWTRIG 1
#endif
#endif

#if !VOLATILE_TRIG && !NO_VOLATILE_TRIG
#if AMDGPU
#define VOLATILE_TRIG 1
#else
#define NO_VOLATILE_TRIG 1
#endif
#endif

// My 5M timings (in us).	WorkingOut0 is fftMiddleOut 128 + carryFused 372 (T2_SHUFFLE_MIDDLE)	133/369 (NO_T2_SHUFFLE)
//				WorkingOut1 is fftMiddleOut 129 + carryFused 305			133/301
//				WorkingOut1a is fftMiddleOut 128 + carryFused 305			128/305
//				WorkingOut2 is fftMiddleOut 221 + carryFused 300			223/298
//				WorkingOut3 is fftMiddleOut 130 + carryFused 291			127/287
//				WorkingOut4 is fftMiddleOut 167 + carryFused 285			169/280
//				WorkingOut5 is fftMiddleOut 120 + carryFused 311			111/309
// For comparison non-merged carryFused is 297 us
#if !WORKINGOUT && !WORKINGOUT0 && !WORKINGOUT1 && !WORKINGOUT1A && !WORKINGOUT2 && !WORKINGOUT3 && !WORKINGOUT4 && !WORKINGOUT5
#if AMDGPU
#if G_W >= 32
#define WORKINGOUT3 1
#elif G_W >= 8
#define WORKINGOUT5 1
#endif
#else
#if G_W >= 64
#define WORKINGOUT4 1
#elif G_W >= 8
#define WORKINGOUT5 1
#endif
#endif
#endif

// My 5M timings (in us).	WorkingIn1 is fftMiddleIn 144 + tailFused 191 (T2_SHUFFLE_MIDDLE && T2_SHUFFLE_REVERSELINE)
//				WorkingIn1a is fftMiddleIn 141 + tailFused 191
//				WorkingIn2 is fftMiddleIn 133 + tailFused 217
//				WorkingIn3 is fftMiddleIn 138 + tailFused 192
//				WorkingIn4 is fftMiddleIn 207 + tailFused 189
//				WorkingIn5 is fftMiddleIn 134 + tailFused 194
// For comparison non-merged tailFused is 192 us
#if !WORKINGIN && !WORKINGIN1 && !WORKINGIN1A && !WORKINGIN2 && !WORKINGIN3 && !WORKINGIN4 && !WORKINGIN5
#if AMDGPU
#define WORKINGIN5 1
#else
#if G_H >= 64
#define WORKINGIN4 1
#else
#define WORKINGIN5 1
#endif
#endif
#endif

#if UNROLL_WIDTH
#define UNROLL_WIDTH_CONTROL
#else
#define UNROLL_WIDTH_CONTROL       __attribute__((opencl_unroll_hint(1)))
#endif

#if UNROLL_HEIGHT
#define UNROLL_HEIGHT_CONTROL
#else
#define UNROLL_HEIGHT_CONTROL	   __attribute__((opencl_unroll_hint(1)))
#endif

#if VOLATILE_TRIG
#define VOLATILE_CONTROL       volatile
#else
#define VOLATILE_CONTROL
#endif

// A T2 shuffle requires twice as much local memory as a T shuffle.  This won't affect occupancy for MIDDLE shuffles
// and small WIDTH and HEIGHT shuffles.  However, 4K and 2K widths and heights might be better off using less local memory.
// Consequently, we have separate defines so we can selectively do T2 shuffling.  For now we assume the original code
// that does 64x64 shuffles uses so much local memory that we'll not offer a T2 shuffle in there.
//
// For a 5M FFT on a Radeon VII, the best combination is T2_SHUFFLE_REVERSELINE, but not T2_SHUFFLE_MIDDLE,
// T2_SHUFFLE_WIDTH,T2_SHUFFLE_HEIGHT.  This may indicate that speed differences are due to vagaries of
// the ROCm optimizer rather than an inherit benefit of T2 vs. T shuffles.  The AMD OpenCL optimization manual says
// T shuffles should give the best performance.

#if !T2_SHUFFLE && !NO_T2_SHUFFLE && !T2_SHUFFLE_WIDTH && !T2_SHUFFLE_MIDDLE && !T2_SHUFFLE_HEIGHT && !T2_SHUFFLE_REVERSELINE
#if AMDGPU
#define T2_SHUFFLE_REVERSELINE 1
#else
#define T2_SHUFFLE 1
#endif
#endif

#if T2_SHUFFLE
#define T2_SHUFFLE_WIDTH 1
#define T2_SHUFFLE_MIDDLE 1
#define T2_SHUFFLE_HEIGHT 1
#define T2_SHUFFLE_REVERSELINE 1
#endif

#if T2_SHUFFLE_WIDTH
#undef T2_SHUFFLE_WIDTH
#define T2_SHUFFLE_WIDTH	1
#else
#define T2_SHUFFLE_WIDTH	2
#endif

#if T2_SHUFFLE_MIDDLE
#undef T2_SHUFFLE_MIDDLE
#define T2_SHUFFLE_MIDDLE	1
#else
#define T2_SHUFFLE_MIDDLE	2
#endif

#if T2_SHUFFLE_HEIGHT
#undef T2_SHUFFLE_HEIGHT
#define T2_SHUFFLE_HEIGHT	1
#else
#define T2_SHUFFLE_HEIGHT	2
#endif

#if T2_SHUFFLE_REVERSELINE
#undef T2_SHUFFLE_REVERSELINE
#define T2_SHUFFLE_REVERSELINE	1
#else
#define T2_SHUFFLE_REVERSELINE	2
#endif

#if T2_SHUFFLE_HEIGHT == 1 || T2_SHUFFLE_REVERSELINE == 1
#define T2_SHUFFLE_TAILFUSED	1
#else
#define T2_SHUFFLE_TAILFUSED	2
#endif


#if HAS_ASM && !NO_OMOD
// turn IEEE mode and denormals off so that mul:2 and div:2 work
#define ENABLE_MUL2() {\
    __asm("s_setreg_imm32_b32 hwreg(HW_REG_MODE, 9, 1), 0");\
    __asm("s_setreg_imm32_b32 hwreg(HW_REG_MODE, 4, 4), 5");\
}
#else
#define ENABLE_MUL2()
#endif

typedef int i32;
typedef uint u32;
typedef long i64;
typedef ulong u64;
typedef double T;
typedef double2 T2;
typedef i32 Word;
typedef int2 Word2;
typedef i64 Carry;

// x * y + z, "Multiply ADd"
T MAD(T x, T y, T z) {
#if !FMA
  return x * y + z;
#elif HAS_ASM
  return __builtin_fma(x, y, z);
#else
  return fma(x, y, z);
#endif
}

T2 U2(T a, T b) { return (T2)(a, b); }

bool test(u32 bits, u32 pos) { return (bits >> pos) & 1; }

#define STEP (NWORDS - (EXP % NWORDS))
// u32 extraAtWord(u32 k) { return ((u64) STEP) * k % NWORDS; }
bool isBigWord(u32 extra) { return extra < NWORDS - STEP; }
u32 bitlen(u32 extra) { return EXP / NWORDS + isBigWord(extra); }
u32 bitlenx(bool b) { return EXP / NWORDS + b; }
u32 reduce(u32 extra) { return extra < NWORDS ? extra : (extra - NWORDS); }

// complex mul
T2 mul(T2 a, T2 b) { return U2(MAD(a.x, b.x, -a.y * b.y), MAD(a.x, b.y, a.y * b.x)); }

// complex mul * 4
T2 mul4(T2 a, T2 b) {
#if !NO_OMOD
  T axbx = a.x * b.x;
  T axby = a.x * b.y;
  T2 tmp;
  __asm("v_fma_f64 %0, %1, -%2, %3 mul:4" : "=v" (tmp.x) : "v" (a.y), "v" (b.y), "v" (axbx));
  __asm("v_fma_f64 %0, %1, %2, %3 mul:4" : "=v" (tmp.y) : "v" (a.y), "v" (b.x), "v" (axby));
  return tmp;
#else
  return 4 * mul(a, b);
#endif
}

T add1_m2(T x, T y) {
#if !NO_OMOD
  T tmp;
   __asm("v_add_f64 %0, %1, %2 mul:2" : "=v" (tmp) : "v" (x), "v" (y));
   return tmp;
#else
   return 2 * (a + b);
#endif
}

// complex add * 2
T2 add_m2(T2 a, T2 b) {
  return U2(add1_m2(a.x, b.x), add1_m2(a.y, b.y));
}

// x^2 - y^2
T diffsq(T x, T y) { return MAD(x, x, - y * y); } // worse: (x + y) * (x - y)

// x * y * 2
T mul1_m2(T x, T y) {
#if !NO_OMOD
  T tmp;
  __asm("v_mul_f64 %0, %1, %2 mul:2" : "=v" (tmp) : "v" (x), "v" (y));
  return tmp;
#else
  return 2 * x * y;
#endif
}

T2 sq(T2 a) { return U2(diffsq(a.x, a.y), mul1_m2(a.x, a.y)); }

T2 mul_t4(T2 a)  { return U2(a.y, -a.x); }                          // mul(a, U2( 0, -1)); }
T2 mul_t8(T2 a)  { return U2(a.y + a.x, a.y - a.x) * M_SQRT1_2; }   // mul(a, U2( 1, -1)) * (T)(M_SQRT1_2); }
T2 mul_3t8(T2 a) { return U2(a.x - a.y, a.x + a.y) * - M_SQRT1_2; } // mul(a, U2(-1, -1)) * (T)(M_SQRT1_2); }

T2 swap(T2 a) { return U2(a.y, a.x); }
T2 conjugate(T2 a) { return U2(a.x, -a.y); }

void bar() { barrier(CLK_LOCAL_MEM_FENCE); }

// Signed and unsigned bit field extract with bit offset 0

#if HAS_ASM
i32 lowBits(i32 u, u32 bits) { i32 tmp; __asm("v_bfe_i32 %0, %1, 0, %2" : "=v" (tmp) : "v" (u), "v" (bits)); return tmp; }
u32 ulowBits(u32 u, u32 bits) { u32 tmp; __asm("v_bfe_u32 %0, %1, 0, %2" : "=v" (tmp) : "v" (u), "v" (bits)); return tmp; }
#else
i32 lowBits(i32 u, u32 bits) { return ((u << (32 - bits)) >> (32 - bits)); }
u32 ulowBits(u32 u, u32 bits) { return ((u << (32 - bits)) >> (32 - bits)); }
#endif

//
// Macros used in carry propagation
//

Word carryStep(Carry x, Carry *carry, i32 bits) {
  x += *carry;
  Word w = lowBits(x, bits);
  *carry = (x - w) >> bits;
  return w;
}

i64 unweight(T x, T weight) { return rint(x * weight); }
T2 weight(Word2 a, T2 w) { return U2(a.x, a.y) * w; }

//void optionalDouble(T *iw, u32 bits, u32 off) { union { double d; int2 i; } tmp; tmp.d = *iw; tmp.i.y += (((bits >> off) & 1) << 20); *iw = tmp.d; }
void optionalDouble(T *iw, u32 bits, u32 off) { if (test(bits, off)) *iw *= 2; }
void optionalHalve(T *w, u32 bits, u32 off)   { if (test(bits, off)) *w  *= 0.5; }

// We support two sizes of carry in carryFused.  A 32-bit carry halves the amount of memory used by CarryShuttle,
// but has some risks.  As FFT sizes increase and/or exponents approach the limit of an FFT size, there is a chance
// that the carry will not fit in 32-bits -- corrupting results.  That said, I did test 2000 iterations of an exponent
// just over 1 billion.  Max(abs(carry)) was 0x637225E9 which is OK (0x80000000 or more is fatal).  P-1 testing is more
// problematic as the mul-by-3 triples the carry too.

#if CARRY32

typedef i32 CFcarry;

#define RNDVAL  3.0 * 131072.0 * 131072.0 * 131072.0	// Rounding constant: 3 * 2^51

Word2 CFunweightAndCarry(T2 u, CFcarry *carry, T2 weight, bool b1, bool b2) {
  union { double d; int2 i; i64 li; } tmp;
  tmp.d = u.x * weight.x + RNDVAL;			// Unweight and round u.x
  i32 bits1 = bitlenx(b1);				// Desired number of bits in u.x
  Word a = ulowBits(tmp.i.x, bits1);			// Extract lower bits unsigned, assumes least significant bits in i.x
  tmp.i.x -= a;						// Clear extracted bits
  tmp.d -= RNDVAL;					// Undo the rndval constant
  tmp.d = ldexp (tmp.d, -bits1);			// carry!

  tmp.d = u.y * weight.y + tmp.d + RNDVAL;		// Unweight, add carry, and round u.y
  i32 bits2 = bitlenx(b2);
  Word b = lowBits(tmp.i.x, bits2);		        // Grab lower bits signed
  tmp.li -= b;						// Subtract the lower bits -- which may affect upper word of double
  tmp.d -= RNDVAL;					// Undo the rndval constant
  tmp.d = ldexp (tmp.d, -bits2);			// carry!

  *carry = tmp.d;					// Convert carry to 32-bit int
  return (Word2) (a, b);
}

T2 CFcarryAndWeightFinal(Word2 u, CFcarry carry, T2 w, bool b1) {
  u32 bits1 = bitlenx(b1);				// Desired number of bits in u.x
  u.x += carry;						// Add the carry
  Word lo = lowBits(u.x, bits1);			// Extract signed lower bits
  carry = (u.x - lo) >> bits1;				// Next carry
  u.y += carry;						// Apply the carry
  return weight((Word2) (lo, u.y), w);			// Weight the final result
}

#else

typedef i64 CFcarry;

Word2 CFunweightAndCarry(T2 u, CFcarry *carry, T2 weight, bool b1, bool b2) {
  *carry = 0;
  Word a = carryStep(unweight(u.x, weight.x), carry, bitlenx(b1));
  Word b = carryStep(unweight(u.y, weight.y), carry, bitlenx(b2));
  return (Word2) (a, b);
}

T2 CFcarryAndWeightFinal(Word2 u, CFcarry carry, T2 w, bool b1) {
  Word x = carryStep(u.x, &carry, bitlenx(b1));
  Word y = u.y + carry;
  return weight((Word2) (x, y), w);
}

#endif

// These are the carry macros used in carryFusedMul.  They are separate macros to later allow us to support
// CARRY32 in carryFused and CARRY64 in carryFusedMul.

typedef i64 CFMcarry;

Word2 CFMunweightAndCarry(T2 u, CFMcarry *carry, T2 weight, bool b1, bool b2) {
  Word a = carryStep(3 * unweight(u.x, weight.x), carry, bitlenx(b1));
  Word b = carryStep(3 * unweight(u.y, weight.y), carry, bitlenx(b2));
  return (Word2) (a, b);
}

T2 CFMcarryAndWeightFinal(Word2 u, CFMcarry carry, T2 w, bool b1) {
  Word x = carryStep(u.x, &carry, bitlenx(b1));
  Word y = u.y + carry;
  return weight((Word2) (x, y), w);
}

// These are the carry macros used in carryA / carryB.  These kernels should be upgraded to use
// the more efficient carryFused macros above.

// Propagate carry this many pairs of words.
#define CARRY_LEN 16

Word2 unweightAndCarryMul(u32 mul, T2 u, Carry *carry, T2 weight, u32 extra) {
  Word a = carryStep(mul * unweight(u.x, weight.x), carry, bitlen(extra));
  Word b = carryStep(mul * unweight(u.y, weight.y), carry, bitlen(reduce(extra + STEP)));
  return (Word2) (a, b);
}

// No carry out. The final carry is "absorbed" in the last word.
T2 carryAndWeightFinal(Word2 u, Carry carry, T2 w, u32 extra) {
  Word x = carryStep(u.x, &carry, bitlen(extra));
  Word y = u.y + carry;
  return weight((Word2) (x, y), w);
}

// Carry propagation from word and carry.
Word2 carryWord(Word2 a, Carry *carry, u32 extra) {
  a.x = carryStep(a.x, carry, bitlen(extra));
  a.y = carryStep(a.y, carry, bitlen(reduce(extra + STEP)));
  return a;
}

//
// More miscellaneous macros
//

T2 addsub(T2 a) { return U2(a.x + a.y, a.x - a.y); }
T2 addsub_m2(T2 a) { return U2(add1_m2(a.x, a.y), add1_m2(a.x, -a.y)); }

// computes 2*(a.x*b.x+a.y*b.y) + i*2*(a.x*b.y+a.y*b.x)
T2 foo2(T2 a, T2 b) {
  a = addsub(a);
  b = addsub(b);
  return addsub(U2(a.x * b.x, a.y * b.y));
}

T2 foo2_mul4(T2 a, T2 b) {
  a = addsub_m2(a);
  b = addsub_m2(b);
  return addsub(U2(a.x * b.x, a.y * b.y));
}

// computes 2*[x^2+y^2 + i*(2*x*y)]. Needs a name.
T2 foo(T2 a) { return foo2(a, a); }
T2 foo_mul4(T2 a) { return foo2_mul4(a, a); }

#if !ORIG_X2 && !INLINE_X2 && !FMA_X2
#if HAS_ASM
#define INLINE_X2 1
#else
#define ORIG_X2 1
#endif
#endif

#if ORIG_X2
// Rocm 2.4 is not generating good code with this simple original X2.  Should rocm ever be fixed, we should use this X2
// definition rather than the alternate definition.
#define X2(a, b) { T2 t = a; a = t + b; b = t - b; }

// Same as X2(a, b), b = mul_t4(b)
#define X2_mul_t4(a, b) { T2 t = a; a = t + b; t.x = b.x - t.x; b.x = t.y - b.y; b.y = t.x; }

#elif FMA_X2

// Much worse latency, less parallellism, but seems to work around rocm bug where fft4 generates 18 float ops instead of 16
#define X2(a, b) { a = a + b; b.x = fma(b.x, -2, a.x); b.y = fma(b.y, -2, a.y); }
#define X2_mul_t4(a, b) { double ax = a.x; a = a + b; b.x = fma(b.y, -2, a.y); b.y = fma(ax, -2, a.x); }

#elif INLINE_X2
// Here's hoping the inline asm tricks rocm into not generating extra f64 ops.
#define X2(a, b) { \
	T2 t = a; a = t + b; \
	__asm( "v_add_f64 %0, %1, -%2" : "=v" (b.x) : "v" (t.x), "v" (b.x)); \
	__asm( "v_add_f64 %0, %1, -%2" : "=v" (b.y) : "v" (t.y), "v" (b.y)); \
	}

#define X2_mul_t4(a, b) { \
	T2 t = a; a = t + b; \
	__asm( "v_add_f64 %0, %1, -%2" : "=v" (t.x) : "v" (b.x), "v" (t.x)); \
	__asm( "v_add_f64 %0, %1, -%2" : "=v" (b.x) : "v" (t.y), "v" (b.y)); \
	b.y = t.x; \
	}
#else
#error None of ORIG_X2, FMA_X2, INLINE_X2 defined
#endif

#define SWAP(a, b) { T2 t = a; a = b; b = t; }

// T2 fmaT2(T a, T2 b, T2 c) { return U2(__builtin_fma(a, b.x, c.x), __builtin_fma(a, b.y, c.y)); }
T2 fmaT2(T a, T2 b, T2 c) { return U2(fma(a, b.x, c.x), fma(a, b.y, c.y)); }

// Promote 2 multiplies and 4 add/sub instructions into 4 FMA instructions.
#if !PREFER_LESS_FMA
#define fma_addsub(a, b, sin, c, d) { a = fmaT2(sin, d, c); b = fmaT2(sin, -d, c); }
#else
// Force rocm to NOT promote 2 multiplies and 4 add/sub instructions into 4 FMA instructions.  FMA has higher latency.
#define fma_addsub(a, b, sin, c, d) { d = sin * d; \
    __asm( "v_add_f64 %0, %1, %2" : "=v" (a.x) : "v" (c.x), "v" (d.x));  \
    __asm( "v_add_f64 %0, %1, %2" : "=v" (a.y) : "v" (c.y), "v" (d.y));  \
    __asm( "v_add_f64 %0, %1, -%2" : "=v" (b.x) : "v" (c.x), "v" (d.x)); \
    __asm( "v_add_f64 %0, %1, -%2" : "=v" (b.y) : "v" (c.y), "v" (d.y)); \
  }
#endif

// a * conjugate(b)
// saves one negation
T2 mul_by_conjugate(T2 a, T2 b) { return U2(a.x * b.x + a.y * b.y, a.y * b.x - a.x * b.y); }

// Combined complex mul and mul by conjugate.  Saves 4 multiplies compared to two complex mul calls. 
void mul_and_mul_by_conjugate(T2 *res1, T2 *res2, T2 a, T2 b) {
	T axbx = a.x * b.x; T axby = a.x * b.y; T aybx = a.y * b.x; T ayby = a.y * b.y;
	res1->x = axbx - ayby; res1->y = axby + aybx;		// Complex mul
	res2->x = axbx + ayby; res2->y = aybx - axby;		// Complex mul by conjugate
}

void fft4Core(T2 *u) {
  X2(u[0], u[2]);
  X2_mul_t4(u[1], u[3]);
  X2(u[0], u[1]);
  X2(u[2], u[3]);
}

void fft4(T2 *u) {
  fft4Core(u);
  // revbin [0, 2, 1, 3] undo
  SWAP(u[1], u[2]);
}

#if !OLD_FFT8 && !NEWEST_FFT8 && !NEW_FFT8
#define OLD_FFT8 1
#endif

// In rocm 2.2 this is 53 f64 ops in testKernel -- one over optimal.  However, for me it is slower
// than OLD_FFT8 when it used in "real" kernels.
#if NEWEST_FFT8

// Attempt to get more FMA by delaying mul by SQRT1_2
T2 mul_t8_delayed(T2 a)  { return U2(a.y + a.x, a.y - a.x); }
#define X2_mul_3t8_delayed(a, b) { T2 t = a; a = t + b; t = b - t; b.x = t.x - t.y; b.y = t.x + t.y; }

// Like X2 but second arg needs a multiplication by SQRT1_2
#define X2_apply_SQRT1_2(a, b) { T2 t = a; \
				 a.x = fma(b.x, M_SQRT1_2, t.x); a.y = fma(b.y, M_SQRT1_2, t.y); \
				 b.x = fma(b.x, -M_SQRT1_2, t.x); b.y = fma(b.y, -M_SQRT1_2, t.y); }

void fft4Core_delayed(T2 *u) {		// Same as fft4Core except u[1] and u[3] need to be multiplied by SQRT1_2
  X2(u[0], u[2]);
  X2_mul_t4(u[1], u[3]);		// Still need to apply SQRT1_2
  X2_apply_SQRT1_2(u[0], u[1]);
  X2_apply_SQRT1_2(u[2], u[3]);
}

void fft8Core(T2 *u) {
  X2(u[0], u[4]);
  X2(u[1], u[5]);
  X2_mul_t4(u[2], u[6]);
  X2_mul_3t8_delayed(u[3], u[7]);	// u[7] needs mul by SQRT1_2
  u[5] = mul_t8_delayed(u[5]);		// u[5] needs mul by SQRT1_2

  fft4Core(u);
  fft4Core_delayed(u + 4);
}

// In rocm 2.2 this is 57 f64 ops in testKernel -- an ugly five over optimal.
#elif NEW_FFT8

// Same as X2(a, b), b = mul_3t8(b)
//#define X2_mul_3t8(a, b) { T2 t=a; a = t+b; t = b-t; t.y *= M_SQRT1_2; b.x = t.x * M_SQRT1_2 - t.y; b.y = t.x * M_SQRT1_2 + t.y; }
#define X2_mul_3t8(a, b) { T2 t=a; a = t+b; t = b-t; b.x = (t.x - t.y) * M_SQRT1_2; b.y = (t.x + t.y) * M_SQRT1_2; }

void fft8Core(T2 *u) {
  X2(u[0], u[4]);
  X2(u[1], u[5]);
  X2_mul_t4(u[2], u[6]);
  X2_mul_3t8(u[3], u[7]);
  u[5] = mul_t8(u[5]);

  fft4Core(u);
  fft4Core(u + 4);
}

// In rocm 2.2 this is 54 f64 ops in testKernel -- two over optimal.
#elif OLD_FFT8

void fft8Core(T2 *u) {
  X2(u[0], u[4]);
  X2(u[1], u[5]);   u[5] = mul_t8(u[5]);
  X2(u[2], u[6]);   u[6] = mul_t4(u[6]);
  X2(u[3], u[7]);   u[7] = mul_3t8(u[7]);
  fft4Core(u);
  fft4Core(u + 4);
}

#endif

void fft8(T2 *u) {
  fft8Core(u);
  // revbin [0, 4, 2, 6, 1, 5, 3, 7] undo
  SWAP(u[1], u[4]);
  SWAP(u[3], u[6]);
}


// FFT routines to implement the middle step

void fft3(T2 *u) {
  const double SQRT3_2 = 0x1.bb67ae8584caap-1; // sin(tau/3), sqrt(3)/2, 0.86602540378443859659;
  
  X2(u[1], u[2]);
  T2 u0 = u[0];
  u[0] += u[1];
  u[1] = u0 - u[1] / 2;
  u[2] = mul_t4(u[2] * SQRT3_2);
  X2(u[1], u[2]);
}

// Operations needed to do a length 4 middle step
// R1 = (r1+r3) +(r2+r4)
// R3 = (r1+r3) -(r2+r4)
// R2 = (r1-r3)           +(i2-i4)
// R4 = (r1-r3)           -(i2-i4)

// I1 = (i1+i3) +(i2+i4)
// I3 = (i1+i3) -(i2+i4)
// I2 = (i1-i3)           -(r2-r4)
// I4 = (i1-i3)           +(r2-r4)

void fft4mid(T2 *u) {
  X2(u[0], u[2]);				// (r1+ i1+), (r1-  i1-)
  X2_mul_t4(u[1], u[3]);			// (r2+ i2+), (i2- -r2-)

  T2 tmp = u[0] - u[1];
  u[0] = u[0] + u[1];
  u[1] = u[2] + u[3];
  u[3] = u[2] - u[3];
  u[2] = tmp;
}

#if !NEWEST_FFT5 && !NEW_FFT5 && !OLD_FFT5
#define NEW_FFT5 1
#endif

// Adapted from: Nussbaumer, "Fast Fourier Transform and Convolution Algorithms", 5.5.4 "5-Point DFT".

// Using rocm 2.9, testKernel shows this macro generates 38 f64 (8 FMA) ops, 26 vgprs.
#if OLD_FFT5
void fft5(T2 *u) {
  const double SIN1 = 0x1.e6f0e134454ffp-1; // sin(tau/5), 0.95105651629515353118
  const double SIN2 = 0x1.89f188bdcd7afp+0; // sin(tau/5) + sin(2*tau/5), 1.53884176858762677931
  const double SIN3 = 0x1.73fd61d9df543p-2; // sin(tau/5) - sin(2*tau/5), 0.36327126400268044959
  const double COS1 = 0x1.1e3779b97f4a8p-1; // (cos(tau/5) - cos(2*tau/5))/2, 0.55901699437494745126

  X2(u[2], u[3]);
  X2(u[1], u[4]);
  X2(u[1], u[2]);

  T2 tmp = u[0];
  u[0] += u[1];
  u[1] = u[1] * (-0.25) + tmp;

  u[2] *= COS1;

  tmp = (u[4] - u[3]) * SIN1;
  tmp  = U2(tmp.y, -tmp.x);

  u[3] = U2(u[3].y, -u[3].x) * SIN2 + tmp;
  u[4] = U2(-u[4].y, u[4].x) * SIN3 + tmp;
  SWAP(u[3], u[4]);

  X2(u[1], u[2]);
  X2(u[1], u[4]);
  X2(u[2], u[3]);
}

// Using rocm 2.9, testKernel shows this macro generates an ideal 44 f64 ops (12 FMA) or 32 f64 ops (20 FMA), 30 vgprs.
#elif NEW_FFT5

// Above uses fewer FMAs.  Above may be faster if FMA latency cannot be masked.
// Nussbaumer's ideas can be used to reduce FMAs -- see NEWEST_FFT5 implementation below.
// See prime95's gwnum/zr5.mac file for more detailed explanation of the formulas below
// R1= r1     +(r2+r5)     +(r3+r4)
// R2= r1 +.309(r2+r5) -.809(r3+r4)    +.951(i2-i5) +.588(i3-i4)
// R5= r1 +.309(r2+r5) -.809(r3+r4)    -.951(i2-i5) -.588(i3-i4)
// R3= r1 -.809(r2+r5) +.309(r3+r4)    +.588(i2-i5) -.951(i3-i4)
// R4= r1 -.809(r2+r5) +.309(r3+r4)    -.588(i2-i5) +.951(i3-i4)
// I1= i1     +(i2+i5)     +(i3+i4)
// I2= i1 +.309(i2+i5) -.809(i3+i4)    -.951(r2-r5) -.588(r3-r4)
// I5= i1 +.309(i2+i5) -.809(i3+i4)    +.951(r2-r5) +.588(r3-r4)
// I3= i1 -.809(i2+i5) +.309(i3+i4)    -.588(r2-r5) +.951(r3-r4)
// I4= i1 -.809(i2+i5) +.309(i3+i4)    +.588(r2-r5) -.951(r3-r4)

void fft5(T2 *u) {
  const double SIN1 = 0x1.e6f0e134454ffp-1;		// sin(tau/5), 0.95105651629515353118
  const double SIN2_SIN1 = 0.618033988749894848;	// sin(2*tau/5) / sin(tau/5) = .588/.951, 0.618033988749894848
  const double COS1 = 0.309016994374947424;		// cos(tau/5), 0.309016994374947424
  const double COS2 = 0.809016994374947424;		// -cos(2*tau/5), 0.809016994374947424

  X2_mul_t4(u[1], u[4]);				// (r2+ i2+),  (i2- -r2-)
  X2_mul_t4(u[2], u[3]);				// (r3+ i3+),  (i3- -r3-)

  T2 tmp25a = fmaT2(COS1, u[1], u[0]);
  T2 tmp34a = fmaT2(-COS2, u[1], u[0]);
  u[0] = u[0] + u[1];

  T2 tmp25b = fmaT2(SIN2_SIN1, u[3], u[4]);		// (i2- +.588/.951*i3-, -r2- -.588/.951*r3-)
  T2 tmp34b = fmaT2(SIN2_SIN1, u[4], -u[3]);		// (.588/.951*i2- -i3-, -.588/.951*r2- +r3-)

  tmp25a = fmaT2(-COS2, u[2], tmp25a);
  tmp34a = fmaT2(COS1, u[2], tmp34a);
  u[0] = u[0] + u[2];

  fma_addsub(u[1], u[4], SIN1, tmp25a, tmp25b);
  fma_addsub(u[2], u[3], SIN1, tmp34a, tmp34b);
}

// Using rocm 2.9, testKernel shows this macro generates an ideal 44 f64 ops (12 FMA) or 32 f64 ops (20 FMA), 30 vgprs.
#elif NEWEST_FFT5

// Nussbaumer's ideas used to introduce more PREFER_NOFMA opportunities in the code below.
// Modified prime95's formulas:
// R1= r1 + ((r2+r5)+(r3+r4))
// R2= r1 - ((r2+r5)+(r3+r4))/4 +.559((r2+r5)-(r3+r4))    +.951(i2-i5) +.588(i3-i4)
// R5= r1 - ((r2+r5)+(r3+r4))/4 +.559((r2+r5)-(r3+r4))    -.951(i2-i5) -.588(i3-i4)
// R3= r1 - ((r2+r5)+(r3+r4))/4 -.559((r2+r5)-(r3+r4))    +.588(i2-i5) -.951(i3-i4)
// R4= r1 - ((r2+r5)+(r3+r4))/4 -.559((r2+r5)-(r3+r4))    -.588(i2-i5) +.951(i3-i4)
// I1= i1 + ((i2+i5)+(i3+i4))
// I2= i1 - ((i2+i5)+(i3+i4))/4 +.559((i2+i5)-(i3+i4))    -.951(r2-r5) -.588(r3-r4)
// I5= i1 - ((i2+i5)+(i3+i4))/4 +.559((i2+i5)-(i3+i4))    +.951(r2-r5) +.588(r3-r4)
// I3= i1 - ((i2+i5)+(i3+i4))/4 -.559((i2+i5)-(i3+i4))    -.588(r2-r5) +.951(r3-r4)
// I4= i1 - ((i2+i5)+(i3+i4))/4 -.559((i2+i5)-(i3+i4))    +.588(r2-r5) -.951(r3-r4)

void fft5(T2 *u) {
  const double SIN1 = 0x1.e6f0e134454ffp-1;		// sin(tau/5), 0.95105651629515353118
  const double SIN2_SIN1 = 0.618033988749894848;	// sin(2*tau/5) / sin(tau/5) = .588/.951, 0.618033988749894848
  const double COS12 = 0x1.1e3779b97f4a8p-1;		// (cos(tau/5) - cos(2*tau/5))/2, 0.55901699437494745126

  X2_mul_t4(u[1], u[4]);				// (r2+ i2+),  (i2- -r2-)
  X2_mul_t4(u[2], u[3]);				// (r3+ i3+),  (i3- -r3-)
  X2(u[1], u[2]);					// (r2++ i2++), (r2+- i2+-)

  T2 tmp2345a = fmaT2(-0.25, u[1], u[0]);
  u[0] = u[0] + u[1];

  T2 tmp25b = fmaT2(SIN2_SIN1, u[3], u[4]);		// (i2- +.588/.951*i3-, -r2- -.588/.951*r3-)
  T2 tmp34b = fmaT2(SIN2_SIN1, u[4], -u[3]);		// (.588/.951*i2- -i3-, -.588/.951*r2- +r3-)

  T2 tmp25a, tmp34a;
  fma_addsub(tmp25a, tmp34a, COS12, tmp2345a, u[2]);

  fma_addsub(u[1], u[4], SIN1, tmp25a, tmp25b);
  fma_addsub(u[2], u[3], SIN1, tmp34a, tmp34b);
}
#else
#error None of OLD_FFT5, NEW_FFT5, NEWEST_FFT5 defined
#endif


void fft6(T2 *u) {
  const double SQRT3_2 = 0x1.bb67ae8584caap-1; // sin(tau/3), sqrt(3)/2, 0.86602540378443859659;

  for (i32 i = 0; i < 3; ++i) { X2(u[i], u[i + 3]); }
  
  u[4] = mul(u[4], U2( 0.5, -SQRT3_2));
  u[5] = mul(u[5], U2(-0.5, -SQRT3_2));
  
  fft3(u);
  fft3(u + 3);
  
  // fix order [0, 2, 4, 1, 3, 5]
  T2 tmp = u[1];
  u[1] = u[3];
  u[3] = u[4];
  u[4] = u[2];
  u[2] = tmp;
}

// See prime95's gwnum/zr7.mac file for more detailed explanation of the formulas below
// R1= r1     +(r2+r7)     +(r3+r6)     +(r4+r5)
// R2= r1 +.623(r2+r7) -.223(r3+r6) -.901(r4+r5)  +(.782(i2-i7) +.975(i3-i6) +.434(i4-i5))
// R7= r1 +.623(r2+r7) -.223(r3+r6) -.901(r4+r5)  -(.782(i2-i7) +.975(i3-i6) +.434(i4-i5))
// R3= r1 -.223(r2+r7) -.901(r3+r6) +.623(r4+r5)  +(.975(i2-i7) -.434(i3-i6) -.782(i4-i5))
// R6= r1 -.223(r2+r7) -.901(r3+r6) +.623(r4+r5)  -(.975(i2-i7) -.434(i3-i6) -.782(i4-i5))
// R4= r1 -.901(r2+r7) +.623(r3+r6) -.223(r4+r5)  +(.434(i2-i7) -.782(i3-i6) +.975(i4-i5))
// R5= r1 -.901(r2+r7) +.623(r3+r6) -.223(r4+r5)  -(.434(i2-i7) -.782(i3-i6) +.975(i4-i5))

// I1= i1     +(i2+i7)     +(i3+i6)     +(i4+i5)
// I2= i1 +.623(i2+i7) -.223(i3+i6) -.901(i4+i5)  -(.782(r2-r7) +.975(r3-r6) +.434(r4-r5))
// I7= i1 +.623(i2+i7) -.223(i3+i6) -.901(i4+i5)  +(.782(r2-r7) +.975(r3-r6) +.434(r4-r5))
// I3= i1 -.223(i2+i7) -.901(i3+i6) +.623(i4+i5)  -(.975(r2-r7) -.434(r3-r6) -.782(r4-r5))
// I6= i1 -.223(i2+i7) -.901(i3+i6) +.623(i4+i5)  +(.975(r2-r7) -.434(r3-r6) -.782(r4-r5))
// I4= i1 -.901(i2+i7) +.623(i3+i6) -.223(i4+i5)  -(.434(r2-r7) -.782(r3-r6) +.975(r4-r5))
// I5= i1 -.901(i2+i7) +.623(i3+i6) -.223(i4+i5)  +(.434(r2-r7) -.782(r3-r6) +.975(r4-r5))

void fft7(T2 *u) {
  const double COS1 = 0.6234898018587335305;		// cos(tau/7)
  const double COS2 = -0.2225209339563144043;		// cos(2*tau/7)
  const double COS3 = -0.9009688679024191262;		// cos(3*tau/7)
  const double SIN1 = 0.781831482468029809;		// sin(tau/7)
  const double SIN2_SIN1 = 1.2469796037174670611;	// sin(2*tau/7) / sin(tau/7) = .975/.782
  const double SIN3_SIN1 = 0.5549581320873711914;	// sin(3*tau/7) / sin(tau/7) = .434/.782

  X2_mul_t4(u[1], u[6]);				// (r2+ i2+),  (i2- -r2-)
  X2_mul_t4(u[2], u[5]);				// (r3+ i3+),  (i3- -r3-)
  X2_mul_t4(u[3], u[4]);				// (r4+ i4+),  (i4- -r4-)

  T2 tmp27a = fmaT2(COS1, u[1], u[0]);
  T2 tmp36a = fmaT2(COS2, u[1], u[0]);
  T2 tmp45a = fmaT2(COS3, u[1], u[0]);
  u[0] = u[0] + u[1];

  tmp27a = fmaT2(COS2, u[2], tmp27a);
  tmp36a = fmaT2(COS3, u[2], tmp36a);
  tmp45a = fmaT2(COS1, u[2], tmp45a);
  u[0] = u[0] + u[2];

  tmp27a = fmaT2(COS3, u[3], tmp27a);
  tmp36a = fmaT2(COS1, u[3], tmp36a);
  tmp45a = fmaT2(COS2, u[3], tmp45a);
  u[0] = u[0] + u[3];

  T2 tmp27b = fmaT2(SIN2_SIN1, u[5], u[6]);		// .975/.782
  T2 tmp36b = fmaT2(SIN2_SIN1, u[6], -u[4]);
  T2 tmp45b = fmaT2(SIN2_SIN1, u[4], -u[5]);

  tmp27b = fmaT2(SIN3_SIN1, u[4], tmp27b);		// .434/.782
  tmp36b = fmaT2(SIN3_SIN1, -u[5], tmp36b);
  tmp45b = fmaT2(SIN3_SIN1, u[6], tmp45b);

  fma_addsub(u[1], u[6], SIN1, tmp27a, tmp27b);
  fma_addsub(u[2], u[5], SIN1, tmp36a, tmp36b);
  fma_addsub(u[3], u[4], SIN1, tmp45a, tmp45b);
}

// See prime95's gwnum/zr8.mac file for more detailed explanation of the formulas below
// R1 = ((r1+r5)+(r3+r7)) +((r2+r6)+(r4+r8))
// R5 = ((r1+r5)+(r3+r7)) -((r2+r6)+(r4+r8))
// R3 = ((r1+r5)-(r3+r7))                                    +((i2+i6)-(i4+i8))
// R7 = ((r1+r5)-(r3+r7))                                    -((i2+i6)-(i4+i8))
// R2 = ((r1-r5)      +.707((r2-r6)-(r4-r8)))  + ((i3-i7)+.707((i2-i6)+(i4-i8)))
// R8 = ((r1-r5)      +.707((r2-r6)-(r4-r8)))  - ((i3-i7)+.707((i2-i6)+(i4-i8)))
// R4 = ((r1-r5)      -.707((r2-r6)-(r4-r8)))  - ((i3-i7)-.707((i2-i6)+(i4-i8)))
// R6 = ((r1-r5)      -.707((r2-r6)-(r4-r8)))  + ((i3-i7)-.707((i2-i6)+(i4-i8)))

// I1 = ((i1+i5)+(i3+i7)) +((i2+i6)+(i4+i8))
// I5 = ((i1+i5)+(i3+i7)) -((i2+i6)+(i4+i8))
// I3 = ((i1+i5)-(i3+i7))                                    -((r2+r6)-(r4+r8))
// I7 = ((i1+i5)-(i3+i7))                                    +((r2+r6)-(r4+r8))
// I2 = ((i1-i5)      +.707((i2-i6)-(i4-i8)))  - ((r3-r7)+.707((r2-r6)+(r4-r8)))
// I8 = ((i1-i5)      +.707((i2-i6)-(i4-i8)))  + ((r3-r7)+.707((r2-r6)+(r4-r8)))
// I4 = ((i1-i5)      -.707((i2-i6)-(i4-i8)))  + ((r3-r7)-.707((r2-r6)+(r4-r8)))
// I6 = ((i1-i5)      -.707((i2-i6)-(i4-i8)))  - ((r3-r7)-.707((r2-r6)+(r4-r8)))

void fft8mid(T2 *u) {
  X2(u[0], u[4]);					// (r1+ i1+), (r1-  i1-)
  X2_mul_t4(u[1], u[5]);				// (r2+ i2+), (i2- -r2-)
  X2_mul_t4(u[2], u[6]);				// (r3+ i3+), (i3- -r3-)
  X2_mul_t4(u[3], u[7]);				// (r4+ i4+), (i4- -r4-)

  X2(u[0], u[2]);					// (r1++  i1++), ( r1+-  i1+-)
  X2_mul_t4(u[1], u[3]);				// (r2++  i2++), ( i2+- -r2+-)
  X2_mul_t4(u[5], u[7]);				// (i2-+ -r2-+), (-r2-- -i2--)

  T2 tmp28a = fmaT2(-M_SQRT1_2, u[7], u[4]);
  T2 tmp46a = fmaT2(M_SQRT1_2, u[7], u[4]);
  T2 tmp28b = fmaT2(M_SQRT1_2, u[5], u[6]);
  T2 tmp46b = fmaT2(-M_SQRT1_2, u[5], u[6]);

  u[4] = u[0] - u[1];
  u[0] = u[0] + u[1];
  u[6] = u[2] - u[3];
  u[2] = u[2] + u[3];

  u[1] = tmp28a + tmp28b;
  u[7] = tmp28a - tmp28b;
  u[3] = tmp46a - tmp46b;
  u[5] = tmp46a + tmp46b;
}


// Adapted from: Nussbaumer, "Fast Fourier Transform and Convolution Algorithms", 5.5.7 "9-Point DFT".
void fft9(T2 *u) {
  const double C0 = 0x1.8836fa2cf5039p-1; //   0.766044443118978013 (2*c(u) - c(2*u) - c(4*u))/3
  const double C1 = 0x1.e11f642522d1cp-1; //   0.939692620785908428 (c(u) + c(2*u) - 2*c(4*u))/3
  const double C2 = 0x1.63a1a7e0b738ap-3; //   0.173648177666930359 -(c(u) - 2*c(2*u) + c(4*u))/3
  const double C3 = 0x1.bb67ae8584caap-1; //   0.866025403784438597 s(3*u)
  const double C4 = 0x1.491b7523c161dp-1; //   0.642787609686539363 s(u)
  const double C5 = 0x1.5e3a8748a0bf5p-2; //   0.342020143325668713 s(4*u)
  const double C6 = 0x1.f838b8c811c17p-1; //   0.984807753012208020 s(2*u)

  X2(u[1], u[8]);
  X2(u[2], u[7]);
  X2(u[3], u[6]);
  X2(u[4], u[5]);

  T2 m4 = (u[2] - u[4]) * C1;
  T2 s0 = (u[2] - u[1]) * C0 - m4;

  X2(u[1], u[4]);
  
  T2 t5 = u[1] + u[2];
  
  T2 m8  = mul_t4(u[7] + u[8]) * C4;
  T2 m10 = mul_t4(u[5] - u[8]) * C6;

  X2(u[5], u[7]);
  
  T2 m9  = mul_t4(u[5]) * C5;
  T2 t10 = u[8] + u[7];
  
  T2 s2 = m8 + m9;
  u[5] = m9 - m10;

  u[2] = u[0] - u[3] / 2;
  u[0] += u[3];
  u[3] = u[0] - t5 / 2;
  u[0] += t5;
  
  u[7] = mul_t4(u[6]) * C3;
  u[8] = u[7] + s2;
  u[6] = mul_t4(t10)  * C3;

  u[1] = u[2] - s0;

  u[4] = u[4] * C2 - m4;
  
  X2(u[2], u[4]);
  
  u[4] += s0;

  X2(u[5], u[7]);
  u[5] -= s2;
  
  X2(u[4], u[5]);
  X2(u[3], u[6]);  
  X2(u[2], u[7]);
  X2(u[1], u[8]);
}

#if !NEW_FFT10 && !OLD_FFT10
#define NEW_FFT10 1
#endif

// Using rocm 2.9, testKernel shows this macro generates a non-optimal 108 f64 ops (40 FMA), 64 vgprs (using NEW_FFT5).
#if OLD_FFT10
void fft10(T2 *u) {
  const double COS1 =  0x1.9e3779b97f4a8p-1; // cos(tau/10), 0.80901699437494745126
  const double SIN1 = -0x1.2cf2304755a5ep-1; // sin(tau/10), 0.58778525229247313710
  const double COS2 =  0x1.3c6ef372fe95p-2;  // cos(tau/5),  0.30901699437494745126
  const double SIN2 = -0x1.e6f0e134454ffp-1; // sin(tau/5),  0.95105651629515353118

  for (i32 i = 0; i < 5; ++i) { X2(u[i], u[i + 5]); }
  u[6] = mul(u[6], U2( COS1, SIN1));
  u[7] = mul(u[7], U2( COS2, SIN2));
  u[8] = mul(u[8], U2(-COS2, SIN2));
  u[9] = mul(u[9], U2(-COS1, SIN1));

  fft5(u);
  fft5(u + 5);

  // fix order [0, 2, 4, 6, 8, 1, 3, 5, 7, 9]

  SWAP(u[3], u[6]);
  T2 tmp = u[1];
  u[1] = u[5];
  u[5] = u[7];
  u[7] = u[8];
  u[8] = u[4];
  u[4] = u[2];
  u[2] = tmp;
}

// Using rocm 2.9, testKernel shows this macro generates 92 f64 ops (24 FMA) or 84 f64 ops (40 FMA), 80 vgprs.
#elif NEW_FFT10

// See prime95's gwnum/zr10.mac file for more detailed explanation of the formulas below
//R1 = (r1+r6)     +((r2+r7)+(r5+r10))     +((r3+r8)+(r4+r9))
//R3 = (r1+r6) +.309((r2+r7)+(r5+r10)) -.809((r3+r8)+(r4+r9)) +.951((i2+i7)-(i5+i10)) +.588((i3+i8)-(i4+i9))
//R9 = (r1+r6) +.309((r2+r7)+(r5+r10)) -.809((r3+r8)+(r4+r9)) -.951((i2+i7)-(i5+i10)) -.588((i3+i8)-(i4+i9))
//R5 = (r1+r6) -.809((r2+r7)+(r5+r10)) +.309((r3+r8)+(r4+r9)) +.588((i2+i7)-(i5+i10)) -.951((i3+i8)-(i4+i9))
//R7 = (r1+r6) -.809((r2+r7)+(r5+r10)) +.309((r3+r8)+(r4+r9)) -.588((i2+i7)-(i5+i10)) +.951((i3+i8)-(i4+i9))
//R6 = (r1-r6)     -((r2-r7)-(r5-r10))     +((r3-r8)-(r4-r9))
//R2 = (r1-r6) +.809((r2-r7)-(r5-r10)) +.309((r3-r8)-(r4-r9)) +.588((i2-i7)+(i5-i10)) +.951((i3-i8)+(i4-i9))
//R10= (r1-r6) +.809((r2-r7)-(r5-r10)) +.309((r3-r8)-(r4-r9)) -.588((i2-i7)+(i5-i10)) -.951((i3-i8)+(i4-i9))
//R4 = (r1-r6) -.309((r2-r7)-(r5-r10)) -.809((r3-r8)-(r4-r9)) +.951((i2-i7)+(i5-i10)) -.588((i3-i8)+(i4-i9))
//R8 = (r1-r6) -.309((r2-r7)-(r5-r10)) -.809((r3-r8)-(r4-r9)) -.951((i2-i7)+(i5-i10)) +.588((i3-i8)+(i4-i9))

//I1 = (i1+i6)     +((i2+i7)+(i5+i10))     +((i3+i8)+(i4+i9))
//I3 = (i1+i6) +.309((i2+i7)+(i5+i10)) -.809((i3+i8)+(i4+i9)) -.951((r2+r7)-(r5+r10)) -.588((r3+r8)-(r4+r9))
//I9 = (i1+i6) +.309((i2+i7)+(i5+i10)) -.809((i3+i8)+(i4+i9)) +.951((r2+r7)-(r5+r10)) +.588((r3+r8)-(r4+r9))
//I5 = (i1+i6) -.809((i2+i7)+(i5+i10)) +.309((i3+i8)+(i4+i9)) -.588((r2+r7)-(r5+r10)) +.951((r3+r8)-(r4+r9))
//I7 = (i1+i6) -.809((i2+i7)+(i5+i10)) +.309((i3+i8)+(i4+i9)) +.588((r2+r7)-(r5+r10)) -.951((r3+r8)-(r4+r9))
//I6 = (i1-i6)     -((i2-i7)-(i5-i10))     +((i3-i8)-(i4-i9))
//I2 = (i1-i6) +.809((i2-i7)-(i5-i10)) +.309((i3-i8)-(i4-i9)) -.588((r2-r7)+(r5-r10)) -.951((r3-r8)+(r4-r9))
//I10= (i1-i6) +.809((i2-i7)-(i5-i10)) +.309((i3-i8)-(i4-i9)) +.588((r2-r7)+(r5-r10)) +.951((r3-r8)+(r4-r9))
//I4 = (i1-i6) -.309((i2-i7)-(i5-i10)) -.809((i3-i8)-(i4-i9)) -.951((r2-r7)+(r5-r10)) +.588((r3-r8)+(r4-r9))
//I8 = (i1-i6) -.309((i2-i7)-(i5-i10)) -.809((i3-i8)-(i4-i9)) +.951((r2-r7)+(r5-r10)) -.588((r3-r8)+(r4-r9))

void fft10(T2 *u) {
  const double SIN1 = 0x1.e6f0e134454ffp-1;		// sin(tau/5), 0.95105651629515353118
  const double SIN2_SIN1 = 0.618033988749894848;	// sin(2*tau/5) / sin(tau/5) = .588/.951, 0.618033988749894848
  const double COS1 = 0.309016994374947424;		// cos(tau/5), 0.309016994374947424
  const double COS2 = 0.809016994374947424;		// -cos(2*tau/5), 0.809016994374947424

  X2(u[0], u[5]);					// (r1+ i1+),  (r1-  i1-)
  X2_mul_t4(u[1], u[6]);				// (r2+ i2+),  (i2- -r2-)
  X2_mul_t4(u[4], u[9]);				// (r5+ i5+),  (i5- -r5-)
  X2_mul_t4(u[2], u[7]);				// (r3+ i3+),  (i3- -r3-)
  X2_mul_t4(u[3], u[8]);				// (r4+ i4+),  (i4- -r4-)

  X2_mul_t4(u[1], u[4]);				// (r2++  i2++),  (i2+- -r2+-)
  X2_mul_t4(u[6], u[9]);				// (i2-+ -r2-+), (-r2-- -i2--)
  X2_mul_t4(u[2], u[3]);				// (r3++  i3++),  (i3+- -r3+-)
  X2_mul_t4(u[7], u[8]);				// (i3-+ -r3-+), (-r3-- -i3--)

  T2 tmp39a = fmaT2(COS1, u[1], u[0]);
  T2 tmp57a = fmaT2(-COS2, u[1], u[0]);
  u[0] = u[0] + u[1];
  T2 tmp210a = fmaT2(-COS2, u[9], u[5]);
  T2 tmp48a = fmaT2(COS1, u[9], u[5]);
  u[5] = u[5] + u[9];

  T2 tmp39b = fmaT2(SIN2_SIN1, u[3], u[4]);		// (i2+- +.588/.951*i3+-, -r2+- -.588/.951*r3+-)
  T2 tmp57b = fmaT2(SIN2_SIN1, u[4], -u[3]);		// (.588/.951*i2+- -i3+-, -.588/.951*r2+- +r3+-)
  T2 tmp210b = fmaT2(SIN2_SIN1, u[6], u[7]);		// (.588/.951*i2-+ +i3-+, -.588/.951*r2-+ -r3-+)
  T2 tmp48b = fmaT2(-SIN2_SIN1, u[7], u[6]);		// (i2-+ -.588/.951*i3-+, -r2-+ +.588/.951*r3-+)

  tmp39a = fmaT2(-COS2, u[2], tmp39a);
  tmp57a = fmaT2(COS1, u[2], tmp57a);
  u[0] = u[0] + u[2];
  tmp210a = fmaT2(-COS1, u[8], tmp210a);
  tmp48a = fmaT2(COS2, u[8], tmp48a);
  u[5] = u[5] - u[8];

  fma_addsub(u[2], u[8], SIN1, tmp39a, tmp39b);
  fma_addsub(u[4], u[6], SIN1, tmp57a, tmp57b);
  fma_addsub(u[1], u[9], SIN1, tmp210a, tmp210b);
  fma_addsub(u[3], u[7], SIN1, tmp48a, tmp48b);
}
#else
#error None of OLD_FFT10, NEW_FFT10 defined
#endif


// See prime95's gwnum/zr11.mac file for more detailed explanation of the formulas below
// R1 = r1     +(r2+r11)     +(r3+r10)     +(r4+r9)     +(r5+r8)     +(r6+r7)
// R2 = r1 +.841(r2+r11) +.415(r3+r10) -.142(r4+r9) -.655(r5+r8) -.959(r6+r7)  +(.541(i2-i11) +.910(i3-i10) +.990(i4-i9) +.756(i5-i8) +.282(i6-i7))
// R11= r1 +.841(r2+r11) +.415(r3+r10) -.142(r4+r9) -.655(r5+r8) -.959(r6+r7)  -(.541(i2-i11) +.910(i3-i10) +.990(i4-i9) +.756(i5-i8) +.282(i6-i7))
// R3 = r1 +.415(r2+r11) -.655(r3+r10) -.959(r4+r9) -.142(r5+r8) +.841(r6+r7)  +(.910(i2-i11) +.756(i3-i10) -.282(i4-i9) -.990(i5-i8) -.541(i6-i7))
// R10= r1 +.415(r2+r11) -.655(r3+r10) -.959(r4+r9) -.142(r5+r8) +.841(r6+r7)  -(.910(i2-i11) +.756(i3-i10) -.282(i4-i9) -.990(i5-i8) -.541(i6-i7))
// R4 = r1 -.142(r2+r11) -.959(r3+r10) +.415(r4+r9) +.841(r5+r8) -.655(r6+r7)  +(.990(i2-i11) -.282(i3-i10) -.910(i4-i9) +.541(i5-i8) +.756(i6-i7))
// R9 = r1 -.142(r2+r11) -.959(r3+r10) +.415(r4+r9) +.841(r5+r8) -.655(r6+r7)  -(.990(i2-i11) -.282(i3-i10) -.910(i4-i9) +.541(i5-i8) +.756(i6-i7))
// R5 = r1 -.655(r2+r11) -.142(r3+r10) +.841(r4+r9) -.959(r5+r8) +.415(r6+r7)  +(.756(i2-i11) -.990(i3-i10) +.541(i4-i9) +.282(i5-i8) -.910(i6-i7))
// R8 = r1 -.655(r2+r11) -.142(r3+r10) +.841(r4+r9) -.959(r5+r8) +.415(r6+r7)  -(.756(i2-i11) -.990(i3-i10) +.541(i4-i9) +.282(i5-i8) -.910(i6-i7))
// R6 = r1 -.959(r2+r11) +.841(r3+r10) -.655(r4+r9) +.415(r5+r8) -.142(r6+r7)  +(.282(i2-i11) -.541(i3-i10) +.756(i4-i9) -.910(i5-i8) +.990(i6-i7))
// R7 = r1 -.959(r2+r11) +.841(r3+r10) -.655(r4+r9) +.415(r5+r8) -.142(r6+r7)  -(.282(i2-i11) -.541(i3-i10) +.756(i4-i9) -.910(i5-i8) +.990(i6-i7))

// I1 = i1     +(i2+i11)     +(i3+i10)     +(i4+i9)     +(i5+i8)     +(i6+i7)
// I2 = i1 +.841(i2+i11) +.415(i3+i10) -.142(i4+i9) -.655(i5+i8) -.959(i6+i7)  -(.541(r2-r11) +.910(r3-r10) +.990(r4-r9) +.756(r5-r8) +.282(r6-r7))
// I11= i1 +.841(i2+i11) +.415(i3+i10) -.142(i4+i9) -.655(i5+i8) -.959(i6+i7)  +(.541(r2-r11) +.910(r3-r10) +.990(r4-r9) +.756(r5-r8) +.282(r6-r7))
// I3 = i1 +.415(i2+i11) -.655(i3+i10) -.959(i4+i9) -.142(i5+i8) +.841(i6+i7)  -(.910(r2-r11) +.756(r3-r10) -.282(r4-r9) -.990(r5-r8) -.541(r6-r7))
// I10= i1 +.415(i2+i11) -.655(i3+i10) -.959(i4+i9) -.142(i5+i8) +.841(i6+i7)  +(.910(r2-r11) +.756(r3-r10) -.282(r4-r9) -.990(r5-r8) -.541(r6-r7))
// I4 = i1 -.142(i2+i11) -.959(i3+i10) +.415(i4+i9) +.841(i5+i8) -.655(i6+i7)  -(.990(r2-r11) -.282(r3-r10) -.910(r4-r9) +.541(r5-r8) +.756(r6-r7))
// I9 = i1 -.142(i2+i11) -.959(i3+i10) +.415(i4+i9) +.841(i5+i8) -.655(i6+i7)  +(.990(r2-r11) -.282(r3-r10) -.910(r4-r9) +.541(r5-r8) +.756(r6-r7))
// I5 = i1 -.655(i2+i11) -.142(i3+i10) +.841(i4+i9) -.959(i5+i8) +.415(i6+i7)  -(.756(r2-r11) -.990(r3-r10) +.541(r4-r9) +.282(r5-r8) -.910(r6-r7))
// I8 = i1 -.655(i2+i11) -.142(i3+i10) +.841(i4+i9) -.959(i5+i8) +.415(i6+i7)  +(.756(r2-r11) -.990(r3-r10) +.541(r4-r9) +.282(r5-r8) -.910(r6-r7))
// I6 = i1 -.959(i2+i11) +.841(i3+i10) -.655(i4+i9) +.415(i5+i8) -.142(i6+i7)  -(.282(r2-r11) -.541(r3-r10) +.756(r4-r9) -.910(r5-r8) +.990(r6-r7))
// I7 = i1 -.959(i2+i11) +.841(i3+i10) -.655(i4+i9) +.415(i5+i8) -.142(i6+i7)  +(.282(r2-r11) -.541(r3-r10) +.756(r4-r9) -.910(r5-r8) +.990(r6-r7))

void fft11(T2 *u) {
  const double COS1 = 0.8412535328311811688;		// cos(tau/11)
  const double COS2 = 0.4154150130018864255;		// cos(2*tau/11)
  const double COS3 = -0.1423148382732851404;		// cos(3*tau/11)
  const double COS4 = -0.6548607339452850640;		// cos(4*tau/11)
  const double COS5 = -0.9594929736144973898;		// cos(5*tau/11)
  const double SIN1 = 0.5406408174555975821;		// sin(tau/11)
  const double SIN2_SIN1 = 1.682507065662362337;	// sin(2*tau/11) / sin(tau/11) = .910/.541
  const double SIN3_SIN1 = 1.830830026003772851;	// sin(3*tau/11) / sin(tau/11) = .990/.541
  const double SIN4_SIN1 = 1.397877389115792056;	// sin(4*tau/11) / sin(tau/11) = .756/.541
  const double SIN5_SIN1 = 0.521108558113202723;	// sin(5*tau/11) / sin(tau/11) = .282/.541

  X2_mul_t4(u[1], u[10]);				// (r2+ i2+),  (i2- -r2-)
  X2_mul_t4(u[2], u[9]);				// (r3+ i3+),  (i3- -r3-)
  X2_mul_t4(u[3], u[8]);				// (r4+ i4+),  (i4- -r4-)
  X2_mul_t4(u[4], u[7]);				// (r5+ i5+),  (i5- -r5-)
  X2_mul_t4(u[5], u[6]);				// (r6+ i6+),  (i6- -r6-)

  T2 tmp211a = fmaT2(COS1, u[1], u[0]);
  T2 tmp310a = fmaT2(COS2, u[1], u[0]);
  T2 tmp49a = fmaT2(COS3, u[1], u[0]);
  T2 tmp58a = fmaT2(COS4, u[1], u[0]);
  T2 tmp67a = fmaT2(COS5, u[1], u[0]);
  u[0] = u[0] + u[1];

  tmp211a = fmaT2(COS2, u[2], tmp211a);
  tmp310a = fmaT2(COS4, u[2], tmp310a);
  tmp49a = fmaT2(COS5, u[2], tmp49a);
  tmp58a = fmaT2(COS3, u[2], tmp58a);
  tmp67a = fmaT2(COS1, u[2], tmp67a);
  u[0] = u[0] + u[2];

  tmp211a = fmaT2(COS3, u[3], tmp211a);
  tmp310a = fmaT2(COS5, u[3], tmp310a);
  tmp49a = fmaT2(COS2, u[3], tmp49a);
  tmp58a = fmaT2(COS1, u[3], tmp58a);
  tmp67a = fmaT2(COS4, u[3], tmp67a);
  u[0] = u[0] + u[3];

  tmp211a = fmaT2(COS4, u[4], tmp211a);
  tmp310a = fmaT2(COS3, u[4], tmp310a);
  tmp49a = fmaT2(COS1, u[4], tmp49a);
  tmp58a = fmaT2(COS5, u[4], tmp58a);
  tmp67a = fmaT2(COS2, u[4], tmp67a);
  u[0] = u[0] + u[4];

  tmp211a = fmaT2(COS5, u[5], tmp211a);
  tmp310a = fmaT2(COS1, u[5], tmp310a);
  tmp49a = fmaT2(COS4, u[5], tmp49a);
  tmp58a = fmaT2(COS2, u[5], tmp58a);
  tmp67a = fmaT2(COS3, u[5], tmp67a);
  u[0] = u[0] + u[5];

  T2 tmp211b = fmaT2(SIN2_SIN1, u[9], u[10]);		// .910/.541
  T2 tmp310b = fmaT2(SIN2_SIN1, u[10], -u[6]);
  T2 tmp49b = fmaT2(SIN2_SIN1, -u[8], u[7]);
  T2 tmp58b = fmaT2(SIN2_SIN1, -u[6], u[8]);
  T2 tmp67b = fmaT2(SIN2_SIN1, -u[7], -u[9]);

  tmp211b = fmaT2(SIN3_SIN1, u[8], tmp211b);		// .990/.541
  tmp310b = fmaT2(SIN3_SIN1, -u[7], tmp310b);
  tmp49b = fmaT2(SIN3_SIN1, u[10], tmp49b);
  tmp58b = fmaT2(SIN3_SIN1, -u[9], tmp58b);
  tmp67b = fmaT2(SIN3_SIN1, u[6], tmp67b);

  tmp211b = fmaT2(SIN4_SIN1, u[7], tmp211b);		// .756/.541
  tmp310b = fmaT2(SIN4_SIN1, u[9], tmp310b);
  tmp49b = fmaT2(SIN4_SIN1, u[6], tmp49b);
  tmp58b = fmaT2(SIN4_SIN1, u[10], tmp58b);
  tmp67b = fmaT2(SIN4_SIN1, u[8], tmp67b);

  tmp211b = fmaT2(SIN5_SIN1, u[6], tmp211b);		// .282/.541
  tmp310b = fmaT2(SIN5_SIN1, -u[8], tmp310b);
  tmp49b = fmaT2(SIN5_SIN1, -u[9], tmp49b);
  tmp58b = fmaT2(SIN5_SIN1, u[7], tmp58b);
  tmp67b = fmaT2(SIN5_SIN1, u[10], tmp67b);

  fma_addsub(u[1], u[10], SIN1, tmp211a, tmp211b);
  fma_addsub(u[2], u[9], SIN1, tmp310a, tmp310b);
  fma_addsub(u[3], u[8], SIN1, tmp49a, tmp49b);
  fma_addsub(u[4], u[7], SIN1, tmp58a, tmp58b);
  fma_addsub(u[5], u[6], SIN1, tmp67a, tmp67b);
}


// See prime95's gwnum/zr12.mac file for more detailed explanation of the formulas below
// R1 = (r1+r7)+(r4+r10)     +(((r3+r9)+(r5+r11))+((r2+r8)+(r6+r12)))
// R7 = (r1+r7)-(r4+r10)     +(((r3+r9)+(r5+r11))-((r2+r8)+(r6+r12)))
// R5 = (r1+r7)+(r4+r10) -.500(((r3+r9)+(r5+r11))+((r2+r8)+(r6+r12))) -.866(((i3+i9)-(i5+i11))-((i2+i8)-(i6+i12)))
// R9 = (r1+r7)+(r4+r10) -.500(((r3+r9)+(r5+r11))+((r2+r8)+(r6+r12))) +.866(((i3+i9)-(i5+i11))-((i2+i8)-(i6+i12)))
// R3 = (r1+r7)-(r4+r10) -.500(((r3+r9)+(r5+r11))-((r2+r8)+(r6+r12))) +.866(((i3+i9)-(i5+i11))+((i2+i8)-(i6+i12)))
// R11= (r1+r7)-(r4+r10) -.500(((r3+r9)+(r5+r11))-((r2+r8)+(r6+r12))) -.866(((i3+i9)-(i5+i11))+((i2+i8)-(i6+i12)))
// I1 = (i1+i7)+(i4+i10)     +(((i3+i9)+(i5+i11))+((i2+i8)+(i6+i12)))
// I7 = (i1+i7)-(i4+i10)     +(((i3+i9)+(i5+i11))-((i2+i8)+(i6+i12)))
// I5 = (i1+i7)+(i4+i10) -.500(((i3+i9)+(i5+i11))+((i2+i8)+(i6+i12))) +.866(((r3+r9)-(r5+r11))-((r2+r8)-(r6+r12)))
// I9 = (i1+i7)+(i4+i10) -.500(((i3+i9)+(i5+i11))+((i2+i8)+(i6+i12))) -.866(((r3+r9)-(r5+r11))-((r2+r8)-(r6+r12)))
// I3 = (i1+i7)-(i4+i10) -.500(((i3+i9)+(i5+i11))-((i2+i8)+(i6+i12))) -.866(((r3+r9)-(r5+r11))+((r2+r8)-(r6+r12)))
// I11= (i1+i7)-(i4+i10) -.500(((i3+i9)+(i5+i11))-((i2+i8)+(i6+i12))) +.866(((r3+r9)-(r5+r11))+((r2+r8)-(r6+r12)))

// R4 = (r1-r7)     -((r3-r9)-(r5-r11))				-(i4-i10)     +((i2-i8)+(i6-i12))
// R10= (r1-r7)     -((r3-r9)-(r5-r11))				+(i4-i10)     -((i2-i8)+(i6-i12))
// R2 = (r1-r7) +.500((r3-r9)-(r5-r11)) +.866((r2-r8)-(r6-r12))	+(i4-i10) +.500((i2-i8)+(i6-i12)) +.866((i3-i9)+(i5-i11))
// R12= (r1-r7) +.500((r3-r9)-(r5-r11)) +.866((r2-r8)-(r6-r12))	-(i4-i10) -.500((i2-i8)+(i6-i12)) -.866((i3-i9)+(i5-i11))
// R6 = (r1-r7) +.500((r3-r9)-(r5-r11)) -.866((r2-r8)-(r6-r12))	+(i4-i10) +.500((i2-i8)+(i6-i12)) -.866((i3-i9)+(i5-i11))
// R8 = (r1-r7) +.500((r3-r9)-(r5-r11)) -.866((r2-r8)-(r6-r12))	-(i4-i10) -.500((i2-i8)+(i6-i12)) +.866((i3-i9)+(i5-i11))
// I4 = (i1-i7)     -((i3-i9)-(i5-i11))                         +(r4-r10)     -((r2-r8)+(r6-r12))
// I10= (i1-i7)     -((i3-i9)-(i5-i11))                         -(r4-r10)     +((r2-r8)+(r6-r12))
// I2 = (i1-i7) +.500((i3-i9)-(i5-i11)) +.866((i2-i8)-(i6-i12))	-(r4-r10) -.500((r2-r8)+(r6-r12)) -.866((r3-r9)+(r5-r11))
// I12= (i1-i7) +.500((i3-i9)-(i5-i11)) +.866((i2-i8)-(i6-i12))	+(r4-r10) +.500((r2-r8)+(r6-r12)) +.866((r3-r9)+(r5-r11))
// I6 = (i1-i7) +.500((i3-i9)-(i5-i11)) -.866((i2-i8)-(i6-i12))	-(r4-r10) -.500((r2-r8)+(r6-r12)) +.866((r3-r9)+(r5-r11))
// I8 = (i1-i7) +.500((i3-i9)-(i5-i11)) -.866((i2-i8)-(i6-i12))	+(r4-r10) +.500((r2-r8)+(r6-r12)) -.866((r3-r9)+(r5-r11))

void fft12(T2 *u) {
  const double SIN1 = 0x1.bb67ae8584caap-1;	// sin(tau/3), 0.86602540378443859659;
  const double COS1 = 0.5;			// cos(tau/3)

  X2(u[0], u[6]);				// (r1+ i1+),  (r1-  i1-)
  X2_mul_t4(u[3], u[9]);			// (r4+ i4+),  (i4- -r4-)
  X2_mul_t4(u[1], u[7]);			// (r2+ i2+),  (i2- -r2-)
  X2_mul_t4(u[5], u[11]);			// (r6+ i6+),  (i6- -r6-)
  X2_mul_t4(u[2], u[8]);			// (r3+ i3+),  (i3- -r3-)
  X2_mul_t4(u[4], u[10]);			// (r5+ i5+),  (i5- -r5-)

  X2(u[0], u[3]);				// (r1++  i1++),  (r1+- i1+-)
  X2_mul_t4(u[1], u[5]);			// (r2++  i2++),  (i2+- -r2+-)
  X2_mul_t4(u[2], u[4]);			// (r3++  i3++),  (i3+- -r3+-)

  X2_mul_t4(u[7], u[11]);			// (i2-+ -r2-+), (-r2-- -i2--)
  X2_mul_t4(u[8], u[10]);			// (i3-+ -r3-+), (-r3-- -i3--)

  X2(u[2], u[1]);				// (r3+++  i3+++),  (r3++- i3++-)
  X2(u[4], u[5]);				// (i3+-+  -r3+-+), (i3+-- -r3+--)

  T2 tmp26812b = fmaT2(COS1, u[7], u[9]);
  T2 tmp410b = u[9] - u[7];

  T2 tmp26812a = fmaT2(-COS1, u[10], u[6]);
  T2 tmp410a = u[6] + u[10];

  T2 tmp68a, tmp68b, tmp212a, tmp212b;
  fma_addsub(tmp212b, tmp68b, SIN1, tmp26812b, u[8]);
  fma_addsub(tmp68a, tmp212a, SIN1, tmp26812a, u[11]);

  T2 tmp311 = fmaT2(-COS1, u[1], u[3]);
  u[6] = u[3] + u[1];

  T2 tmp59 = fmaT2(-COS1, u[2], u[0]);
  u[0] = u[0] + u[2];

  u[3] = tmp410a - tmp410b;
  u[9] = tmp410a + tmp410b;
  u[1] = tmp212a + tmp212b;
  u[11] = tmp212a - tmp212b;

  fma_addsub(u[2], u[10], SIN1, tmp311, u[4]);
  fma_addsub(u[8], u[4], SIN1, tmp59, u[5]);

  u[5] = tmp68a + tmp68b;
  u[7] = tmp68a - tmp68b;
}


// NOTE: I tried merging shuflw and shuflh by passing in the appropriate T2_SHUFFLE flag as an argument
// but the rocm compiler was not up to generating the most efficient code.

void shuflw(u32 WG, local T2 *lds, T2 *u, u32 n, u32 f) {
  u32 me = get_local_id(0);
  u32 m = me / f;

#if T2_SHUFFLE_WIDTH == 1
  bar();
  for (u32 i = 0; i < n; ++i) { lds[(m + i * WG / f) / n * f + m % n * WG + me % f] = u[i]; }
  bar();
  for (u32 i = 0; i < n; ++i) { u[i] = lds[i * WG + me]; }
#else
  for (i32 b = 0; b < 2; ++b) {
    bar();
    for (u32 i = 0; i < n; ++i) { ((local T*)lds)[(m + i * WG / f) / n * f + m % n * WG + me % f] = ((T *) (u + i))[b]; }
    bar();
    for (u32 i = 0; i < n; ++i) { ((T *) (u + i))[b] = ((local T*)lds)[i * WG + me]; }
  }
#endif
}

void shuflh(u32 WG, local T2 *lds, T2 *u, u32 n, u32 f) {
  u32 me = get_local_id(0);
  u32 m = me / f;

#if T2_SHUFFLE_HEIGHT == 1
  bar();
  for (u32 i = 0; i < n; ++i) { lds[(m + i * WG / f) / n * f + m % n * WG + me % f] = u[i]; }
  bar();
  for (u32 i = 0; i < n; ++i) { u[i] = lds[i * WG + me]; }
#else
  for (i32 b = 0; b < 2; ++b) {
    bar();
    for (u32 i = 0; i < n; ++i) { ((local T*)lds)[(m + i * WG / f) / n * f + m % n * WG + me % f] = ((T *) (u + i))[b]; }
    bar();
    for (u32 i = 0; i < n; ++i) { ((T *) (u + i))[b] = ((local T*)lds)[i * WG + me]; }
  }
#endif
}

void tabMul(u32 WG, VOLATILE_CONTROL const global T2 *trig, T2 *u, u32 n, u32 f) {
  u32 me = get_local_id(0);
  for (i32 i = 1; i < n; ++i) { u[i] = mul(u[i], trig[me / f + i * (WG / f)]); }
}

void shuflAndMulw(u32 WG, local T2 *lds, const global T2 *trig, T2 *u, u32 n, u32 f) {
  shuflw(WG, lds, u, n, f);
  tabMul(WG, trig, u, n, f);
}

void shuflAndMulh(u32 WG, local T2 *lds, const global T2 *trig, T2 *u, u32 n, u32 f) {
  shuflh(WG, lds, u, n, f);
  tabMul(WG, trig, u, n, f);
}

// 8x8
void fft64w(local T2 *lds, T2 *u, const global T2 *trig) {
  fft8(u);
  shuflAndMulw(8, lds, trig, u, 8, 1);
  fft8(u);
}
void fft64h(local T2 *lds, T2 *u, const global T2 *trig) {
  fft8(u);
  shuflAndMulh(8, lds, trig, u, 8, 1);
  fft8(u);
}

// 64x4
void fft256w(local T2 *lds, T2 *u, const global T2 *trig) {
  UNROLL_WIDTH_CONTROL
  for (i32 s = 4; s >= 0; s -= 2) {
    fft4(u);
    shuflAndMulw(64, lds, trig, u, 4, 1 << s);
  }
  fft4(u);
}
void fft256h(local T2 *lds, T2 *u, const global T2 *trig) {
  UNROLL_HEIGHT_CONTROL
  for (i32 s = 4; s >= 0; s -= 2) {
    fft4(u);
    shuflAndMulh(64, lds, trig, u, 4, 1 << s);
  }
  fft4(u);
}

// 64x8
void fft512w(local T2 *lds, T2 *u, const global T2 *trig) {
  UNROLL_WIDTH_CONTROL
  for (i32 s = 3; s >= 0; s -= 3) {
    fft8(u);
    shuflAndMulw(64, lds, trig, u, 8, 1 << s);
  }
  fft8(u);
}
void fft512h(local T2 *lds, T2 *u, const global T2 *trig) {
  UNROLL_HEIGHT_CONTROL
  for (i32 s = 3; s >= 0; s -= 3) {
    fft8(u);
    shuflAndMulh(64, lds, trig, u, 8, 1 << s);
  }
  fft8(u);
}

// 256x4
void fft1Kw(local T2 *lds, T2 *u, const global T2 *trig) {
  UNROLL_WIDTH_CONTROL
  for (i32 s = 6; s >= 0; s -= 2) {
    fft4(u);
    shuflAndMulw(256, lds, trig, u, 4, 1 << s);
  }
  fft4(u);
}
void fft1Kh(local T2 *lds, T2 *u, const global T2 *trig) {
  UNROLL_HEIGHT_CONTROL
  for (i32 s = 6; s >= 0; s -= 2) {
    fft4(u);
    shuflAndMulh(256, lds, trig, u, 4, 1 << s);
  }
  fft4(u);
}

// 512x8
void fft4Kw(local T2 *lds, T2 *u, const global T2 *trig) {
  UNROLL_WIDTH_CONTROL
  for (i32 s = 6; s >= 0; s -= 3) {
    fft8(u);
    shuflAndMulw(512, lds, trig, u, 8, 1 << s);
  }
  fft8(u);
}
void fft4Kh(local T2 *lds, T2 *u, const global T2 *trig) {
  UNROLL_HEIGHT_CONTROL
  for (i32 s = 6; s >= 0; s -= 3) {
    fft8(u);
    shuflAndMulh(512, lds, trig, u, 8, 1 << s);
  }
  fft8(u);
}

// 256x8
void fft2Kw(local T2 *lds, T2 *u, const global T2 *trig) {
  UNROLL_WIDTH_CONTROL
  for (i32 s = 5; s >= 2; s -= 3) {
    fft8(u);
    shuflAndMulw(256, lds, trig, u, 8, 1 << s);
  }
  fft8(u);

  u32 me = get_local_id(0);
#if T2_SHUFFLE_WIDTH == 1
  bar();
  for (i32 i = 0; i < 8; ++i) { lds[(me + i * 256) / 4 + me % 4 * 512] = u[i]; }
  bar();
  for (i32 i = 0; i < 4; ++i) {
    u[i]   = lds[i * 512       + me];
    u[i+4] = lds[i * 512 + 256 + me];
  }
#else
  for (i32 b = 0; b < 2; ++b) {
    bar();
    for (i32 i = 0; i < 8; ++i) { ((local T*)lds)[(me + i * 256) / 4 + me % 4 * 512] = ((T *) (u + i))[b]; }
    bar();
    for (i32 i = 0; i < 4; ++i) {
      ((T *) (u + i))[b]     = ((local T*)lds)[i * 512       + me];
      ((T *) (u + i + 4))[b] = ((local T*)lds)[i * 512 + 256 + me];
    }
  }
#endif

  for (i32 i = 1; i < 4; ++i) {
    u[i]     = mul(u[i],     trig[i * 512       + me]);
    u[i + 4] = mul(u[i + 4], trig[i * 512 + 256 + me]);
  }

  fft4(u);
  fft4(u + 4);

  // fix order: interleave u[0:3] and u[4:7], like (u.even, u.odd) = (u.lo, u.hi).
  SWAP(u[1], u[2]);
  SWAP(u[1], u[4]);
  SWAP(u[5], u[6]);
  SWAP(u[3], u[6]);
}

void fft2Kh(local T2 *lds, T2 *u, const global T2 *trig) {
  UNROLL_HEIGHT_CONTROL
  for (i32 s = 5; s >= 2; s -= 3) {
    fft8(u);
    shuflAndMulh(256, lds, trig, u, 8, 1 << s);
  }
  fft8(u);

  u32 me = get_local_id(0);
#if T2_SHUFFLE_HEIGHT == 1
  bar();
  for (i32 i = 0; i < 8; ++i) { lds[(me + i * 256) / 4 + me % 4 * 512] = u[i]; }
  bar();
  for (i32 i = 0; i < 4; ++i) {
    u[i]   = lds[i * 512       + me];
    u[i+4] = lds[i * 512 + 256 + me];
  }
#else
  for (i32 b = 0; b < 2; ++b) {
    bar();
    for (i32 i = 0; i < 8; ++i) { ((local T*)lds)[(me + i * 256) / 4 + me % 4 * 512] = ((T *) (u + i))[b]; }
    bar();
    for (i32 i = 0; i < 4; ++i) {
      ((T *) (u + i))[b]     = ((local T*)lds)[i * 512       + me];
      ((T *) (u + i + 4))[b] = ((local T*)lds)[i * 512 + 256 + me];
    }
  }
#endif

  for (i32 i = 1; i < 4; ++i) {
    u[i]     = mul(u[i],     trig[i * 512       + me]);
    u[i + 4] = mul(u[i + 4], trig[i * 512 + 256 + me]);
  }

  fft4(u);
  fft4(u + 4);

  // fix order: interleave u[0:3] and u[4:7], like (u.even, u.odd) = (u.lo, u.hi).
  SWAP(u[1], u[2]);
  SWAP(u[1], u[4]);
  SWAP(u[5], u[6]);
  SWAP(u[3], u[6]);
}


void read(u32 WG, u32 N, T2 *u, const global T2 *in, u32 base) {
  for (i32 i = 0; i < N; ++i) { u[i] = in[base + i * WG + (u32) get_local_id(0)]; }
}

void write(u32 WG, u32 N, T2 *u, global T2 *out, u32 base) {
  for (i32 i = 0; i < N; ++i) { out[base + i * WG + (u32) get_local_id(0)] = u[i]; }
}

void readDelta(u32 WG, u32 N, T2 *u, const global T2 *a, const global T2 *b, u32 base) {
  for (u32 i = 0; i < N; ++i) {
    u32 pos = base + i * WG + (u32) get_local_id(0); 
    u[i] = a[pos] - b[pos];
  }
}


#if ORIG_SLOWTRIG

// Returns e^(-i * pi * k/n)
double2 slowTrig(i32 k, i32 n) {
  double c;
  double s = sincos(M_PI / n * k, &c);
  return U2(c, -s);
}

// Caller can use this version if caller knows that k/n <= 0.25
#define slowTrig1	slowTrig

#elif NEW_SLOWTRIG

double ksin(double x)
{
/* ====================================================
 * Copyright (C) 1993 by Sun Microsystems, Inc. All rights reserved.
 *
 * Developed at SunSoft, a Sun Microsystems, Inc. business.
 * Permission to use, copy, modify, and distribute this
 * software is freely granted, provided that this notice 
 * is preserved.
 * ====================================================
 */

  // Coefficients from http://www.netlib.org/fdlibm/k_sin.c
  // Excellent accuracy in [-pi/4, pi/4]
  const double
  S1 = -0x1.5555555555555p-3,  // -1.66666666666666657415e-01 bfc55555'55555555
  S2 = +0x1.1111111110bb3p-7,  // +8.33333333333094970763e-03 3f811111'11110bb3
  S3 = -0x1.a01a019e83e5cp-13, // -1.98412698367611268872e-04 bf2a01a0'19e83e5c
  S4 = +0x1.71de3796cde01p-19, // +2.75573161037288024585e-06 3ec71de3'796cde01
  S5 = -0x1.ae600b42fdfa7p-26, // -2.50511320680216983368e-08 be5ae600'b42fdfa7
  S6 = +0x1.5e0b2f9a43bb8p-33; // +1.59181443044859141215e-10 3de5e0b2'f9a43bb8

  // Alternative coefficients from https://github.com/RadeonOpenCompute/ROCm-Device-Libs/blob/master/ocml/src/sincosredD.cl
  // Seem to be a tiny bit worse than the fdlibm ones.
  /*
  const double
  S1 = -0x1.5555555555549p-3,  // -1.66666666666666324348e-01 bfc55555'55555549
  S2 = +0x1.111111110f8a6p-7,  // +8.33333333332248946124e-03 3f811111'1110f8a6
  S3 = -0x1.a01a019c161d5p-13, // -1.98412698298579493134e-04 bf2a01a0'19c161d5
  S4 = +0x1.71de357b1fe7dp-19, // +2.75573137070700676789e-06 3ec71de3'57b1fe7d
  S5 = -0x1.ae5e68a2b9cebp-26, // -2.50507602534068634195e-08 be5ae5e6'8a2b9ceb
  S6 = +0x1.5d93a5acfd57cp-33; // +1.58969099521155010221e-10 3de5d93a'5acfd57c
  */
 
  double z = x * x;
  double v = z * x;
  return (((((S6 * z + S5) * z + S4) * z + S3) * z + S2) * z + S1) * v + x;
}

double kcos(double x) {
#if SIMPLE_COS
  double s = ksin(x * 0.5);
  double c;
  return 1 - 2 * s * s;
#else
  // Coefficients from https://github.com/RadeonOpenCompute/ROCm-Device-Libs/blob/master/ocml/src/sincosredD.cl
  
  const double
    C1 = +0x1.5555555555555p-5,  // +4.16666666666666643537e-02 3fa55555'55555555
    C2 = -0x1.6c16c16c16967p-10, // -1.38888888888873975568e-03 bf56c16c'16c16967
    C3 = +0x1.a01a019f4ec90p-16, // +2.48015872987670409934e-05 3efa01a0'19f4ec90
    C4 = -0x1.27e4fa17f65f6p-22, // -2.75573172723441884136e-07 be927e4f'a17f65f6
    C5 = +0x1.1eeb69037ab78p-29, // +2.08761463822329626149e-09 3e21eeb6'9037ab78
    C6 = -0x1.907db46cc5e42p-37; // -1.13826398067944865324e-11 bda907db'46cc5e42

  double z = x * x;
  double r = 0.5 * z;
  double t = 1 - r;
  double u = 1 - t;
  double v = u - r;

#if AMDGPU
#define _FMA __builtin_fma
#else
#define _FMA fma
// Alternatives for _FMA: mad(), or a * b + c.
#endif
  
  double c = _FMA(z, C6, C5);
  c = _FMA(z, c, C4);
  c = _FMA(z, c, C3);
  c = _FMA(z, c, C2);
  c = _FMA(z, c, C1);
  c = _FMA((z * z), c, v);
  
#undef _FMA

  return t + c;  
#endif // SIMPLE_COS
}

// This version of slowTrig assumes k is positive and k/n <= 0.5 which means we want cos and sin values in the range [0, pi/2]
double2 slowTrig(i32 k, i32 n) {
  assert(n % 2 == 0); // n even
  assert(2 * k <= n); // angle <= pi/2
  
  bool flip = k * 4 > n;
  if (flip) {
    k = n / 2 - k;
  }
  
  double x = M_PI / n * k;

  double c = kcos(x);
  double s = ksin(x);
  
  if (flip) {
    double tmp = c;
    c = s;
    s = tmp;
  }
  return U2(c, -s);
}

// Caller can use this version if caller knows that k/n <= 0.25
double2 slowTrig1(i32 k, i32 n) {  
  assert(k * 4 <= n); // angle <= pi/4
  
  double x = M_PI / n * k;
  double c = kcos(x);
  double s = ksin(x);
  return U2(c, -s);
}

#else
#error No slowTrig defined  
#endif

// Macros that call slowTrig1 or slowTrig based on MIDDLE.  Larger MIDDLE values can lead to smaller k/n values.

#if MIDDLE < 8
#define slowTrigMid8	slowTrig
#else
#define slowTrigMid8	slowTrig1
#endif

// transpose LDS 64 x 64.
void transposeLDS(local T *lds, T2 *u) {
  u32 me = get_local_id(0);
  for (i32 b = 0; b < 2; ++b) {
    if (b) { bar(); }
    for (i32 i = 0; i < 16; ++i) {
      u32 l = i * 4 + me / 64;
      lds[l * 64 + (me + l) % 64 ] = ((T *)(u + i))[b];
    }
    bar();
    for (i32 i = 0; i < 16; ++i) {
      u32 c = i * 4 + me / 64;
      u32 l = me % 64;
      ((T *)(u + i))[b] = lds[l * 64 + (c + l) % 64];
    }
  }
}

// Transpose the matrix of WxH, and MUL with FFT twiddles; by blocks of 64x64.
void transpose(u32 W, u32 H, local T *lds, const T2 *in, T2 *out) {
  u32 GPW = W / 64, GPH = H / 64;
  
  u32 g = get_group_id(0);
  u32 gy = g % GPH;
  u32 gx = g / GPH;
  gx = (gy + gx) % GPW;

  u32 me = get_local_id(0), mx = me % 64, my = me / 64;
  T2 u[16];

  for (i32 i = 0; i < 16; ++i) { u[i] = in[64 * W * gy + 64 * gx + 4 * i * W + W * my + mx]; }

  transposeLDS(lds, u);

  u32 col = 64 * gy + mx;
  T2 base = slowTrig(col * (64 * gx + my),  W * H / 2);
  T2 step = slowTrig(col, W * H / 8);
                     
  for (i32 i = 0; i < 16; ++i) {
    out[64 * gy + 64 * H * gx + 4 * i * H + H * my + mx] = mul(u[i], base);
    base = mul(base, step);
  }
}

void transposeWords(u32 W, u32 H, local Word2 *lds, const Word2 *in, Word2 *out) {
  u32 GPW = W / 64, GPH = H / 64;

  u32 g = get_group_id(0);
  u32 gy = g % GPH;
  u32 gx = g / GPH;
  gx = (gy + gx) % GPW;

  in   += gy * 64 * W + gx * 64;
  out  += gy * 64     + gx * 64 * H;
  
  u32 me = get_local_id(0);
  u32 mx = me % 64;
  u32 my = me / 64;
  
  Word2 u[16];

  for (i32 i = 0; i < 16; ++i) { u[i] = in[(4 * i + my) * W + mx]; }

  for (i32 i = 0; i < 16; ++i) {
    u32 l = i * 4 + me / 64;
    lds[l * 64 + (me + l) % 64 ] = u[i];
  }
  bar();
  for (i32 i = 0; i < 16; ++i) {
    u32 c = i * 4 + me / 64;
    u32 l = me % 64;
    u[i] = lds[l * 64 + (c + l) % 64];
  }

  for (i32 i = 0; i < 16; ++i) {
    out[(4 * i + my) * H + mx] = u[i];
  }
}

#define P(x) global x * restrict
#define CP(x) const P(x)
typedef CP(T2) Trig;

#define KERNEL(x) kernel __attribute__((reqd_work_group_size(x, 1, 1))) void

// Read 64 Word2 starting at position 'startDword'.
KERNEL(64) readResidue(P(Word2) out, CP(Word2) in, u32 startDword) {
  u32 me = get_local_id(0);
  u32 k = (startDword + me) % ND;
  u32 y = k % BIG_HEIGHT;
  u32 x = k / BIG_HEIGHT;
  out[me] = in[WIDTH * y + x];
}

u32 transPos(u32 k, u32 width, u32 height) { return k / height + k % height * width; }

KERNEL(256) sum64(global ulong* out, u32 sizeBytes, global ulong* in) {
  if (get_global_id(0) == 0) { out[0] = 0; }
  
  ulong sum = 0;
  for (i32 p = get_global_id(0); p < sizeBytes / sizeof(u64); p += get_global_size(0)) {
    sum += in[p];
  }
  local ulong localSum;
  if (get_local_id(0) == 0) { localSum = 0; }
  bar();
  atom_add(&localSum, sum);
  // *(local atomic_long *)&localSum += sum;
  bar();
  if (get_local_id(0) == 0) { atom_add(&out[0], localSum); }
  // out[get_group_id(0)] = localSum; }
}

// outEqual must be "true" on entry.
KERNEL(256) isEqual(P(bool) outEqual, u32 sizeBytes, global i64 *in1, global i64 *in2) {
  for (i32 p = get_global_id(0); p < sizeBytes / sizeof(i64); p += get_global_size(0)) {
    if (in1[p] != in2[p]) {
      *outEqual = false;
      return;
    }
  }
}

// outNotZero must be "false" on entry.
KERNEL(256) isNotZero(P(bool) outNotZero, u32 sizeBytes, global i64 *in) {
  for (i32 p = get_global_id(0); p < sizeBytes / sizeof(i64); p += get_global_size(0)) {
    if (in[p] != 0) {
      *outNotZero = true;
      return;
    }
  }
}

void fft_WIDTH(local T2 *lds, T2 *u, Trig trig) {
#if   WIDTH == 64
  fft64w(lds, u, trig);
#elif WIDTH == 256
  fft256w(lds, u, trig);
#elif WIDTH == 512
  fft512w(lds, u, trig);
#elif WIDTH == 1024
  fft1Kw(lds, u, trig);
#elif WIDTH == 2048
  fft2Kw(lds, u, trig);
#elif WIDTH == 4096
  fft4Kw(lds, u, trig);
#else
#error unexpected WIDTH.  
#endif  
}

void fft_HEIGHT(local T2 *lds, T2 *u, Trig trig) {
#if SMALL_HEIGHT == 64
  fft64h(lds, u, trig);
#elif SMALL_HEIGHT == 256
  fft256h(lds, u, trig);
#elif SMALL_HEIGHT == 512
  fft512h(lds, u, trig);
#elif SMALL_HEIGHT == 1024
  fft1Kh(lds, u, trig);
#elif SMALL_HEIGHT == 2048
  fft2Kh(lds, u, trig);
#else
#error unexpected SMALL_HEIGHT.
#endif
}

// Read a line for carryFused or FFTW
void readCarryFusedLine(CP(T2) in, T2 *u, u32 line) {

#if MIDDLE == 1 || !MERGED_MIDDLE || WORKINGOUT

	read(G_W, NW, u, in, line * WIDTH);

#elif WORKINGOUT0

// fftMiddleOut produced this layout when using MERGED_MIDDLE option (for a 5M FFT):
//	0 2560 ... 15*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)

  u32 me = get_local_id(0);

  in += (line % 16) * 16;
  in += ((line % SMALL_HEIGHT) / 16) * MIDDLE * 256;
  in += (line / SMALL_HEIGHT) * 256;

#if G_W < 16
#error WORKINGOUT0 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NW; ++i) { u[i] = in[i * 16*16*BIG_HEIGHT + (me / 16) * 16*BIG_HEIGHT + (me % 16)]; }

#elif defined(WORKINGOUT1) || defined(WORKINGOUT1A)

// fftMiddleOut produced this layout when using MERGED_MIDDLE option (for a 5M FFT):
//	0 2560 ... 15*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)

  u32 me = get_local_id(0);

  in += (line % 16) * 16;
  in += ((line % SMALL_HEIGHT) / 16) * (WIDTH/16)*MIDDLE*256;
  in += (line / SMALL_HEIGHT) * 256;

#if G_W < 16
#error WORKINGOUT1 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NW; ++i) { u[i] = in[i * G_W/16*MIDDLE*256 + (me / 16) * MIDDLE*256 + (me % 16)]; }

#elif defined(WORKINGOUT2)

// fftMiddleOut produced this layout when using MERGED_MIDDLE option (for a 5M FFT):
//	0 2560 ... 15*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)

  u32 me = get_local_id(0);

  // line ranges from 0 to MIDDLE*SMALL_HEIGHT-1
  in += (line % 16) * 16;
  in += (line / SMALL_HEIGHT) * (WIDTH/16)*256;
  in += ((line % SMALL_HEIGHT) / 16) * (WIDTH/16)*MIDDLE*256;

#if G_W < 16
#error WORKINGOUT2 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NW; ++i) { u[i] = in[i * G_W/16*256 + (me / 16) * 256 + (me % 16)]; }

#elif defined(WORKINGOUT3)

// fftMiddleOut produced this layout when using MERGED_MIDDLE option (for a 5M FFT):
//	0 2560 ... 31*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	32*2560 ...				(next set of WIDTH/32 kernels)
//	992*2560 ...				(last set of WIDTH/32 kernels)
//	8 ...					(next set of SMALL_HEIGHT/8 kernels)
//	248 ...					(last set of SMALL_HEIGHT/8 kernels)

  u32 me = get_local_id(0);

  in += (line % 8) * 32;
  in += ((line % SMALL_HEIGHT) / 8) * (WIDTH/32)*MIDDLE*256;
  in += (line / SMALL_HEIGHT) * 256;

#if G_W < 32
#error WORKINGOUT3 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NW; ++i) { u[i] = in[i * G_W/32*MIDDLE*256 + (me / 32) * MIDDLE*256 + (me % 32)]; }

#elif defined(WORKINGOUT4)

// fftMiddleOut produced this layout when using MERGED_MIDDLE option (for a 5M FFT):
//	0 2560 ... 63*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	64*2560 ...				(next set of WIDTH/64 kernels)
//	960*2560 ...				(last set of WIDTH/64 kernels)
//	4 ...					(next set of SMALL_HEIGHT/4 kernels)
//	252 ...					(last set of SMALL_HEIGHT/4 kernels)

  u32 me = get_local_id(0);

  in += (line % 4) * 64;
  in += ((line % SMALL_HEIGHT) / 4) * (WIDTH/64)*MIDDLE*256;
  in += (line / SMALL_HEIGHT) * 256;

#if G_W < 64
#error WORKINGOUT4 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NW; ++i) { u[i] = in[i * G_W/64*MIDDLE*256 + (me / 64) * MIDDLE*256 + (me % 64)]; }

#elif defined(WORKINGOUT5)

// fftMiddleOut produced this layout when using MERGED_MIDDLE option (for a 5M FFT):
//	0 2560 ... 7*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	8*2560 ...				(next set of WIDTH/8 kernels)
//	1016*2560 ...				(last set of WIDTH/8 kernels)
//	32 ...					(next set of SMALL_HEIGHT/32 kernels)
//	224 ...					(last set of SMALL_HEIGHT/32 kernels)

  u32 me = get_local_id(0);

  in += (line % 32) * 8;
  in += ((line % SMALL_HEIGHT) / 32) * (WIDTH/8)*MIDDLE*256;
  in += (line / SMALL_HEIGHT) * 256;

#if G_W < 8
#error WORKINGOUT5 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NW; ++i) { u[i] = in[i * G_W/8*MIDDLE*256 + (me / 8) * MIDDLE*256 + (me % 8)]; }

#endif

}

// Do an fft_WIDTH after a transposeH (which may not have fully transposed data, leading to non-sequential input)
KERNEL(G_W) fftW(P(T2) out, CP(T2) in, Trig smallTrig) {
  local T2 lds[WIDTH/T2_SHUFFLE_WIDTH];
  T2 u[NW];
  u32 g = get_group_id(0);

  readCarryFusedLine(in, u, g);
  ENABLE_MUL2();
  fft_WIDTH(lds, u, smallTrig);  
  out += WIDTH * g;
  write(G_W, NW, u, out, 0);
}


// Read a line for tailFused or fftHin
void readTailFusedLine(CP(T2) in, T2 *u, u32 line, u32 memline) {

#if MIDDLE == 1 || !MERGED_MIDDLE || WORKINGIN

  read(G_H, NH, u, in, memline * SMALL_HEIGHT);

#elif defined(WORKINGIN1) || defined(WORKINGIN1A)

// The memory layout from FFTMiddleIn for a 5M FFT is:
//	0 1 ... 15 2560... 5120... 15*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)
// Convert from FFT element numbers to memory line numbers (divide by SMALL_HEIGHT):
//	0  10   20   30... 150	 		(256 values output by first kernel's u[0])
//	1 ...					(256 values output by first kernel's u[1])
//	9 ...					(256 values output by first kernel's u[MIDDLE-1])
//	   more of line 0 ...			(next set of SMALL_HEIGHT/16 kernels)
//	   more of line 0 ...			(last set of SMALL_HEIGHT/16 kernels)
//	160 ...					(next set of WIDTH/16 kernels)
//	10080 ...				(last set of WIDTH/16 kernels)

// We go to some length here to avoid dividing by MIDDLE in address calculations.
// The transPos converted logical line number into physical memory line numbers
// using this formula:  memline = line / WIDTH + line % WIDTH * MIDDLE.
// We can compute the 0..9 component of address calculations as line / WIDTH,
// and the 0,10,20,30,..150 component as (line % WIDTH) % 16 = (line % 16),
// and the multiple of 160 component as (line % WIDTH) / 16

  u32 me = get_local_id(0);

  in += (line / WIDTH) * 256;
  in += (line % 16) * 16;
  in += ((line % WIDTH) / 16) * (SMALL_HEIGHT/16)*MIDDLE*256;

#if G_H < 16
#error WORKINGIN1 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NH; ++i) { u[i] = in[i * (G_H/16)*MIDDLE*256 + (me / 16) * MIDDLE*256 + (me % 16)]; }

#elif WORKINGIN2

// The memory layout from FFTMiddleIn for a 5M FFT is:
//	0 1 ... 15 2560... 5120... 15*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)
// Convert from FFT element numbers to memory line numbers (divide by SMALL_HEIGHT):
//	0  10   20   30... 150			(256 values output by first kernel's u[0])
//	1 ...					(256 values output by first kernel's u[1])
//	9 ...					(256 values output by first kernel's u[MIDDLE-1])
//	160 ...					(next set of WIDTH/16 kernels)
//	10080 ...				(last set of WIDTH/16 kernels)
//	   more of line 0 ...			(next set of SMALL_HEIGHT/16 kernels)
//	   more of line 0 ...			(last set of SMALL_HEIGHT/16 kernels)

// We go to some length here to avoid dividing by MIDDLE in address calculations.
// The transPos converted logical line number into physical memory line numbers
// using this formula:  memline = line / WIDTH + line % WIDTH * MIDDLE.
// We can compute the 0..9 component of address calculations as line / WIDTH,
// and the 0,10,20,30,..150 component as (line % WIDTH) % 16 = (line % 16),
// and the multiple of 160 component as (line % WIDTH) / 16

  u32 me = get_local_id(0);

  in += (line / WIDTH) * 256;
  in += (line % 16) * 16;
  in += ((line % WIDTH) / 16) * MIDDLE*256;

#if G_H < 16
#error WORKINGIN2 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NH; ++i) { u[i] = in[i * (G_H/16)*(WIDTH/16)*MIDDLE*256 + (me / 16) * (WIDTH/16)*MIDDLE*256 + (me % 16)]; }

#elif WORKINGIN3

// The memory layout from FFTMiddleIn for a 5M FFT is:
//	0 1 ... 31 2560... 5120... 7*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	32 ...					(next set of SMALL_HEIGHT/32 kernels)
//	224 ...					(last set of SMALL_HEIGHT/32 kernels)
//	8*2560 ...				(next set of WIDTH/8 kernels)
//	1016*2560 ...				(last set of WIDTH/8 kernels)
// Convert from FFT element numbers to memory line numbers (divide by SMALL_HEIGHT):
//	0  10   20   30... 70			(256 values output by first kernel's u[0])
//	1 ...					(256 values output by first kernel's u[1])
//	9 ...					(256 values output by first kernel's u[MIDDLE-1])
//	   more of line 0 ...			(next set of SMALL_HEIGHT/32 kernels)
//	   more of line 0 ...			(last set of SMALL_HEIGHT/32 kernels)
//	80 ...					(next set of WIDTH/8 kernels)
//	10160 ...				(last set of WIDTH/8 kernels)

// We go to some length here to avoid dividing by MIDDLE in address calculations.
// The transPos converted logical line number into physical memory line numbers
// using this formula:  memline = line / WIDTH + line % WIDTH * MIDDLE.
// We can compute the 0..9 component of address calculations as line / WIDTH,
// and the 0,10,20,30,..70 component as (line % WIDTH) % 8 = (line % 8),
// and the multiple of 160 component as (line % WIDTH) / 8

  u32 me = get_local_id(0);

  in += (line / WIDTH) * 256;
  in += (line % 8) * 32;
  in += ((line % WIDTH) / 8) * (SMALL_HEIGHT/32)*MIDDLE*256;

#if G_H < 32
#error WORKINGIN3 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NH; ++i) { u[i] = in[i * (G_H/32)*MIDDLE*256 + (me / 32) * MIDDLE*256 + (me % 32)]; }

#elif WORKINGIN4

// The memory layout from FFTMiddleIn for a 5M FFT is:
//	0 1 ... 63 2560... 5120... 3*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	64 ...					(next set of SMALL_HEIGHT/64 kernels)
//	192 ...					(last set of SMALL_HEIGHT/64 kernels)
//	4*2560 ...				(next set of WIDTH/4 kernels)
//	1020*2560 ...				(last set of WIDTH/4 kernels)
// Convert from FFT element numbers to memory line numbers (divide by SMALL_HEIGHT):
//	0  10   20   30				(256 values output by first kernel's u[0])
//	1 ...					(256 values output by first kernel's u[1])
//	9 ...					(256 values output by first kernel's u[MIDDLE-1])
//	   more of line 0 ...			(next set of SMALL_HEIGHT/64 kernels)
//	   more of line 0 ...			(last set of SMALL_HEIGHT/64 kernels)
//	40 ...					(next set of WIDTH/4 kernels)
//	10200 ...				(last set of WIDTH/4 kernels)

// We go to some length here to avoid dividing by MIDDLE in address calculations.
// The transPos converted logical line number into physical memory line numbers
// using this formula:  memline = line / WIDTH + line % WIDTH * MIDDLE.
// We can compute the 0..9 component of address calculations as line / WIDTH,
// and the 0,10,20,30 component as (line % WIDTH) % 4 = (line % 4),
// and the multiple of 40 component as (line % WIDTH) / 4

  u32 me = get_local_id(0);

  in += (line / WIDTH) * 256;
  in += (line % 4) * 64;
  in += ((line % WIDTH) / 4) * (SMALL_HEIGHT/64)*MIDDLE*256;

#if G_H < 64
#error WORKINGIN4 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NH; ++i) { u[i] = in[i * (G_H/64)*MIDDLE*256 + (me / 64) * MIDDLE*256 + (me % 64)]; }

#elif WORKINGIN5

// The memory layout from FFTMiddleIn for a 5M FFT is:
//	0 1 ... 7 2560... 5120... 31*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	8 ...					(next set of SMALL_HEIGHT/8 kernels)
//	248 ...					(last set of SMALL_HEIGHT/8 kernels)
//	32*2560 ...				(next set of WIDTH/32 kernels)
//	992*2560 ...				(last set of WIDTH/32 kernels)
// Convert from FFT element numbers to memory line numbers (divide by SMALL_HEIGHT):
//	0  10   20   30... 310			(256 values output by first kernel's u[0])
//	1 ...					(256 values output by first kernel's u[1])
//	9 ...					(256 values output by first kernel's u[MIDDLE-1])
//	   more of line 0 ...			(next set of SMALL_HEIGHT/8 kernels)
//	   more of line 0 ...			(last set of SMALL_HEIGHT/8 kernels)
//	320 ...					(next set of WIDTH/32 kernels)
//	9920 ...				(last set of WIDTH/32 kernels)

// We go to some length here to avoid dividing by MIDDLE in address calculations.
// The transPos converted logical line number into physical memory line numbers
// using this formula:  memline = line / WIDTH + line % WIDTH * MIDDLE.
// We can compute the 0..9 component of address calculations as line / WIDTH,
// and the 0,10,20,30,..310 component as (line % WIDTH) % 32 = (line % 32),
// and the multiple of 320 component as (line % WIDTH) / 32

  u32 me = get_local_id(0);

  in += (line / WIDTH) * 256;
  in += (line % 32) * 8;
  in += ((line % WIDTH) / 32) * (SMALL_HEIGHT/8)*MIDDLE*256;

#if G_H < 8
#error WORKINGIN5 not compatible with this FFT size
#endif
  for (i32 i = 0; i < NH; ++i) { u[i] = in[i * (G_H/8)*MIDDLE*256 + (me / 8) * MIDDLE*256 + (me % 8)]; }

#endif
}

// Do an FFT Height after a transposeW (which may not have fully transposed data, leading to non-sequential input)
KERNEL(G_H) fftHin(P(T2) out, CP(T2) in, Trig smallTrig) {
  local T2 lds[SMALL_HEIGHT/T2_SHUFFLE_HEIGHT];
  T2 u[NH];
  u32 g = get_group_id(0);

  readTailFusedLine(in, u, g, transPos(g, MIDDLE, WIDTH));
  ENABLE_MUL2();
  fft_HEIGHT(lds, u, smallTrig);

  out += SMALL_HEIGHT * transPos(g, MIDDLE, WIDTH);
  write(G_H, NH, u, out, 0);
}

// Do an FFT Height after a pointwise squaring/multiply (data is in sequential order)
KERNEL(G_H) fftHout(P(T2) io, Trig smallTrig) {
  local T2 lds[SMALL_HEIGHT / T2_SHUFFLE_HEIGHT];
  T2 u[NH];
  u32 g = get_group_id(0);

  io += g * SMALL_HEIGHT;

  read(G_H, NH, u, io, 0);
  ENABLE_MUL2();
  fft_HEIGHT(lds, u, smallTrig);
  write(G_H, NH, u, io, 0);
}

// fftPremul: weight words with "A" (for IBDWT) followed by FFT.
KERNEL(G_W) k_fftP(CP(Word2) in, P(T2) out, CP(T2) A, Trig smallTrig) {
  local T2 lds[WIDTH/T2_SHUFFLE_WIDTH];
  T2 u[NW];
  u32 g = get_group_id(0);

  u32 step = WIDTH * g;
  A   += step;
  in  += step;
  out += step;

  u32 me = get_local_id(0);

  for (i32 i = 0; i < NW; ++i) {
    u32 p = G_W * i + me;
    // u32 hk = g + BIG_HEIGHT * p;
    u[i] = weight(in[p], A[p]);
  }
  ENABLE_MUL2();

  fft_WIDTH(lds, u, smallTrig);
  
  write(G_W, NW, u, out, 0);
}

void fft_MIDDLE(T2 *u) {
#if   MIDDLE == 3
  fft3(u);
#elif MIDDLE == 4
  fft4mid(u);
#elif MIDDLE == 5
  fft5(u);
#elif MIDDLE == 6
  fft6(u);
#elif MIDDLE == 7
  fft7(u);
#elif MIDDLE == 8
  fft8mid(u);
#elif MIDDLE == 9
  fft9(u);
#elif MIDDLE == 10
  fft10(u);
#elif MIDDLE == 11
  fft11(u);
#elif MIDDLE == 12
  fft12(u);
#elif MIDDLE != 1
#error
#endif
}

// Apply the twiddles needed after fft_MIDDLE and before fft_HEIGHT in forward FFT.
// Also used after fft_HEIGHT and before fft_MIDDLE in inverse FFT.
// s varies from 0 to SMALL_HEIGHT-1
void middleMul(T2 *u, u32 s) {
  T2 step = slowTrigMid8(s, BIG_HEIGHT / 2);
  u[1] = mul(u[1], step);
  T2 base = sq(step);
  for (i32 i = 2; i < MIDDLE; ++i) {
    u[i] = mul(u[i], base);
    base = mul(base, step);
  }
}

// Apply the twiddles needed after fft_WIDTH and before fft_MIDDLE in forward FFT.
// Also used after fft_MIDDLE and before fft_WIDTH in inverse FFT.
// g varies from 0 to WIDTH-1, me varies from 0 to SMALL_HEIGHT-1
void middleMul2(T2 *u, u32 g, u32 me) {
  T2 base = slowTrigMid8(g * me,           BIG_HEIGHT * WIDTH / 2);
  T2 step = slowTrigMid8(g * SMALL_HEIGHT, BIG_HEIGHT * WIDTH / 2);
  for (i32 i = 0; i < MIDDLE; ++i) {
    u[i] = mul(u[i], base);
    base = mul(base, step);
  }
}

#if MIDDLE == 1 || !MERGED_MIDDLE

KERNEL(256) fftMiddleIn(P(T2) out, CP(T2) in) {
  T2 u[MIDDLE];
  u32 N = SMALL_HEIGHT / 256;
  u32 g = get_group_id(0);
  u32 gx = g % N;
  u32 gy = g / N;
  u32 me = get_local_id(0);

  read(SMALL_HEIGHT, MIDDLE, u, in, BIG_HEIGHT * gy + 256 * gx);
  
  ENABLE_MUL2();

  fft_MIDDLE(u);

  middleMul(u, 256 * gx + me);

  write(SMALL_HEIGHT, MIDDLE, u, out, BIG_HEIGHT * gy + 256 * gx);
}

#else

// Do a partial transpose during fftMiddleIn/Out
// The AMD OpenCL optimization guide indicates that reading/writing T values will be more efficient
// than reading/writing T2 values.  This routine lets us try both versions.

void middleShuffle(local T2 *lds, T2 *u, u32 kernel_width, u32 group_size) {
  u32 me = get_local_id(0);
#if T2_SHUFFLE_MIDDLE == 1
  for (i32 i = 0; i < MIDDLE; ++i) {
    bar ();
    lds[(me % group_size) * (kernel_width / group_size) + (me / group_size)] = u[i];
    bar ();
    u[i] = lds[me];
  }
#else
  for (i32 i = 0; i < MIDDLE; ++i) {
    bar();
    ((local T*)lds)[(me % group_size) * (kernel_width / group_size) + (me / group_size)] = ((T*)(u + i))[0];
    ((local T*)lds)[(me % group_size) * (kernel_width / group_size) + (me / group_size) + 256] = ((T*)(u + i))[1];
    bar();
    ((T*)(u + i))[0] = ((local T*)lds)[me];
    ((T*)(u + i))[1] = ((local T*)lds)[me + 256];
  }
#endif
}

// This version outputs data in the exact same order as the non-merged transpose and middle.
// It is slow, but it does work.

#if defined(WORKINGIN)
KERNEL(256) fftMiddleIn(P(T2) out, CP(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to transpose and do the middle FFT in one kernel.  The input matrix is
// size BIG_HEIGHT x WIDTH.  Each column in a WIDTH row has a stride of BIG_HEIGHT.

// Kernels read and write 16 consecutive T2 values which is 1K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 16 columns from a needed WIDTH columns
// Each 256-thread kernel processes 16 rows out of a needed SMALL_HEIGHT rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-15:		+0-15			+0,BIG_HEIGHT,2*BIG_HEIGHT,3*BIG_HEIGHT,...15*BIG_HEIGHT
// thread 16-31:	+WIDTH			+1
// etc.
// thread 240-255:	+15*WIDTH		+15

  u32 start_col = (g % (WIDTH/16)) * 16;
  u32 start_row = (g / (WIDTH/16)) * 16;
  in += start_row * WIDTH + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT * WIDTH + (me / 16) * WIDTH + me % 16]; }
  ENABLE_MUL2();

  middleMul2(u, start_col + me % 16, start_row + (me / 16));

  fft_MIDDLE(u);

  middleMul(u, start_row + (me / 16));

// Swizzle data so we will write 1K byte contiguous chunks
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 2560 ... 15*2560  1 2561 5121 ...
// to:		0 1 2 ... 15 2560 2561...
//
// thus lanes do this:  0->0, 1->16, 2->32, ..., 16->1, 17->17, 18->33, ...

  middleShuffle(lds, u, 256, 16);

// The output matrix is size WIDTH x BIG_HEIGHT.  Each column in a BIG_HEIGHT row has a unit stride.

  out += start_col * BIG_HEIGHT + start_row;
  for (i32 i = 0; i < MIDDLE; ++i) { out[(me / 16) * BIG_HEIGHT + i * SMALL_HEIGHT + (me % 16)] = u[i]; }
}

#elif WORKINGIN1

KERNEL(256) fftMiddleIn(P(T2) out, CP(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to transpose and do the middle FFT in one kernel.

// Kernels read 16 consecutive T2 values which is 1K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 16 columns from a needed WIDTH columns
// Each 256-thread kernel processes 16 rows out of a needed SMALL_HEIGHT rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-15:		+0-15			+0,BIG_HEIGHT,2*BIG_HEIGHT,3*BIG_HEIGHT,...15*BIG_HEIGHT
// thread 16-31:	+WIDTH			+1
// etc.
// thread 240-255:	+15*WIDTH		+15

  u32 start_col = (g % (WIDTH/16)) * 16;	// Each input column increases FFT element by BIG_HEIGHT
  u32 start_row = (g / (WIDTH/16)) * 16;	// Each input row increases FFT element by one
  in += start_row * WIDTH + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT * WIDTH + (me / 16) * WIDTH + (me % 16)]; }
  ENABLE_MUL2();

  middleMul2(u, start_col + (me % 16), start_row + (me / 16));

  fft_MIDDLE(u);

  middleMul(u, start_row + (me / 16));

// Swizzle data so it is closer to the sequential order needed by tailFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 2560 ... 15*2560  1 2561 5121 ...
// to:		0 1 2 ... 15 2560 2561...
//
// thus lanes do this:  0->0, 1->16, 2->32, ..., 16->1, 17->17, 18->33, ...

  middleShuffle(lds, u, 256, 16);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 1 ... 15 2560... 5120... 15*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)

  out += (start_col/16) * 16*BIG_HEIGHT + (start_row/16) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * 256 + me] = u[i]; }
}

#elif WORKINGIN1A

KERNEL(256) fftMiddleIn(P(T2) out, CP(T2) in) {
  local T lds[256*2];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to transpose and do the middle FFT in one kernel.

// Kernels read 16 consecutive T2 values which is 1K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 16 columns from a needed WIDTH columns
// Each 256-thread kernel processes 16 rows out of a needed SMALL_HEIGHT rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-15:		+0-15			+0,BIG_HEIGHT,2*BIG_HEIGHT,3*BIG_HEIGHT,...15*BIG_HEIGHT
// thread 16-31:	+WIDTH			+1
// etc.
// thread 240-255:	+15*WIDTH		+15

  u32 start_col = (g % (WIDTH/16)) * 16;	// Each input column increases FFT element by BIG_HEIGHT
  u32 start_row = (g / (WIDTH/16)) * 16;	// Each input row increases FFT element by one
  in += start_row * WIDTH + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT * WIDTH + (me / 16) * WIDTH + (me % 16)]; }
  ENABLE_MUL2();

  middleMul2(u, start_col + (me % 16), start_row + (me / 16));

  fft_MIDDLE(u);

  middleMul(u, start_row + (me / 16));

// Swizzle data so we write contiguous T values instead of T2 values.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 2560 ... 15*2560  1 2561 5121 ...
// to:		0 1 2 ... 15 2560 2561...
//
// thus lanes do this:  0.x->0, 0.y->1, 1.x->32, 1.y->33, 2->64, ..., 16.x->2, 16.y->3, 17.x->34, 17.y->35, 18->66, ...

  for (i32 i = 0; i < MIDDLE; ++i) {
    bar ();
    lds[(me % 16) * 32 + (me / 16) * 2] = u[i].x;
    lds[(me % 16) * 32 + (me / 16) * 2 + 1] = u[i].y;
    bar ();
    u[i].x = lds[me];
    u[i].y = lds[me+256];
  }

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 1 ... 15 2560... 5120... 15*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)

  out += (start_col/16) * 16*BIG_HEIGHT + (start_row/16) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) {
    ((T*)(&out[i * 256]))[me] = u[i].x;
    ((T*)(&out[i * 256]))[me + 256] = u[i].y;
  }
}

#elif WORKINGIN2

KERNEL(256) fftMiddleIn(P(T2) out, CP(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to transpose and do the middle FFT in one kernel.

// Kernels read 16 consecutive T2 values which is 1K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 16 columns from a needed WIDTH columns
// Each 256-thread kernel processes 16 rows out of a needed SMALL_HEIGHT rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-15:		+0-15			+0,BIG_HEIGHT,2*BIG_HEIGHT,3*BIG_HEIGHT,...15*BIG_HEIGHT
// thread 16-31:	+WIDTH			+1
// etc.
// thread 240-255:	+15*WIDTH		+15

  u32 start_col = (g % (WIDTH/16)) * 16;	// Each input column increases FFT element by BIG_HEIGHT
  u32 start_row = (g / (WIDTH/16)) * 16;	// Each input row increases FFT element by one
  in += start_row * WIDTH + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT * WIDTH + (me / 16) * WIDTH + (me % 16)]; }
  ENABLE_MUL2();

  middleMul2(u, start_col + (me % 16), start_row + (me / 16));

  fft_MIDDLE(u);

  middleMul(u, start_row + (me / 16));

// Swizzle data so it is closer to the sequential order needed by tailFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 2560 ... 15*2560  1 2561 5121 ...
// to:		0 1 2 ... 15 2560 2561...
//
// thus lanes do this:  0->0, 1->16, 2->32, ..., 16->1, 17->17, 18->33, ...

  middleShuffle(lds, u, 256, 16);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 1 ... 15 2560... 5120... 15*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)

  out += (start_row/16) * (WIDTH/16)*MIDDLE*256 + (start_col/16) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * 256 + me] = u[i]; }
}

#elif WORKINGIN3

KERNEL(256) fftMiddleIn(P(T2) out, CP(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to transpose and do the middle FFT in one kernel.

// Kernels read 8 consecutive T2 values which is 512 bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 8 columns from a needed WIDTH columns
// Each 256-thread kernel processes 32 rows out of a needed SMALL_HEIGHT rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-7:		+0-7			+0,BIG_HEIGHT,2*BIG_HEIGHT,3*BIG_HEIGHT,...7*BIG_HEIGHT
// thread 8-15:		+WIDTH			+1
// etc.
// thread 248-255:	+31*WIDTH		+31

  u32 start_col = (g % (WIDTH/8)) * 8;		// Each input column increases FFT element by BIG_HEIGHT
  u32 start_row = (g / (WIDTH/8)) * 32;		// Each input row increases FFT element by one
  in += start_row * WIDTH + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT * WIDTH + (me / 8) * WIDTH + (me % 8)]; }
  ENABLE_MUL2();

  middleMul2(u, start_col + (me % 8), start_row + (me / 8));

  fft_MIDDLE(u);

  middleMul(u, start_row + (me / 8));

// Swizzle data so it is closer to the sequential order needed by tailFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 2560 ... 7*2560  1 2561 5121 ...
// to:		0 1 2 ... 31 2560 2561...
//
// thus lanes do this:  0->0, 1->32, 2->64, ..., 8->1, 9->33, 10->65, ...

  middleShuffle(lds, u, 256, 8);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 1 ... 31 2560... 5120... 7*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	32 ...					(next set of SMALL_HEIGHT/32 kernels)
//	224 ...					(last set of SMALL_HEIGHT/32 kernels)
//	8*2560 ...				(next set of WIDTH/8 kernels)
//	1016*2560 ...				(last set of WIDTH/8 kernels)

  out += (start_col/8) * (SMALL_HEIGHT/32)*MIDDLE*256 + (start_row/32) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * 256 + me] = u[i]; }
}

#elif WORKINGIN4

KERNEL(256) fftMiddleIn(P(T2) out, CP(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to transpose and do the middle FFT in one kernel.

// Kernels read 4 consecutive T2 values which is 256 bytes -- ought to be a good length for some older GPUs.

// Each 256-thread kernel processes 4 columns from a needed WIDTH columns
// Each 256-thread kernel processes 64 rows out of a needed SMALL_HEIGHT rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-3:		+0-3			+0,BIG_HEIGHT,2*BIG_HEIGHT,3*BIG_HEIGHT
// thread 4-7:		+WIDTH			+1
// etc.
// thread 252-255:	+63*WIDTH		+63

  u32 start_col = (g % (WIDTH/4)) * 4;		// Each input column increases FFT element by BIG_HEIGHT
  u32 start_row = (g / (WIDTH/4)) * 64;		// Each input row increases FFT element by one
  in += start_row * WIDTH + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT * WIDTH + (me / 4) * WIDTH + (me % 4)]; }
  ENABLE_MUL2();

  middleMul2(u, start_col + (me % 4), start_row + (me / 4));

  fft_MIDDLE(u);

  middleMul(u, start_row + (me / 4));

// Swizzle data so it is closer to the sequential order needed by tailFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 2560 ... 3*2560  1 2561 5121 ...
// to:		0 1 2 ... 63 2560 2561...
//
// thus lanes do this:  0->0, 1->64, 2->128, ..., 4->1, 5->65, 6->129, ...

  middleShuffle(lds, u, 256, 4);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 1 ... 63 2560... 5120... 3*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	64 ...					(next set of SMALL_HEIGHT/64 kernels)
//	192 ...					(last set of SMALL_HEIGHT/64 kernels)
//	8*2560 ...				(next set of WIDTH/4 kernels)
//	1016*2560 ...				(last set of WIDTH/4 kernels)

  out += (start_col/4) * (SMALL_HEIGHT/64)*MIDDLE*256 + (start_row/64) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * 256 + me] = u[i]; }
}

#elif WORKINGIN5

KERNEL(256) fftMiddleIn(P(T2) out, volatile CP(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to transpose and do the middle FFT in one kernel.

// Kernels read 32 consecutive T2 values which is 2K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 32 columns from a needed WIDTH columns
// Each 256-thread kernel processes 8 rows out of a needed SMALL_HEIGHT rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-31:		+0-31			+0,BIG_HEIGHT,2*BIG_HEIGHT,3*BIG_HEIGHT,...31*BIG_HEIGHT
// thread 32-63:	+WIDTH			+1
// etc.
// thread 224-255:	+7*WIDTH		+7

  u32 start_col = (g % (WIDTH/32)) * 32;	// Each input column increases FFT element by BIG_HEIGHT
  u32 start_row = (g / (WIDTH/32)) * 8;		// Each input row increases FFT element by one
  in += start_row * WIDTH + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT * WIDTH + (me / 32) * WIDTH + (me % 32)]; }

  ENABLE_MUL2();

  middleMul2(u, start_col + (me % 32), start_row + (me / 32));

  fft_MIDDLE(u);

  middleMul(u, start_row + (me / 32));

// Swizzle data so it is closer to the sequential order needed by tailFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 2560 ... 31*2560  1 2561 5121 ...
// to:		0 1 2 ... 7 2560 2561...
//
// thus lanes do this:  0->0, 1->8, 2->16, ..., 32->1, 33->9, 34->17, ...

  middleShuffle(lds, u, 256, 32);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 1 ... 7 2560... 5120... 31*2560...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	8 ...					(next set of SMALL_HEIGHT/8 kernels)
//	248 ...					(last set of SMALL_HEIGHT/8 kernels)
//	32*2560 ...				(next set of WIDTH/32 kernels)
//	992*2560 ...				(last set of WIDTH/32 kernels)

  out += (start_col/32) * (SMALL_HEIGHT/8)*MIDDLE*256 + (start_row/8) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * 256 + me] = u[i]; }
}

#endif

#endif


#if MIDDLE == 1 || !MERGED_MIDDLE

KERNEL(256) fftMiddleOut(P(T2) out, P(T2) in) {
  T2 u[MIDDLE];
  u32 N = SMALL_HEIGHT / 256;
  u32 g = get_group_id(0);
  u32 gx = g % N;
  u32 gy = g / N;
  u32 me = get_local_id(0);

  in += BIG_HEIGHT * gy + 256 * gx;
  read(SMALL_HEIGHT, MIDDLE, u, in, 0);
  ENABLE_MUL2();

  middleMul(u, 256 * gx + me);

  fft_MIDDLE(u);

  out += BIG_HEIGHT * gy + 256 * gx;
  write(SMALL_HEIGHT, MIDDLE, u, out, 0);
}

// This version outputs data in the exact same order as the non-merged transpose and middle.
// It is slow, but it does work.

#elif defined(WORKINGOUT)

KERNEL(256) fftMiddleOut(P(T2) out, P(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to do the middle FFT and transpose in one kernel.

// Kernels read 16 consecutive T2 values which is 1K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 16 columns from a needed SMALL_HEIGHT columns
// Each 256-thread kernel processes 16 rows out of a needed WIDTH rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-15:		+0-15			+0,1,2...15
// thread 16-31:	+BIG_HEIGHT		+BIG_HEIGHT
// etc.
// thread 240-255:	+15*BIG_HEIGHT		+15*BIG_HEIGHT

  u32 start_col = (g % (SMALL_HEIGHT/16)) * 16;	// Each input column increases FFT element by one
  u32 start_row = (g / (SMALL_HEIGHT/16)) * 16;	// Each input row increases FFT element by BIG_HEIGHT
  in += start_row * BIG_HEIGHT + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT + (me / 16) * BIG_HEIGHT + (me % 16)]; }
  ENABLE_MUL2();

  middleMul(u, start_col + (me % 16));

  fft_MIDDLE(u);

  middleMul2(u, start_row + (me / 16), start_col + (me % 16));

// Swizzle data so it is closer to the sequential order needed by carryFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 1 2 ... 15 2560 2561...
// to:		0 2560 ... 15*2560  1 2561 5121 ...
//
// thus lanes do this:  0->0, 1->16, 2->32, ..., 16->1, 17->17, 18->33, ...

  middleShuffle(lds, u, 256, 16);

  out += start_col * WIDTH + start_row;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * SMALL_HEIGHT*WIDTH + (me / 16) * WIDTH + (me % 16)] = u[i]; }
}

#elif WORKINGOUT0

KERNEL(256) fftMiddleOut(P(T2) out, P(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to do the middle FFT and transpose in one kernel.

// Kernels read 16 consecutive T2 values which is 1K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 16 columns from a needed SMALL_HEIGHT columns
// Each 256-thread kernel processes 16 rows out of a needed WIDTH rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-15:		+0-15			+0,1,2...15
// thread 16-31:	+BIG_HEIGHT		+BIG_HEIGHT
// etc.
// thread 240-255:	+15*BIG_HEIGHT		+15*BIG_HEIGHT

  u32 start_col = (g % (SMALL_HEIGHT/16)) * 16;	// Each input column increases FFT element by one
  u32 start_row = (g / (SMALL_HEIGHT/16)) * 16;	// Each input row increases FFT element by BIG_HEIGHT
  in += start_row * BIG_HEIGHT + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT + (me / 16) * BIG_HEIGHT + (me % 16)]; }
  ENABLE_MUL2();

  middleMul(u, start_col + (me % 16));

  fft_MIDDLE(u);

  middleMul2(u, start_row + (me / 16), start_col + (me % 16));

// Swizzle data so it is closer to the sequential order needed by carryFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 1 2 ... 15 2560 2561...
// to:		0 2560 ... 15*2560  1 2561 5121 ...
//
// thus lanes do this:  0->0, 1->16, 2->32, ..., 16->1, 17->17, 18->33, ...

  middleShuffle(lds, u, 256, 16);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 2560 ... 15*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)

//  out += (start_row/16) * 16*BIG_HEIGHT + (start_col/16) * MIDDLE*256;
  out += g * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * 256 + me] = u[i]; }
}

#elif WORKINGOUT1

KERNEL(256) fftMiddleOut(P(T2) out, P(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to do the middle FFT and transpose in one kernel.

// Kernels read 16 consecutive T2 values which is 1K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 16 columns from a needed SMALL_HEIGHT columns
// Each 256-thread kernel processes 16 rows out of a needed WIDTH rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-15:		+0-15			+0,1,2...15
// thread 16-31:	+BIG_HEIGHT		+BIG_HEIGHT
// etc.
// thread 240-255:	+15*BIG_HEIGHT		+15*BIG_HEIGHT

  u32 start_col = (g % (SMALL_HEIGHT/16)) * 16;	// Each input column increases FFT element by one
  u32 start_row = (g / (SMALL_HEIGHT/16)) * 16;	// Each input row increases FFT element by BIG_HEIGHT
  in += start_row * BIG_HEIGHT + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT + (me / 16) * BIG_HEIGHT + (me % 16)]; }
  ENABLE_MUL2();

  middleMul(u, start_col + (me % 16));

  fft_MIDDLE(u);

  middleMul2(u, start_row + (me / 16), start_col + (me % 16));

// Swizzle data so it is closer to the sequential order needed by carryFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 1 2 ... 15 2560 2561...
// to:		0 2560 ... 15*2560  1 2561 5121 ...
//
// thus lanes do this:  0->0, 1->16, 2->32, ..., 16->1, 17->17, 18->33, ...

  middleShuffle(lds, u, 256, 16);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 2560 ... 15*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)

  out += (start_col/16) * (WIDTH/16)*MIDDLE*256 + (start_row/16) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * 256 + me] = u[i]; }
}
#elif WORKINGOUT1A

KERNEL(256) fftMiddleOut(P(T2) out, P(T2) in) {
  local T lds[256*2];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to do the middle FFT and transpose in one kernel.

// Kernels read 16 consecutive T2 values which is 1K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 16 columns from a needed SMALL_HEIGHT columns
// Each 256-thread kernel processes 16 rows out of a needed WIDTH rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-15:		+0-15			+0,1,2...15
// thread 16-31:	+BIG_HEIGHT		+BIG_HEIGHT
// etc.
// thread 240-255:	+15*BIG_HEIGHT		+15*BIG_HEIGHT

  u32 start_col = (g % (SMALL_HEIGHT/16)) * 16;	// Each input column increases FFT element by one
  u32 start_row = (g / (SMALL_HEIGHT/16)) * 16;	// Each input row increases FFT element by BIG_HEIGHT
  in += start_row * BIG_HEIGHT + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT + (me / 16) * BIG_HEIGHT + (me % 16)]; }
  ENABLE_MUL2();

  middleMul(u, start_col + (me % 16));

  fft_MIDDLE(u);

  middleMul2(u, start_row + (me / 16), start_col + (me % 16));

// Swizzle data so we write contiguous T values instead of T2 values.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 1 2 ... 15 2560 2561...
// to:		0 2560 ... 15*2560  1 2561 5121 ...
//
// thus lanes do this:  0.x->0, 0.y->1, 1.x->32, 1.y->33, 2->64, ..., 16.x->2, 16.y->3, 17.x->34, 17.y->35, 18->66, ...

  for (i32 i = 0; i < MIDDLE; ++i) {
    bar ();
    lds[(me % 16) * 32 + (me / 16) * 2] = u[i].x;
    lds[(me % 16) * 32 + (me / 16) * 2 + 1] = u[i].y;
    bar ();
    u[i].x = lds[me];
    u[i].y = lds[me+256];
  }

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 2560 ... 15*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)

  out += (start_col/16) * (WIDTH/16)*MIDDLE*256 + (start_row/16) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) {
    ((T*)(&out[i * 256]))[me] = u[i].x;
    ((T*)(&out[i * 256]))[me + 256] = u[i].y;
  }
}

#elif WORKINGOUT2

KERNEL(256) fftMiddleOut(P(T2) out, P(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to do the middle FFT and transpose in one kernel.

// Kernels read 16 consecutive T2 values which is 1K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 16 columns from a needed SMALL_HEIGHT columns
// Each 256-thread kernel processes 16 rows out of a needed WIDTH rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-15:		+0-15			+0,1,2...15
// thread 16-31:	+BIG_HEIGHT		+BIG_HEIGHT
// etc.
// thread 240-255:	+15*BIG_HEIGHT		+15*BIG_HEIGHT

  u32 start_col = (g % (SMALL_HEIGHT/16)) * 16;	// Each input column increases FFT element by one
  u32 start_row = (g / (SMALL_HEIGHT/16)) * 16;	// Each input row increases FFT element by BIG_HEIGHT
  in += start_row * BIG_HEIGHT + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT + (me / 16) * BIG_HEIGHT + (me % 16)]; }
  ENABLE_MUL2();

  middleMul(u, start_col + (me % 16));

  fft_MIDDLE(u);

  middleMul2(u, start_row + (me / 16), start_col + (me % 16));

// Swizzle data so it is closer to the sequential order needed by carryFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 1 2 ... 15 2560 2561...
// to:		0 2560 ... 15*2560  1 2561 5121 ...
//
// thus lanes do this:  0->0, 1->16, 2->32, ..., 16->1, 17->17, 18->33, ...

  middleShuffle(lds, u, 256, 16);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 2560 ... 15*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	16*2560 ...				(next set of WIDTH/16 kernels)
//	1008*2560 ...				(last set of WIDTH/16 kernels)
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	16 ...					(next set of SMALL_HEIGHT/16 kernels)
//	240 ...					(last set of SMALL_HEIGHT/16 kernels)

  out += (start_col/16) * (WIDTH/16)*MIDDLE*256 + (start_row/16) * 256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * (WIDTH/16)*256 + me] = u[i]; }
}

#elif WORKINGOUT3

KERNEL(256) fftMiddleOut(P(T2) out, P(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to do the middle FFT and transpose in one kernel.

// Kernels read 8 consecutive T2 values which is 512 bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 8 columns from a needed SMALL_HEIGHT columns
// Each 256-thread kernel processes 32 rows out of a needed WIDTH rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-7:		+0-7			+0,1,2...7
// thread 8-15:		+BIG_HEIGHT		+BIG_HEIGHT
// etc.
// thread 248-255:	+31*BIG_HEIGHT		+31*BIG_HEIGHT

  u32 start_col = (g % (SMALL_HEIGHT/8)) * 8;	// Each input column increases FFT element by one
  u32 start_row = (g / (SMALL_HEIGHT/8)) * 32;	// Each input row increases FFT element by BIG_HEIGHT
  in += start_row * BIG_HEIGHT + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT + (me / 8) * BIG_HEIGHT + (me % 8)]; }
  ENABLE_MUL2();

  middleMul(u, start_col + (me % 8));

  fft_MIDDLE(u);

  middleMul2(u, start_row + (me / 8), start_col + (me % 8));

// Swizzle data so it is closer to the sequential order needed by carryFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 1 2 ... 7 2560 2561...
// to:		0 2560 ... 31*2560  1 2561 5121 ...
//
// thus lanes do this:  0->0, 1->32, 2->64, ..., 8->1, 9->33, 10->65, ...

  middleShuffle(lds, u, 256, 8);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 2560 ... 31*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	32*2560 ...				(next set of WIDTH/32 kernels)
//	992*2560 ...				(last set of WIDTH/32 kernels)
//	8 ...					(next set of SMALL_HEIGHT/8 kernels)
//	248 ...					(last set of SMALL_HEIGHT/8 kernels)

  out += (start_col/8) * (WIDTH/32)*MIDDLE*256 + (start_row/32) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * 256 + me] = u[i]; }
}

#elif WORKINGOUT4

KERNEL(256) fftMiddleOut(P(T2) out, P(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to do the middle FFT and transpose in one kernel.

// Kernels read 4 consecutive T2 values which is 256 bytes -- might not be a good length for current AMD GPUs.

// Each 256-thread kernel processes 4 columns from a needed SMALL_HEIGHT columns
// Each 256-thread kernel processes 64 rows out of a needed WIDTH rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-3:		+0-3			+0,1,2,3
// thread 4-7:		+BIG_HEIGHT		+BIG_HEIGHT
// etc.
// thread 252-255:	+63*BIG_HEIGHT		+63*BIG_HEIGHT

  u32 start_col = (g % (SMALL_HEIGHT/4)) * 4;	// Each input column increases FFT element by one
  u32 start_row = (g / (SMALL_HEIGHT/4)) * 64;	// Each input row increases FFT element by BIG_HEIGHT
  in += start_row * BIG_HEIGHT + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT + (me / 4) * BIG_HEIGHT + (me % 4)]; }
  ENABLE_MUL2();

  middleMul(u, start_col + (me % 4));

  fft_MIDDLE(u);

  middleMul2(u, start_row + (me / 4), start_col + (me % 4));

// Swizzle data so it is closer to the sequential order needed by carryFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 1 2 ... 3 2560 2561...
// to:		0 2560 ... 63*2560  1 2561 5121 ...
//
// thus lanes do this:  0->0, 1->64, 2->128, ..., 4->1, 5->65, 6->129, ...

  middleShuffle(lds, u, 256, 4);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 2560 ... 63*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	64*2560 ...				(next set of WIDTH/64 kernels)
//	960*2560 ...				(last set of WIDTH/64 kernels)
//	4 ...					(next set of SMALL_HEIGHT/4 kernels)
//	252 ...					(last set of SMALL_HEIGHT/4 kernels)

  out += (start_col/4) * (WIDTH/64)*MIDDLE*256 + (start_row/64) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * 256 + me] = u[i]; }
}

#elif WORKINGOUT5

KERNEL(256) fftMiddleOut(P(T2) out, P(T2) in) {
  local T2 lds[256];
  T2 u[MIDDLE];
  u32 g = get_group_id(0);
  u32 me = get_local_id(0);

// We are going to do the middle FFT and transpose in one kernel.

// Kernels read 32 consecutive T2 values which is 2K bytes -- ought to be a good length for current AMD GPUs.

// Each 256-thread kernel processes 32 columns from a needed SMALL_HEIGHT columns
// Each 256-thread kernel processes 8 rows out of a needed WIDTH rows

// Thread read layout (after adjusting input pointer):
//		Memory address in matrix	FFT element
// thread 0-31:		+0-31			+0,1,2...31
// thread 32-63:	+BIG_HEIGHT		+BIG_HEIGHT
// etc.
// thread 224-255:	+7*BIG_HEIGHT		+7*BIG_HEIGHT

  u32 start_col = (g % (SMALL_HEIGHT/32)) * 32;	// Each input column increases FFT element by one
  u32 start_row = (g / (SMALL_HEIGHT/32)) * 8;	// Each input row increases FFT element by BIG_HEIGHT
  in += start_row * BIG_HEIGHT + start_col;

  for (i32 i = 0; i < MIDDLE; ++i) { u[i] = in[i * SMALL_HEIGHT + (me / 32) * BIG_HEIGHT + (me % 32)]; }
  ENABLE_MUL2();

  middleMul(u, start_col + (me % 32));

  fft_MIDDLE(u);

  middleMul2(u, start_row + (me / 32), start_col + (me % 32));

// Swizzle data so it is closer to the sequential order needed by carryFused.
// If BIG_HEIGHT is 2560, we want this transpose of our FFT elements:
// from:	0 1 2 ... 31 2560 2561...
// to:		0 2560 ... 7*2560  1 2561 5121 ...
//
// thus lanes do this:  0->0, 1->8, 2->16, ..., 32->1, 33->9, 34->17, ...

  middleShuffle(lds, u, 256, 32);

// Radeon VII has poor performance if we do not write contiguous values.
// For 5M FFT the memory layout will look like this
//	0 2560 ... 7*2560  1 2561 5121 ...	(256 values output by first kernel's u[0])
//	256 ...					(256 values output by first kernel's u[1])
//	9*256 ...				(256 values output by first kernel's u[MIDDLE-1])
//	8*2560 ...				(next set of WIDTH/8 kernels)
//	1016*2560 ...				(last set of WIDTH/8 kernels)
//	32 ...					(next set of SMALL_HEIGHT/32 kernels)
//	224 ...					(last set of SMALL_HEIGHT/32 kernels)

  out += (start_col/32) * (WIDTH/8)*MIDDLE*256 + (start_row/8) * MIDDLE*256;
  for (i32 i = 0; i < MIDDLE; ++i) { out[i * 256 + me] = u[i]; }
}

#endif

// Carry propagation with optional MUL-3, over CARRY_LEN words.
// Input is conjugated and inverse-weighted.
void carryACore(u32 mul, const global T2 *in, const global T2 *A, global Word2 *out, global Carry *carryOut, const global u32 *extras) {
  u32 g  = get_group_id(0);
  u32 me = get_local_id(0);
  u32 gx = g % NW;
  u32 gy = g / NW;

  Carry carry = 0;

  u32 extra = reduce(extras[G_W * CARRY_LEN * gy + me] + (u32) (2u * BIG_HEIGHT * G_W * (u64) STEP % NWORDS) * gx % NWORDS);
  for (i32 i = 0; i < CARRY_LEN; ++i) {
    u32 p = G_W * gx + WIDTH * (CARRY_LEN * gy + i) + me;
    out[p] = unweightAndCarryMul(mul, conjugate(in[p]), &carry, A[p], extra);
    extra = reduce(extra + (u32) (2u * STEP % NWORDS));
  }
  carryOut[G_W * g + me] = carry;
}

KERNEL(G_W) carryA(P(Word2) out, CP(T2) in, P(Carry) carryOut, CP(T2) A, CP(u32) extras) {
  ENABLE_MUL2();
  carryACore(1, in, A, out, carryOut, extras);
}

KERNEL(G_W) carryM(P(Word2) out, CP(T2) in, P(Carry) carryOut, CP(T2) A, CP(u32) extras) {
  ENABLE_MUL2();
  carryACore(3, in, A, out, carryOut, extras);
}

KERNEL(G_W) carryB(P(Word2) io, CP(Carry) carryIn, CP(u32) extras) {
  u32 g  = get_group_id(0);
  u32 me = get_local_id(0);  
  u32 gx = g % NW;
  u32 gy = g / NW;

  ENABLE_MUL2();

  u32 extra = reduce(extras[G_W * CARRY_LEN * gy + me] + (u32) (2u * BIG_HEIGHT * G_W * (u64) STEP % NWORDS) * gx % NWORDS);
  
  u32 step = G_W * gx + WIDTH * CARRY_LEN * gy;
  io += step;

  u32 HB = BIG_HEIGHT / CARRY_LEN;

  u32 prev = (gy + HB * G_W * gx + HB * me + (HB * WIDTH - 1)) % (HB * WIDTH);
  u32 prevLine = prev % HB;
  u32 prevCol  = prev / HB;
  Carry carry = carryIn[WIDTH * prevLine + prevCol];
  
  for (i32 i = 0; i < CARRY_LEN; ++i) {
    u32 p = i * WIDTH + me;
    io[p] = carryWord(io[p], &carry, extra);
    if (!carry) { return; }
    extra = reduce(extra + (u32) (2u * STEP % NWORDS));
  }
}

void release() {
#if 0
  atomic_work_item_fence(CLK_GLOBAL_MEM_FENCE | CLK_LOCAL_MEM_FENCE, memory_order_release, memory_scope_device);
  work_group_barrier(0);
#else
  work_group_barrier(CLK_GLOBAL_MEM_FENCE | CLK_LOCAL_MEM_FENCE, memory_scope_device);
#endif
}

void acquire() {
#if 0
  atomic_work_item_fence(CLK_GLOBAL_MEM_FENCE | CLK_LOCAL_MEM_FENCE, memory_order_acquire, memory_scope_device);
  work_group_barrier(0);
#else
  work_group_barrier(CLK_GLOBAL_MEM_FENCE | CLK_LOCAL_MEM_FENCE, memory_scope_device);
#endif
}

// The "carryFused" is equivalent to the sequence: fftW, carryA, carryB, fftPremul.
// It uses "stairway" carry data forwarding from one group to the next.
KERNEL(G_W) carryFused(P(T2) out, CP(T2) in, P(Carry) carryShuttle, P(u32) ready, Trig smallTrig,
                       CP(u32) bits, CP(T2) groupWeights, CP(T2) threadWeights) {
  local T2 lds[WIDTH/T2_SHUFFLE_WIDTH];
  u32 gr = get_group_id(0);
  u32 me = get_local_id(0);

  u32 H = BIG_HEIGHT;
  u32 line = gr % H;

  T2 u[NW];

  readCarryFusedLine(in, u, line);
  ENABLE_MUL2();

  fft_WIDTH(lds, u, smallTrig);

#if NW == 4
  u32 b = bits[WIDTH*4/32 * line + me/2];
  b = b >> ((me & 1) * 16);
#else
  u32 b = bits[WIDTH*4/32 * line + me];
#endif

// Pre-apply the inverse weight steps.  It sometimes helps the ROCm compiler use fewer VGPRs.

#if DBL_EARLY
  for (i32 i = 0; i < NW; ++i) {
    T tmp = u[i].y * IWEIGHT_STEP;
    optionalDouble(&tmp, b, 2*i+1);
    u[i].y = tmp;
  }
#endif

// Convert each u value into 2 words and a 32 or 64 bit carry

  P(CFcarry) carryShuttlePtr = (P(CFcarry)) carryShuttle;
  Word2 wu[NW];
  CFcarry carry[NW];
  T2 weights = groupWeights[line] * threadWeights[me];
  T invWeight = weights.x;
  // __attribute__((opencl_unroll_hint(1)))
  for (i32 i = 0; i < NW; ++i) {
    optionalDouble(&invWeight, b, 2*i);
#if DBL_EARLY
    wu[i] = CFunweightAndCarry(conjugate(u[i]), &carry[i], U2(invWeight, invWeight), test(b, 2*(NW+i)), test(b, 2*(NW+i)+1));
#else
    T invWeight2 = invWeight * IWEIGHT_STEP;
    optionalDouble(&invWeight2, b, 2*i+1);
    wu[i] = CFunweightAndCarry(conjugate(u[i]), &carry[i], U2(invWeight, invWeight2), test(b, 2*(NW+i)), test(b, 2*(NW+i)+1));
#endif
    invWeight *= IWEIGHT_BIGSTEP;
  }

  if (gr < H) {
    for (i32 i = 0; i < NW; ++i) {
#if OLD_CARRY_LAYOUT
      carryShuttlePtr[gr * WIDTH + i * G_W + me] = carry[i];
#else
      // Write the carries to carry shuttle.  AMD GPUs are faster writing and reading 4 consecutive values at a time.
      // However, seemingly innocuous code changes can affect VGPR usage which if it changes occupancy can be a
      // more important consideration.
      carryShuttlePtr[gr * WIDTH + me * NW + i] = carry[i];
#endif
    }
  }
    
  release();

  // Signal that this group is done writing the carry.
  if (gr < H && me == 0) {
#ifdef ATOMICALLY_CORRECT
    atomic_store((atomic_uint *) &ready[gr], 1);
#else
    ready[gr] = 1;
#endif
  }

  if (gr == 0) { return; }

  // Wait until the previous group is ready with the carry.
  if (me == 0) {
    while(!atomic_load((atomic_uint *) &ready[gr - 1]));
    atomic_store((atomic_uint *) &ready[gr - 1], 0);
  }

  acquire();

// Read from the carryShuttle carries produced by the previous WIDTH row.  Rotate carries from the last WIDTH row.
// The new carry layout lets the compiler generate global_load_dwordx4 instructions.

  assert(gr > 0 && gr <= H);
  
#if OLD_CARRY_LAYOUT
  if (gr == H) {
    for (i32 i = 0; i < NW; ++i) {
      carry[i] = carryShuttlePtr[(gr - 1) * WIDTH + ((i * G_W + (WIDTH - 1) + me) % WIDTH)];
    }
  } else {
    for (i32 i = 0; i < NW; ++i) {
      carry[i] = carryShuttlePtr[(gr - 1) * WIDTH + i * G_W + me];
    }
  }
#else
  if (gr < H) {
    for (i32 i = 0; i < NW; ++i) {
      carry[i] = carryShuttlePtr[(gr - 1) * WIDTH + me * NW + i];
    }
  } else if (gr == H) {
    for (i32 i = 0; i < NW; ++i) {
      carry[i] = carryShuttlePtr[(gr - 1) * WIDTH + (me + G_W - 1) % G_W * NW + i];
    }
    if (me == 0) {
      CFcarry tmp = carry[NW-1];
      for (i32 i = NW-1; i; --i) { carry[i] = carry[i-1]; }
      carry[0] = tmp;
    }
  } else {
    // This is unreachable because 'gr' is in range [1 .. H], so one of the previous branches must have been taken
    // assert(gr <= H);
  }
#endif

// Apply each 32 or 64 bit carry to the 2 words and weight the result to create new u values.

  T weight = weights.y;
  // __attribute__((opencl_unroll_hint(1)))
  for (i32 i = 0; i < NW; ++i) {
    optionalHalve(&weight, b, 2*i);
    T weight2 = weight * WEIGHT_STEP;
    optionalHalve(&weight2, b, 2*i+1);

    u[i] = CFcarryAndWeightFinal(wu[i], carry[i], U2(weight, weight2), test(b, 2*(NW+i)));
    weight *= WEIGHT_BIGSTEP;
  }

  fft_WIDTH(lds, u, smallTrig);

  write(G_W, NW, u, out, WIDTH * line);
}

// copy of carryFused() above, with the only difference the mul-by-3 in unweightAndCarry().
KERNEL(G_W) carryFusedMul(P(T2) out, CP(T2) in, P(Carry) carryShuttle, P(u32) ready, Trig smallTrig,
                          CP(u32) bits, CP(T2) groupWeights, CP(T2) threadWeights) {
  local T2 lds[WIDTH/T2_SHUFFLE_WIDTH];
  u32 gr = get_group_id(0);
  u32 me = get_local_id(0);

  u32 H = BIG_HEIGHT;
  u32 line = gr % H;

  T2 u[NW];
  Word2 wu[NW];

  readCarryFusedLine(in, u, line);
  ENABLE_MUL2();

  fft_WIDTH(lds, u, smallTrig);

  T2 weights = groupWeights[line] * threadWeights[me];
  T invWeight = weights.x;
#if NW == 4
  u32 b = bits[WIDTH*4/32 * line + me/2];
  b = b >> ((me & 1) * 16);
#else
  u32 b = bits[WIDTH*4/32 * line + me];
#endif

  // __attribute__((opencl_unroll_hint(1)))
  for (i32 i = 0; i < NW; ++i) {
    if (test(b, 2*i)) { invWeight *= 2; }
    T invWeight2 = invWeight * IWEIGHT_STEP;
    if (test(b, 2*i + 1)) { invWeight2 *= 2; }

    u32 p = i * G_W + me;
    CFMcarry carry = 0;

    wu[i] = CFMunweightAndCarry(conjugate(u[i]), &carry, U2(invWeight, invWeight2), test(b, 2*(NW+i)), test(b, 2*(NW+i)+1));
    if (gr < H) { carryShuttle[gr * WIDTH + p] = carry; }
    invWeight *= IWEIGHT_BIGSTEP;
  }

  release();

  // Signal that this group is done writing the carry.
  if (gr < H && me == 0) {
#ifdef ATOMICALLY_CORRECT
    atomic_store((atomic_uint *) &ready[gr], 1);
#else
    ready[gr] = 1;
#endif
  }

  if (gr == 0) { return; }
  
  T weight = weights.y;
  
  // Wait until the previous group is ready with the carry.
  if (me == 0) {
    while(!atomic_load((atomic_uint *) &ready[gr - 1]));
    atomic_store((atomic_uint *) &ready[gr - 1], 0);
  }

  acquire();

  // __attribute__((opencl_unroll_hint(1)))
  for (i32 i = 0; i < NW; ++i) {
    if (test(b, 2*i)) { weight *= 0.5; }
    T weight2 = weight * WEIGHT_STEP;
    if (test(b, 2*i + 1)) { weight2 *= 0.5; }

    u32 p = i * G_W + me;
    u[i] = CFMcarryAndWeightFinal(wu[i], carryShuttle[(gr - 1) * WIDTH + ((p + WIDTH - gr / H) % WIDTH)], U2(weight, weight2), test(b, 2*(NW+i)));
    weight *= WEIGHT_BIGSTEP;
  }

  fft_WIDTH(lds, u, smallTrig);

  write(G_W, NW, u, out, WIDTH * line);
}


KERNEL(256) transposeW(P(T2) out, CP(T2) in) {
  local T lds[4096];
  ENABLE_MUL2();
  transpose(WIDTH, BIG_HEIGHT, lds, in, out);
}

KERNEL(256) transposeH(P(T2) out, CP(T2) in) {
  local T lds[4096];
  ENABLE_MUL2();
  transpose(BIG_HEIGHT, WIDTH, lds, in, out);
}

// from transposed to sequential.
KERNEL(256) transposeOut(P(Word2) out, CP(Word2) in) {
  local Word2 lds[4096];
  ENABLE_MUL2();
  transposeWords(WIDTH, BIG_HEIGHT, lds, in, out);
}

// from sequential to transposed.
KERNEL(256) transposeIn(P(Word2) out, CP(Word2) in) {
  local Word2 lds[4096];
  ENABLE_MUL2();
  transposeWords(BIG_HEIGHT, WIDTH, lds, in, out);
}

KERNEL(SMALL_HEIGHT / 2 / 4) square(P(T2) out, CP(T2) in) {
  u32 W = SMALL_HEIGHT;
  u32 H = ND / W;

  ENABLE_MUL2();

  u32 me = get_local_id(0);
  u32 line1 = get_group_id(0);
  u32 line2 = (H - line1) % H;
  u32 g1 = transPos(line1, MIDDLE, WIDTH);
  u32 g2 = transPos(line2, MIDDLE, WIDTH);

  T2 base = slowTrig(me * H + line1, W * H);
  T2 step = slowTrig1(1, 8);
  
  for (u32 i = 0; i < 4; ++i, base = mul(base, step)) {
    if (i == 0 && line1 == 0 && me == 0) {
      out[0]     = foo_mul4(conjugate(in[0]));
      out[W / 2] = 8 * sq(conjugate(in[W / 2]));
    } else {
      u32 k = g1 * W + i * (W / 8) + me;
      u32 v = g2 * W + (W - 1) + (line1 == 0) - i * (W / 8) - me;
      T2 a = in[k];
      T2 b = conjugate(in[v]);
      T2 t = swap(base);
      X2(a, b);
      b = mul(b, conjugate(t));
      X2(a, b);
      a = sq(a);
      b = sq(b);
      X2(a, b);
      b = mul(b, t);
      X2(a, b);
      out[k] = conjugate(a);
      out[v] = b;
    }
  }
}

KERNEL(SMALL_HEIGHT / 2) multiply(P(T2) io, CP(T2) in) {
  u32 W = SMALL_HEIGHT;
  u32 H = ND / W;

  ENABLE_MUL2();

  u32 line1 = get_group_id(0);
  u32 me = get_local_id(0);

  if (line1 == 0 && me == 0) {
    io[0]     = foo2_mul4(conjugate(io[0]), conjugate(in[0]));
    io[W / 2] = 8 * conjugate(mul(io[W / 2], in[W / 2]));
    return;
  }

  u32 line2 = (H - line1) % H;
  u32 g1 = transPos(line1, MIDDLE, WIDTH);
  u32 g2 = transPos(line2, MIDDLE, WIDTH);
  u32 k = g1 * W + me;
  u32 v = g2 * W + (W - 1) - me + (line1 == 0);
  T2 a = io[k];
  T2 b = conjugate(io[v]);
  T2 t = swap(slowTrig(me * H + line1, W * H));
  X2(a, b);
  b = mul(b, conjugate(t));
  X2(a, b);

  T2 c = in[k];
  T2 d = conjugate(in[v]);
  X2(c, d);
  d = mul(d, conjugate(t));
  X2(c, d);

  a = mul(a, c);
  b = mul(b, d);

  X2(a, b);
  b = mul(b, t);
  X2(a, b);

  io[k] = conjugate(a);
  io[v] = b;
}

#if NO_P2_FUSED_TAIL
KERNEL(SMALL_HEIGHT / 2) multiplyDelta(P(T2) io, CP(T2) inA, CP(T2) inB ) {
  u32 W = SMALL_HEIGHT;
  u32 H = ND / W;

  ENABLE_MUL2();

  u32 line1 = get_group_id(0);
  u32 me = get_local_id(0);

  if (line1 == 0 && me == 0) {
    io[0]     = foo2_mul4(cojugate(io[0]), conjugate(inA[0] - inB[0]));
    io[W / 2] = 8 * conjugate(mul(io[W / 2], inA[W / 2] - inB[W / 2]));
    return;
  }

  u32 line2 = (H - line1) % H;
  u32 g1 = transPos(line1, MIDDLE, WIDTH);
  u32 g2 = transPos(line2, MIDDLE, WIDTH);
  u32 k = g1 * W + me;
  u32 v = g2 * W + (W - 1) - me + (line1 == 0);
  T2 a = io[k];
  T2 b = conjugate(io[v]);
  T2 t = swap(slowTrig(me * H + line1, W * H));
  X2(a, b);
  b = mul(b, conjugate(t));
  X2(a, b);

  T2 c = inA[k] - inB[k];
  T2 d = conjugate(inA[v] - inB[v]);
  X2(c, d);
  d = mul(d, conjugate(t));
  X2(c, d);

  a = mul(a, c);
  b = mul(b, d);

  X2(a, b);
  b = mul(b, t);
  X2(a, b);

  io[k] = conjugate(a);
  io[v] = b;
}
#endif

// tailFused below

void reverse(u32 WG, local T2 *lds, T2 *u, bool bump) {
  u32 me = get_local_id(0);
  u32 revMe = WG - 1 - me + bump;
  
  bar();

#if NH == 8
  lds[revMe + 0 * WG] = u[3];
  lds[revMe + 1 * WG] = u[2];
  lds[revMe + 2 * WG] = u[1];  
  lds[bump ? ((revMe + 3 * WG) % (4 * WG)) : (revMe + 3 * WG)] = u[0];
#elif NH == 4
  lds[revMe + 0 * WG] = u[1];
  lds[bump ? ((revMe + WG) % (2 * WG)) : (revMe + WG)] = u[0];  
#else
#error
#endif
  
  bar();
  for (i32 i = 0; i < NH/2; ++i) { u[i] = lds[i * WG + me]; }
}


// The literature indicates crosslane permute instructions ought to be much faster than local memory.
// Alas the code below did not yield any improvement!  I kept it in place because it took a long time
// to figure out how to make this work using "as_int2" and the "+" modifier.
#if defined(ASM_REVERSE_LINE) && WG == 64

#define reverse_t(b) { \
	__asm volatile ( "ds_permute_b32 %1, %3, %1\n \
			  ds_permute_b32 %2, %3, %2" : "+v" (b) : "v" (as_int2(b).x), "v" (as_int2(b).y), "v" (reverse_lane_ids)); }
#define reverse_t2(a) { reverse_t (a.x); reverse_t (a.y); }

void reverseLine(u32 WG, local T2 *lds, T2 *u) {
  u32 me = get_local_id(0);			// Lane ID - in the range 0-63
  u32 reverse_lane_ids = (WG - 1 - me) * 4;	// Reverse of the lane ID * 4 -- for ds_permute_b32

  // reverse each T2 value
  for (i32 i = 0; i < NH; ++i) { reverse_t2 (u[i]); }
//  __asm volatile ( "s_waitcnt lgkmcnt(0)\n");\

  // Now reverse the NH values
  for (i32 i = 0; i < NH/2; ++i) { SWAP (u[i], u[NH-1-i]); }
}

#else

void reverseLine(u32 WG, local T2 *lds, T2 *u) {
  u32 me = get_local_id(0);
  u32 revMe = WG - 1 - me;
#if T2_SHUFFLE_REVERSELINE == 1
  bar();
  for (i32 i = 0; i < NH; ++i) { lds[i * WG + revMe] = u[(NH - 1) - i]; }
  bar();
  for (i32 i = 0; i < NH; ++i) { u[i] = lds[i * WG + me]; }
#else
  for (i32 b = 0; b < 2; ++b) {
    bar();
    for (i32 i = 0; i < NH; ++i) { ((local T*)lds)[i * WG + revMe] = ((T *) (u + ((NH - 1) - i)))[b]; }  
    bar();
    for (i32 i = 0; i < NH; ++i) { ((T *) (u + i))[b] = ((local T*)lds)[i * WG + me]; }
  }
#endif
}

#endif


// Original pairSq implementation

#ifdef ORIG_PAIRSQ

void pairSq(u32 N, T2 *u, T2 *v, T2 base, bool special) {
  u32 me = get_local_id(0);

  T2 step = slowTrig1(1, NH);
  
  for (i32 i = 0; i < N; ++i, base = mul(base, step)) {
    T2 a = u[i];
    T2 b = conjugate(v[i]);
    T2 t = swap(base);    
    if (special && i == 0 && me == 0) {
      a = foo_mul4(a);
      b = 8 * sq(b);
    } else {
      X2(a, b);
      b = mul(b, conjugate(t));
      X2(a, b);
      a = sq(a);
      b = sq(b);
      X2(a, b);
      b = mul(b, t);
      X2(a, b);
    }
    u[i] = conjugate(a);
    v[i] = b;
  }
}

// Better pairSq.  Reduces complex muls in base calculations and improves roundoff error
// This can be done with 30 float ops

#elif 0

#define onePairSq(a, b, t) { \
      b = conjugate(b); \
      X2(a, b); \
      b = mul_by_conjugate(b, t); \
      X2(a, b); \
      a = sq(a); \
      b = sq(b); \
      X2(a, b); \
      b = mul(b, t); \
      X2(a, b); \
      a = conjugate(a); \
}

void pairSq(u32 N, T2 *u, T2 *v, T2 base, bool special) {
  u32 me = get_local_id(0);

  assert(N == NH / 2 || N == NH);

  T2 step = slowTrig1(1, NH);

  for (i32 i = 0; i < NH / 4; ++i, base = mul(base, step)) {
    T2 a = u[i];
    T2 b = v[i];
    T2 t = swap(base);    
    if (special && i == 0 && me == 0) {
      b = conjugate(b);
      a = foo_mul4(a);
      b = 8 * sq(b);
      a = conjugate(a);
    } else {
      onePairSq(a, b, t);
    }
    u[i] = a;
    v[i] = b;

    if (N == NH) {
	a = u[i+NH/2];
	b = v[i+NH/2];
	t = swap(mul (base, U2(0, -1)));    
	onePairSq(a, b, t);
	u[i+NH/2] = a;
	v[i+NH/2] = b;
    }

    a = u[i+NH/4];
    b = v[i+NH/4];
    T2 new_base = mul_t8 (base);
    t = swap (new_base);
    onePairSq(a, b, t);
    u[i+NH/4] = a;
    v[i+NH/4] = b;

    if (N == NH) {
	a = u[i+3*NH/4];
	b = v[i+3*NH/4];
	t = swap(mul (new_base, U2(0, -1)));
	onePairSq(a, b, t);
	u[i+3*NH/4] = a;
	v[i+3*NH/4] = b;
    }
  }
}

// Best pairSq

#else

// This alternate implementation takes better advantage of the AMD OMOD (output modifier) feature.
// NOTE:  For other GPUs we should change this routine and onePairMul and the special line 0 cases to
// return the proper result divided by 2.  This saves a multiply or two.  It requires a small adjustment
// in the inverse weights at set up.
//
// Why does this alternate implementation work?  Let t' be the conjugate of t and note that t*t' = 1.
// Now consider these lines from the implementation above (comments appear alongside):
//      b = mul_by_conjugate(b, t); 			bt'
//      X2(a, b);					a + bt', a - bt'
//      a = sq(a);					a^2 + 2abt' + (bt')^2
//      b = sq(b);					a^2 - 2abt' + (bt')^2
//      X2(a, b);					2a^2 + 2(bt')^2, 4abt'
//      b = mul(b, t);					                 4ab
// Original code is 2 complex muls, 2 complex squares, 4 complex adds
// New code is 2 complex squares, 2 complex muls, 1 complex adds PLUS a complex-mul-by-2 and a complex-mul-by-4
// NOTE: the new code works just as well if the t value is squared already, but the code that calls onePairSq can
// save a mul_t8 instruction by dealing with squared t values.

#define onePairSq(a, b, conjugate_t_squared) { T2 tmp;\
      b = conjugate(b); \
      X2(a, b); \
      tmp = sq(b); \
      b = mul4(a,b);					/* 4 * a * b */ \
      a = add_m2(sq(a),mul(tmp,conjugate_t_squared));	/* 2 * (a^2 + b^2 * conjugate_t_squared) */ \
      X2(a, b); \
      a = conjugate(a); \
}

// From original code t = swap(base) and we need sq(conjugate(t)).  This macro computes sq(conjugate(t)) from base^2.
#define swap_squared(a) (-a)

void pairSq(u32 N, T2 *u, T2 *v, T2 base_squared, bool special) {
  u32 me = get_local_id(0);

  for (i32 i = 0; i < NH / 4; ++i, base_squared = mul_t8 (base_squared)) {
    T2 a = u[i];
    T2 b = v[i];
    if (special && i == 0 && me == 0) {
      b = conjugate(b);
      a = foo_mul4(a);
      b = 8 * sq(b);
      a = conjugate(a);
    } else {
      onePairSq(a, b, swap_squared(base_squared));
    }
    u[i] = a;
    v[i] = b;

    if (N == NH) {
	a = u[i+NH/2];
	b = v[i+NH/2];
	onePairSq(a, b, swap_squared(-base_squared));
	u[i+NH/2] = a;
	v[i+NH/2] = b;
    }

    a = u[i+NH/4];
    b = v[i+NH/4];
    T2 new_base_squared = mul (base_squared, U2(0, -1));
    onePairSq(a, b, swap_squared (new_base_squared));
    u[i+NH/4] = a;
    v[i+NH/4] = b;

    if (N == NH) {
	a = u[i+3*NH/4];
	b = v[i+3*NH/4];
	onePairSq(a, b, swap_squared (-new_base_squared));
	u[i+3*NH/4] = a;
	v[i+3*NH/4] = b;
    }
  }
}

#endif


// Original pairMul implementation

#ifdef ORIG_PAIRMUL

void pairMul(u32 N, T2 *u, T2 *v, T2 *p, T2 *q, T2 base, bool special) {
  u32 me = get_local_id(0);

  T2 step = slowTrig1(1, NH);
  
  for (i32 i = 0; i < N; ++i, base = mul(base, step)) {
    T2 a = u[i];
    T2 b = conjugate(v[i]);
    T2 c = p[i];
    T2 d = conjugate(q[i]);
    T2 t = swap(base);
    if (special && i == 0 && me == 0) {
      a = foo2_mul4(a, c);
      b = 8 * mul(b, d);
    } else {
      X2(a, b);
      b = mul(b, conjugate(t));
      X2(a, b);
      X2(c, d);
      d = mul(d, conjugate(t));
      X2(c, d);
      a = mul(a, c);
      b = mul(b, d);
      X2(a, b);
      b = mul(b, t);
      X2(a, b);
    }
    u[i] = conjugate(a);
    v[i] = b;
  }
}

#else

// Better pairMul.  Reduces complex muls in base calculations and improves roundoff error

#define onePairMul(a, b, c, d, t) { \
      b = conjugate(b); \
      X2(a, b); \
      b = mul_by_conjugate(b, t); \
      X2(a, b); \
      d = conjugate(d); \
      X2(c, d); \
      d = mul_by_conjugate(d, t); \
      X2(c, d); \
      a = mul(a, c); \
      b = mul(b, d); \
      X2(a, b); \
      b = mul(b, t); \
      X2(a, b); \
      a = conjugate(a); \
}

// *********** IMPLEMENT THIS! ***************
// An alternate implementation takes better advantage of the AMD OMOD (output modifier) feature.
// NOTE:  For other GPUs we should change this routine to return the proper result divided by 2.
// This saves a multiply or two.  It requires a small adjustment in the inverse weights at set up.
//
// Why does this alternate implementation work?  Let t' be the conjugate of t and note that t*t' = 1.
// Now consider these lines from the implementation above (comments appear alongside):
//      b = mul_by_conjugate(b, t); 
//      X2(a, b);					a + bt', a - bt'
//      d = mul_by_conjugate(d, t); 
//      X2(c, d);					c + dt', c - dt'
//      a = mul(a, c);					(a+bt')(c+dt') = ac + bct' + adt' + bdt'^2
//      b = mul(b, d);					(a-bt')(c-dt') = ac - bct' - adt' + bdt'^2
//      X2(a, b);					2ac + 2bdt'^2,  2bct' + 2adt'
//      b = mul(b, t);					                2bc + 2ad
// Original code is 5 complex muls, 6 complex adds
// New code is 5 complex muls, 1 complex square, 2 complex adds PLUS two complex-mul-by-2
// NOTE: the new code can be improved further (saves a complex squaring) if the t value is squared already, plus the
// caller saves a mul_t8 instruction by dealing with squared t values!!!

void pairMul(u32 N, T2 *u, T2 *v, T2 *p, T2 *q, T2 base, bool special) {
  u32 me = get_local_id(0);

  T2 step = slowTrig1(1, NH);
  
  for (i32 i = 0; i < NH / 4; ++i, base = mul(base, step)) {
    T2 a = u[i];
    T2 b = v[i];
    T2 c = p[i];
    T2 d = q[i];
    T2 t = swap(base);
    if (special && i == 0 && me == 0) {
      b = conjugate(b);
      d = conjugate(d);
      a = foo2_mul4(a, c);
      b = 8 * mul(b, d);
      a = conjugate(a);
    } else {
      onePairMul(a, b, c, d, t);
    }
    u[i] = a;
    v[i] = b;

    if (N == NH) {
	a = u[i+NH/2];
	b = v[i+NH/2];
	c = p[i+NH/2];
	d = q[i+NH/2];
	t = swap(mul (base, U2(0, -1)));    
	onePairMul(a, b, c, d, t);
	u[i+NH/2] = a;
	v[i+NH/2] = b;
    }

    a = u[i+NH/4];
    b = v[i+NH/4];
    c = p[i+NH/4];
    d = q[i+NH/4];
    T2 new_base = mul_t8 (base);
    t = swap (new_base);
    onePairMul(a, b, c, d, t);
    u[i+NH/4] = a;
    v[i+NH/4] = b;

    if (N == NH) {
	a = u[i+3*NH/4];
	b = v[i+3*NH/4];
	c = p[i+3*NH/4];
	d = q[i+3*NH/4];
	t = swap(mul (new_base, U2(0, -1)));
	onePairMul(a, b, c, d, t);
	u[i+3*NH/4] = a;
	v[i+3*NH/4] = b;
    }
  }
}

#endif

// equivalent to: fftHin, multiply, fftHout.
KERNEL(G_H) k_tailFused(CP(T2) in, P(T2) out, Trig smallTrig) {
  local T2 lds[SMALL_HEIGHT / T2_SHUFFLE_TAILFUSED];
  T2 u[NH], v[NH];

  u32 W = SMALL_HEIGHT;
  u32 H = ND / W;

  u32 line1 = get_group_id(0);
  u32 line2 = line1 ? H - line1 : (H / 2);
  u32 memline1 = transPos(line1, MIDDLE, WIDTH);
  u32 memline2 = transPos(line2, MIDDLE, WIDTH);

  readTailFusedLine(in, u, line1, memline1);
  readTailFusedLine(in, v, line2, memline2);
  ENABLE_MUL2();

  fft_HEIGHT(lds, u, smallTrig);
  fft_HEIGHT(lds, v, smallTrig);

  u32 me = get_local_id(0);
  if (line1 == 0) {
    // Line 0 is special: it pairs with itself, offseted by 1.
    reverse(G_H, lds, u + NH/2, true);
    pairSq(NH/2, u,   u + NH/2, slowTrig(me, W/2), true);		// GW 12/18/19: Use squared trig value
    reverse(G_H, lds, u + NH/2, true);

    // Line H/2 also pairs with itself (but without offset).
    reverse(G_H, lds, v + NH/2, false);
    pairSq(NH/2, v,   v + NH/2, slowTrig(1 + 2 * me, W), false);	// GW 12/18/19: Use squared trig value
    reverse(G_H, lds, v + NH/2, false);
  } else {    
    reverseLine(G_H, lds, v);
    pairSq(NH, u, v, slowTrig(line1 + me * H, ND/2), false);		// GW 12/18/19: Use squared trig value
    reverseLine(G_H, lds, v);
  }

  fft_HEIGHT(lds, v, smallTrig);
  write(G_H, NH, v, out, memline2 * SMALL_HEIGHT);
  
  fft_HEIGHT(lds, u, smallTrig);
  write(G_H, NH, u, out, memline1 * SMALL_HEIGHT);
}

// equivalent to: square, fftHout.
KERNEL(G_H) tailSquareLow(P(T2) out, CP(T2) in, Trig smallTrig) {
  local T2 lds[SMALL_HEIGHT / T2_SHUFFLE_TAILFUSED];
  T2 u[NH], v[NH];

  u32 W = SMALL_HEIGHT;
  u32 H = ND / W;

  u32 line1 = get_group_id(0);
  u32 line2 = line1 ? H - line1 : (H / 2);
  u32 memline1 = transPos(line1, MIDDLE, WIDTH);
  u32 memline2 = transPos(line2, MIDDLE, WIDTH);

  read(G_H, NH, u, in, memline1 * SMALL_HEIGHT);
  read(G_H, NH, v, in, memline2 * SMALL_HEIGHT);
  ENABLE_MUL2();
  
  u32 me = get_local_id(0);
  if (line1 == 0) {
    // Line 0 is special: it pairs with itself, offseted by 1.
    reverse(G_H, lds, u + NH/2, true);
    pairSq(NH/2, u,   u + NH/2, slowTrig(me, W/2), true);		// GW 12/18/19: Use squared trig value
    reverse(G_H, lds, u + NH/2, true);

    // Line H/2 also pairs with itself (but without offset).
    reverse(G_H, lds, v + NH/2, false);
    pairSq(NH/2, v,   v + NH/2, slowTrig(1 + 2 * me, W), false);	// GW 12/18/19: Use squared trig value
    reverse(G_H, lds, v + NH/2, false);
  } else {    
    reverseLine(G_H, lds, v);
    pairSq(NH, u, v, slowTrig(line1 + me * H, ND/2), false);		// GW 12/18/19: Use squared trig value
    reverseLine(G_H, lds, v);
  }

  fft_HEIGHT(lds, v, smallTrig);
  write(G_H, NH, v, out, memline2 * SMALL_HEIGHT);
  
  fft_HEIGHT(lds, u, smallTrig);
  write(G_H, NH, u, out, memline1 * SMALL_HEIGHT);
}

// equivalent to: fftHin(io, out), fftHin(base, tmp), multiply(out, tmp), fftH(out)
KERNEL(G_H) tailFusedMul(P(T2) out, CP(T2) in, CP(T2) base, Trig smallTrig, Trig smallTrig2) {
  // The arguments smallTrig, smallTrig2 point to the same data; they are passed in as two buffers instead of one
  // in order to work-around the ROCm optimizer which would otherwise "cache" the data once read into VGPRs, leading
  // to poor occupancy.
  
  local T2 lds[SMALL_HEIGHT/T2_SHUFFLE_TAILFUSED];
  T2 u[NH], v[NH];
  T2 p[NH], q[NH];

  u32 W = SMALL_HEIGHT;
  u32 H = ND / W;

  u32 line1 = get_group_id(0);
  u32 line2 = line1 ? H - line1 : (H / 2);
  u32 memline1 = transPos(line1, MIDDLE, WIDTH);
  u32 memline2 = transPos(line2, MIDDLE, WIDTH);

  readTailFusedLine(in, u, line1, memline1);
  readTailFusedLine(in, v, line2, memline2);
  readTailFusedLine(base, p, line1, memline1);
  readTailFusedLine(base, q, line2, memline2);

  ENABLE_MUL2();
  fft_HEIGHT(lds, u, smallTrig);
  fft_HEIGHT(lds, v, smallTrig);
  fft_HEIGHT(lds, p, smallTrig);
  fft_HEIGHT(lds, q, smallTrig);
  
  u32 me = get_local_id(0);
  if (line1 == 0) {
    reverse(G_H, lds, u + NH/2, true);
    reverse(G_H, lds, p + NH/2, true);
    pairMul(NH/2, u,  u + NH/2, p, p + NH/2, slowTrig(me, W), true);
    reverse(G_H, lds, u + NH/2, true);
    reverse(G_H, lds, p + NH/2, true);

    reverse(G_H, lds, v + NH/2, false);
    reverse(G_H, lds, q + NH/2, false);
    pairMul(NH/2, v,  v + NH/2, q, q + NH/2, slowTrig(1 + 2 * me, 2 * W), false);
    reverse(G_H, lds, v + NH/2, false);
    reverse(G_H, lds, q + NH/2, false);
  } else {    
    reverseLine(G_H, lds, v);
    reverseLine(G_H, lds, q);
    pairMul(NH, u, v, p, q, slowTrig(line1 + me * H, W * H), false);
    reverseLine(G_H, lds, v);
    reverseLine(G_H, lds, q);
  }

  fft_HEIGHT(lds, v, smallTrig2);
  write(G_H, NH, v, out, memline2 * SMALL_HEIGHT);
  
  fft_HEIGHT(lds, u, smallTrig2);
  write(G_H, NH, u, out, memline1 * SMALL_HEIGHT);
}

// equivalent to: fftHin(out, in), multiply(out, base), fftH(out)
KERNEL(G_H) tailFusedMulLow(P(T2) out, CP(T2) in, CP(T2) base, Trig smallTrig, Trig smallTrig2) {
  // The arguments smallTrig, smallTrig2 point to the same data; they are passed in as two buffers instead of one
  // in order to work-around the ROCm optimizer which would otherwise "cache" the data once read into VGPRs, leading
  // to poor occupancy.
  
  local T2 lds[SMALL_HEIGHT/T2_SHUFFLE_TAILFUSED];
  T2 u[NH], v[NH];
  T2 p[NH], q[NH];

  u32 W = SMALL_HEIGHT;
  u32 H = ND / W;

  u32 line1 = get_group_id(0);
  u32 line2 = line1 ? H - line1 : (H / 2);
  u32 memline1 = transPos(line1, MIDDLE, WIDTH);
  u32 memline2 = transPos(line2, MIDDLE, WIDTH);

  readTailFusedLine(in, u, line1, memline1);
  readTailFusedLine(in, v, line2, memline2);
  
  read(G_H, NH, p, base, memline1 * SMALL_HEIGHT);
  read(G_H, NH, q, base, memline2 * SMALL_HEIGHT);

  ENABLE_MUL2();
  fft_HEIGHT(lds, u, smallTrig);
  fft_HEIGHT(lds, v, smallTrig);

  u32 me = get_local_id(0);
  if (line1 == 0) {
    reverse(G_H, lds, u + NH/2, true);
    reverse(G_H, lds, p + NH/2, true);
    pairMul(NH/2, u,  u + NH/2, p, p + NH/2, slowTrig(me, W), true);
    reverse(G_H, lds, u + NH/2, true);
    reverse(G_H, lds, p + NH/2, true);

    reverse(G_H, lds, v + NH/2, false);
    reverse(G_H, lds, q + NH/2, false);
    pairMul(NH/2, v,  v + NH/2, q, q + NH/2, slowTrig(1 + 2 * me, 2 * W), false);
    reverse(G_H, lds, v + NH/2, false);
    reverse(G_H, lds, q + NH/2, false);
  } else {    
    reverseLine(G_H, lds, v);
    reverseLine(G_H, lds, q);
    pairMul(NH, u, v, p, q, slowTrig(line1 + me * H, W * H), false);
    reverseLine(G_H, lds, v);
    reverseLine(G_H, lds, q);
  }

  fft_HEIGHT(lds, v, smallTrig2);
  write(G_H, NH, v, out, memline2 * SMALL_HEIGHT);
  
  fft_HEIGHT(lds, u, smallTrig2);
  write(G_H, NH, u, out, memline1 * SMALL_HEIGHT);
}

KERNEL(G_H) tailMulLowLow(P(T2) io, CP(T2) in, Trig smallTrig) {
  local T2 lds[SMALL_HEIGHT/T2_SHUFFLE_TAILFUSED];
  T2 u[NH], v[NH];
  T2 p[NH], q[NH];

  u32 W = SMALL_HEIGHT;
  u32 H = ND / W;

  u32 line1 = get_group_id(0);
  u32 line2 = line1 ? H - line1 : (H / 2);
  u32 memline1 = transPos(line1, MIDDLE, WIDTH);
  u32 memline2 = transPos(line2, MIDDLE, WIDTH);

  read(G_H, NH, u, io, memline1 * SMALL_HEIGHT);
  read(G_H, NH, v, io, memline2 * SMALL_HEIGHT);
  
  read(G_H, NH, p, in, memline1 * SMALL_HEIGHT);
  read(G_H, NH, q, in, memline2 * SMALL_HEIGHT);
  ENABLE_MUL2();

  u32 me = get_local_id(0);
  if (line1 == 0) {
    reverse(G_H, lds, u + NH/2, true);
    reverse(G_H, lds, p + NH/2, true);
    pairMul(NH/2, u,  u + NH/2, p, p + NH/2, slowTrig(me, W), true);
    reverse(G_H, lds, u + NH/2, true);
    reverse(G_H, lds, p + NH/2, true);

    reverse(G_H, lds, v + NH/2, false);
    reverse(G_H, lds, q + NH/2, false);
    pairMul(NH/2, v,  v + NH/2, q, q + NH/2, slowTrig(1 + 2 * me, 2 * W), false);
    reverse(G_H, lds, v + NH/2, false);
    reverse(G_H, lds, q + NH/2, false);
  } else {    
    reverseLine(G_H, lds, v);
    reverseLine(G_H, lds, q);
    pairMul(NH, u, v, p, q, slowTrig(line1 + me * H, W * H), false);
    reverseLine(G_H, lds, v);
    reverseLine(G_H, lds, q);
  }

  fft_HEIGHT(lds, v, smallTrig);
  write(G_H, NH, v, io, memline2 * SMALL_HEIGHT);
  
  fft_HEIGHT(lds, u, smallTrig);
  write(G_H, NH, u, io, memline1 * SMALL_HEIGHT);
}

#if !NO_P2_FUSED_TAIL

// equivalent to: fftHin(io, out), multiply(out, a - b), fftH(out)
// __attribute__((amdgpu_num_vgpr(128)))
KERNEL(G_H) tailFusedMulDelta(P(T2) out, CP(T2) in, CP(T2) a, CP(T2) b, Trig smallTrig, Trig smallTrig2) {
  // The arguments smallTrig, smallTrig2 point to the same data; they are passed in as two buffers instead of one
  // in order to work-around the ROCm optimizer which would otherwise "cache" the data once read into VGPRs, leading
  // to poor occupancy.
  
  local T2 lds[SMALL_HEIGHT/T2_SHUFFLE_TAILFUSED];
  T2 u[NH], v[NH];
  T2 p[NH], q[NH];

  u32 W = SMALL_HEIGHT;
  u32 H = ND / W;

  u32 line1 = get_group_id(0);
  u32 line2 = line1 ? H - line1 : (H / 2);
  u32 memline1 = transPos(line1, MIDDLE, WIDTH);
  u32 memline2 = transPos(line2, MIDDLE, WIDTH);

  readTailFusedLine(in, u, line1, memline1);
  readTailFusedLine(in, v, line2, memline2);
  readDelta(G_H, NH, p, a, b, memline1 * SMALL_HEIGHT);
  readDelta(G_H, NH, q, a, b, memline2 * SMALL_HEIGHT);

  ENABLE_MUL2();
  fft_HEIGHT(lds, u, smallTrig);
  fft_HEIGHT(lds, v, smallTrig);

  u32 me = get_local_id(0);
  if (line1 == 0) {
    reverse(G_H, lds, u + NH/2, true);
    reverse(G_H, lds, p + NH/2, true);
    pairMul(NH/2, u,  u + NH/2, p, p + NH/2, slowTrig(me, W), true);
    reverse(G_H, lds, u + NH/2, true);
    reverse(G_H, lds, p + NH/2, true);

    reverse(G_H, lds, v + NH/2, false);
    reverse(G_H, lds, q + NH/2, false);
    pairMul(NH/2, v,  v + NH/2, q, q + NH/2, slowTrig(1 + 2 * me, 2 * W), false);
    reverse(G_H, lds, v + NH/2, false);
    reverse(G_H, lds, q + NH/2, false);
  } else {    
    reverseLine(G_H, lds, v);
    reverseLine(G_H, lds, q);
    pairMul(NH, u, v, p, q, slowTrig(line1 + me * H, W * H), false);
    reverseLine(G_H, lds, v);
    reverseLine(G_H, lds, q);
  }

  fft_HEIGHT(lds, v, smallTrig2);
  write(G_H, NH, v, out, memline2 * SMALL_HEIGHT);
  
  fft_HEIGHT(lds, u, smallTrig2);
  write(G_H, NH, u, out, memline1 * SMALL_HEIGHT);
}

#endif

// Generate a small unused kernel so developers can look at how well individual macros assemble and optimize
#ifdef TEST_KERNEL
KERNEL(256) testKernel(global double* io) {
  u32 me = get_local_id(0);
  double a = io[me];
  double b = me;
  double c = 4 * (a * a);
  io[me] = c;
}
#endif
