{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653554401208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653554401217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 01:40:01 2022 " "Processing started: Thu May 26 01:40:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653554401217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554401217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554401217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653554401726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653554401726 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 part3.v(129) " "Verilog HDL Expression warning at part3.v(129): truncated literal to match 3 bits" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 129 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653554414336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 4 4 " "Found 4 design units, including 4 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554414338 ""} { "Info" "ISGN_ENTITY_NAME" "2 noise_generator " "Found entity 2: noise_generator" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554414338 ""} { "Info" "ISGN_ENTITY_NAME" "3 fir_filter " "Found entity 3: fir_filter" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554414338 ""} { "Info" "ISGN_ENTITY_NAME" "4 vDFFE " "Found entity 4: vDFFE" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554414338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "noise part3.v(135) " "Verilog HDL Implicit Net warning at part3.v(135): created implicit net for \"noise\"" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_out part3.v(147) " "Verilog HDL Implicit Net warning at part3.v(147): created implicit net for \"fifo_out\"" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK50 part3.v(155) " "Verilog HDL Implicit Net warning at part3.v(155): created implicit net for \"CLOCK50\"" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acc_out part3.v(155) " "Verilog HDL Implicit Net warning at part3.v(155): created implicit net for \"acc_out\"" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653554414395 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable part3.v(20) " "Verilog HDL or VHDL warning at part3.v(20): object \"enable\" assigned a value but never read" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653554414395 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[0\] part3.v(29) " "Inferred latch for \"writedata_right\[0\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414396 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[1\] part3.v(29) " "Inferred latch for \"writedata_right\[1\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414396 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[2\] part3.v(29) " "Inferred latch for \"writedata_right\[2\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414396 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[3\] part3.v(29) " "Inferred latch for \"writedata_right\[3\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[4\] part3.v(29) " "Inferred latch for \"writedata_right\[4\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[5\] part3.v(29) " "Inferred latch for \"writedata_right\[5\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[6\] part3.v(29) " "Inferred latch for \"writedata_right\[6\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[7\] part3.v(29) " "Inferred latch for \"writedata_right\[7\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[8\] part3.v(29) " "Inferred latch for \"writedata_right\[8\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[9\] part3.v(29) " "Inferred latch for \"writedata_right\[9\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[10\] part3.v(29) " "Inferred latch for \"writedata_right\[10\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[11\] part3.v(29) " "Inferred latch for \"writedata_right\[11\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[12\] part3.v(29) " "Inferred latch for \"writedata_right\[12\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[13\] part3.v(29) " "Inferred latch for \"writedata_right\[13\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[14\] part3.v(29) " "Inferred latch for \"writedata_right\[14\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[15\] part3.v(29) " "Inferred latch for \"writedata_right\[15\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[16\] part3.v(29) " "Inferred latch for \"writedata_right\[16\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[17\] part3.v(29) " "Inferred latch for \"writedata_right\[17\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414397 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[18\] part3.v(29) " "Inferred latch for \"writedata_right\[18\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[19\] part3.v(29) " "Inferred latch for \"writedata_right\[19\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[20\] part3.v(29) " "Inferred latch for \"writedata_right\[20\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[21\] part3.v(29) " "Inferred latch for \"writedata_right\[21\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[22\] part3.v(29) " "Inferred latch for \"writedata_right\[22\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[23\] part3.v(29) " "Inferred latch for \"writedata_right\[23\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[0\] part3.v(28) " "Inferred latch for \"writedata_left\[0\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[1\] part3.v(28) " "Inferred latch for \"writedata_left\[1\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[2\] part3.v(28) " "Inferred latch for \"writedata_left\[2\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[3\] part3.v(28) " "Inferred latch for \"writedata_left\[3\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[4\] part3.v(28) " "Inferred latch for \"writedata_left\[4\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[5\] part3.v(28) " "Inferred latch for \"writedata_left\[5\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[6\] part3.v(28) " "Inferred latch for \"writedata_left\[6\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[7\] part3.v(28) " "Inferred latch for \"writedata_left\[7\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[8\] part3.v(28) " "Inferred latch for \"writedata_left\[8\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[9\] part3.v(28) " "Inferred latch for \"writedata_left\[9\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[10\] part3.v(28) " "Inferred latch for \"writedata_left\[10\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414398 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[11\] part3.v(28) " "Inferred latch for \"writedata_left\[11\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[12\] part3.v(28) " "Inferred latch for \"writedata_left\[12\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[13\] part3.v(28) " "Inferred latch for \"writedata_left\[13\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[14\] part3.v(28) " "Inferred latch for \"writedata_left\[14\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[15\] part3.v(28) " "Inferred latch for \"writedata_left\[15\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[16\] part3.v(28) " "Inferred latch for \"writedata_left\[16\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[17\] part3.v(28) " "Inferred latch for \"writedata_left\[17\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[18\] part3.v(28) " "Inferred latch for \"writedata_left\[18\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[19\] part3.v(28) " "Inferred latch for \"writedata_left\[19\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[20\] part3.v(28) " "Inferred latch for \"writedata_left\[20\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[21\] part3.v(28) " "Inferred latch for \"writedata_left\[21\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[22\] part3.v(28) " "Inferred latch for \"writedata_left\[22\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[23\] part3.v(28) " "Inferred latch for \"writedata_left\[23\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414399 "|part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter fir_filter:FILTER_LEFT " "Elaborating entity \"fir_filter\" for hierarchy \"fir_filter:FILTER_LEFT\"" {  } { { "../part3.v" "FILTER_LEFT" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_generator fir_filter:FILTER_LEFT\|noise_generator:ng " "Elaborating entity \"noise_generator\" for hierarchy \"fir_filter:FILTER_LEFT\|noise_generator:ng\"" {  } { { "../part3.v" "ng" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414420 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo391.v 1 1 " "Using design file fifo391.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifo391 " "Found entity 1: fifo391" {  } { { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554414446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554414446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo391 fir_filter:FILTER_LEFT\|fifo391:FIFO " "Elaborating entity \"fifo391\" for hierarchy \"fir_filter:FILTER_LEFT\|fifo391:FIFO\"" {  } { { "../part3.v" "FIFO" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\"" {  } { { "fifo391.v" "scfifo_component" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\"" {  } { { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554414823 ""}  } { { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653554414823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vde1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vde1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vde1 " "Found entity 1: scfifo_vde1" {  } { { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554414873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vde1 fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated " "Elaborating entity \"scfifo_vde1\" for hierarchy \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1nc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1nc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1nc1 " "Found entity 1: a_dpfifo_1nc1" {  } { { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554414897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1nc1 fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo " "Elaborating entity \"a_dpfifo_1nc1\" for hierarchy \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\"" {  } { { "db/scfifo_vde1.tdf" "dpfifo" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_fefifo_08f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554414920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_1nc1.tdf" "fifo_state" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_1h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554414976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554414976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|a_fefifo_08f:fifo_state\|cntr_1h7:count_usedw " "Elaborating entity \"cntr_1h7\" for hierarchy \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|a_fefifo_08f:fifo_state\|cntr_1h7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_fefifo_08f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554414977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dru1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dru1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dru1 " "Found entity 1: altsyncram_dru1" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554415052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dru1 fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram " "Elaborating entity \"altsyncram_dru1\" for hierarchy \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\"" {  } { { "db/a_dpfifo_1nc1.tdf" "FIFOram" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554415126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|cntr_lgb:rd_ptr_count " "Elaborating entity \"cntr_lgb\" for hierarchy \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|cntr_lgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_1nc1.tdf" "rd_ptr_count" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE fir_filter:FILTER_LEFT\|vDFFE:accumulator " "Elaborating entity \"vDFFE\" for hierarchy \"fir_filter:FILTER_LEFT\|vDFFE:accumulator\"" {  } { { "../part3.v" "accumulator" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415137 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.v 1 1 " "Using design file clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415571 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554415571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "../part3.v" "my_clock_gen" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554415618 ""}  } { { "clock_generator.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653554415618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_1uu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_1uu1 " "Found entity 1: altpll_1uu1" {  } { { "db/altpll_1uu1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altpll_1uu1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554415689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1uu1 clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated " "Elaborating entity \"altpll_1uu1\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_and_video_config.v 1 1 " "Using design file audio_and_video_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554415708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "../part3.v" "cfg" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_slow_clock_generator.v 1 1 " "Using design file altera_up_slow_clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415725 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554415725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "audio_and_video_config.v" "Clock_Generator_400KHz" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_i2c_av_auto_initialize.v 1 1 " "Using design file altera_up_i2c_av_auto_initialize.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_i2c_av_auto_initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554415743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "audio_and_video_config.v" "Auto_Initialize" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415745 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_i2c.v 1 1 " "Using design file altera_up_i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_i2c.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554415761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "audio_and_video_config.v" "I2C_Controller" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_codec.v 1 1 " "Using design file audio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554415778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "../part3.v" "codec" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415780 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_clock_edge.v 1 1 " "Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "altera_up_clock_edge.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_clock_edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554415798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_codec.v" "Bit_Clock_Edges" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_in_deserializer.v 1 1 " "Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554415818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_codec.v" "Audio_In_Deserializer" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415819 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_bit_counter.v 1 1 " "Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_bit_counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554415839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_in_deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_sync_fifo.v 1 1 " "Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554415857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554415857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_in_deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554415858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554416115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554416115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554416115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554416115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554416115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554416115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554416115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554416115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554416115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554416115 ""}  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653554416115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ba1 " "Found entity 1: scfifo_8ba1" {  } { { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_8ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554416174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554416174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ba1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated " "Elaborating entity \"scfifo_8ba1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r2a1 " "Found entity 1: a_dpfifo_r2a1" {  } { { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554416191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554416191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r2a1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo " "Elaborating entity \"a_dpfifo_r2a1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\"" {  } { { "db/scfifo_8ba1.tdf" "dpfifo" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_8ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3i1 " "Found entity 1: altsyncram_p3i1" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_p3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554416303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554416303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3i1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram " "Elaborating entity \"altsyncram_p3i1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\"" {  } { { "db/a_dpfifo_r2a1.tdf" "FIFOram" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554416413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554416413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r2a1.tdf" "almost_full_comparer" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_r2a1.tdf" "three_comparison" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554416502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554416502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r2a1.tdf" "rd_ptr_msb" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554416575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554416575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_r2a1.tdf" "usedw_counter" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554416640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554416640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_r2a1.tdf" "wr_ptr" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_out_serializer.v 1 1 " "Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554416912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554416912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_codec.v" "Audio_Out_Serializer" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554416913 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1653554417588 "|part3|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 accumulator 1 24 " "Port \"ordered port 3\" on the entity instantiation of \"accumulator\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "../part3.v" "accumulator" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 155 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1653554417589 "|part3|fir_filter:FILTER_LEFT|vDFFE:accumulator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q FIFO 1 24 " "Port \"q\" on the entity instantiation of \"FIFO\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "../part3.v" "FIFO" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1653554417592 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 ng 1 24 " "Port \"ordered port 3\" on the entity instantiation of \"ng\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "../part3.v" "ng" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 135 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1653554417592 "|part3|fir_filter:FILTER_LEFT|noise_generator:ng"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[1\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 70 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[2\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 100 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[3\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 130 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[4\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 160 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[5\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 190 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[6\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 220 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[7\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 250 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[8\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 280 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[9\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 310 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[10\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 340 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[11\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 370 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[12\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 400 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[13\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 430 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[14\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 460 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[15\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 490 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[16\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 520 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[17\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 550 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[18\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 580 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[19\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 610 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[20\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 640 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[21\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 670 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[22\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 700 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[23\] " "Synthesized away node \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 730 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[1\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 70 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[2\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 100 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[3\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 130 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[4\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 160 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[5\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 190 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[6\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 220 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[7\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 250 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[8\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 280 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[9\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 310 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[10\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 340 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[11\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 370 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[12\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 400 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[13\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 430 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[14\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 460 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[15\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 490 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[16\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 520 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[17\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 550 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[18\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 580 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[19\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 610 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[20\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 640 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[21\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 670 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[22\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 700 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[23\] " "Synthesized away node \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 730 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554417805 "|part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653554417805 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653554417805 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0 " "RAM logic \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "altera_up_i2c_av_auto_initialize.v" "Ram0" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_i2c_av_auto_initialize.v" 305 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653554418261 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653554418261 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653554418736 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653554419387 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653554419894 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"fir_filter:FILTER_LEFT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 36 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554419910 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"fir_filter:FILTER_RIGHT\|fifo391:FIFO\|scfifo:scfifo_component\|scfifo_vde1:auto_generated\|a_dpfifo_1nc1:dpfifo\|altsyncram_dru1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dru1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf" 36 2 0 } } { "db/a_dpfifo_1nc1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf" 43 2 0 } } { "db/scfifo_vde1.tdf" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo391.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v" 81 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 149 0 0 } } { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554419910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653554420413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554420413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "637 " "Implemented 637 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653554420722 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653554420722 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653554420722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "527 " "Implemented 527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653554420722 ""} { "Info" "ICUT_CUT_TM_RAMS" "98 " "Implemented 98 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653554420722 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1653554420722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653554420722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653554420769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 01:40:20 2022 " "Processing ended: Thu May 26 01:40:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653554420769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653554420769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653554420769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554420769 ""}
