

================================================================
== Vivado HLS Report for 'HoughCircles_Core'
================================================================
* Date:           Tue Dec  4 09:50:32 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.193|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-------+-----+-------+----------+
        |                         |                      |   Latency   |   Interval  | Pipeline |
        |         Instance        |        Module        | min |  max  | min |  max  |   Type   |
        +-------------------------+----------------------+-----+-------+-----+-------+----------+
        |HoughCircles_U0          |HoughCircles          |    ?|      ?|    ?|      ?|   none   |
        |Edge_U0                  |Edge_r                |  129|  79221|  129|  79221| dataflow |
        |Mat2AXIvideo_U0          |Mat2AXIvideo          |    1|    313|    1|    313|   none   |
        |Mat2Array2D_1_U0         |Mat2Array2D_1         |    1|  77521|    1|  77521|   none   |
        |Mat2Array2D166_U0        |Mat2Array2D166        |    1|  77521|    1|  77521|   none   |
        |Mat2Array2D_U0           |Mat2Array2D           |    1|  77521|    1|  77521|   none   |
        |AXIvideo2Mat_U0          |AXIvideo2Mat          |    3|  78483|    3|  78483|   none   |
        |Array2D2Mat_U0           |Array2D2Mat           |    1|    310|    1|    310|   none   |
        |Block_Mat_exit414_pr_U0  |Block_Mat_exit414_pr  |    0|      0|    0|      0|   none   |
        +-------------------------+----------------------+-----+-------+-----+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      36|
|FIFO             |        0|      -|     140|     980|
|Instance         |     1019|     52|    8371|   18676|
|Memory           |      321|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|       6|       -|
+-----------------+---------+-------+--------+--------+
|Total            |     1340|     52|    8517|   19728|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       45|      1|   ~0   |       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+------+------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+------------------------------+---------+-------+------+------+
    |AXIvideo2Mat_U0                 |AXIvideo2Mat                  |        0|      0|   248|   520|
    |Array2D2Mat_U0                  |Array2D2Mat                   |        0|      0|    49|   219|
    |Block_Mat_exit414_pr_U0         |Block_Mat_exit414_pr          |        0|      0|     3|   155|
    |Edge_U0                         |Edge_r                        |        6|     14|  2762|  7757|
    |HoughCircles_U0                 |HoughCircles                  |     1013|     38|  4157|  8246|
    |HoughCircles_Core_ctrl_s_axi_U  |HoughCircles_Core_ctrl_s_axi  |        0|      0|   302|   488|
    |Mat2AXIvideo_U0                 |Mat2AXIvideo                  |        0|      0|   265|   469|
    |Mat2Array2D_U0                  |Mat2Array2D                   |        0|      0|   195|   268|
    |Mat2Array2D166_U0               |Mat2Array2D166                |        0|      0|   195|   268|
    |Mat2Array2D_1_U0                |Mat2Array2D_1                 |        0|      0|   195|   286|
    +--------------------------------+------------------------------+---------+-------+------+------+
    |Total                           |                              |     1019|     52|  8371| 18676|
    +--------------------------------+------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |p_dx_val_U     |HoughCircles_CoreDeQ  |      128|  0|   0|  76800|   16|     2|      2457600|
    |p_dy_val_U     |HoughCircles_CoreDeQ  |      128|  0|   0|  76800|   16|     2|      2457600|
    |p_edge_val_U   |HoughCircles_CoreFfa  |       64|  0|   0|  76800|    8|     2|      1228800|
    |circles_val_U  |HoughCircles_CoreGfk  |        1|  0|   0|    300|   16|     2|         9600|
    +---------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total          |                      |      321|  0|   0| 230700|   56|     8|      6153600|
    +---------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |acc_thresh_c_U          |        0|  5|  44|     5|   32|      160|
    |circles_cols_c35_U      |        0|  5|  20|     2|    8|       16|
    |circles_cols_c_U        |        0|  5|  20|     5|    8|       40|
    |circles_rows_c34_U      |        0|  5|  16|     2|    3|        6|
    |circles_rows_c_U        |        0|  5|  16|     5|    3|       15|
    |dst_cols_V_c_U          |        0|  5|  20|     2|    8|       16|
    |dst_data_stream_0_V_U   |        0|  5|  28|     2|   16|       32|
    |dst_rows_V_c_U          |        0|  5|  16|     2|    3|        6|
    |dx_cols_V_c_U           |        0|  5|  44|     4|   32|      128|
    |dx_data_stream_0_V_U    |        0|  5|  28|     2|   16|       32|
    |dx_rows_V_c_U           |        0|  5|  44|     4|   32|      128|
    |dy_cols_V_c_U           |        0|  5|  44|     4|   32|      128|
    |dy_data_stream_0_V_U    |        0|  5|  28|     2|   16|       32|
    |dy_rows_V_c_U           |        0|  5|  44|     4|   32|      128|
    |edge_cols_V_c_U         |        0|  5|  44|     4|   32|      128|
    |edge_data_stream_0_s_U  |        0|  5|  20|     2|    8|       16|
    |edge_rows_V_c_U         |        0|  5|  44|     4|   32|      128|
    |gray_thresh_c_U         |        0|  5|  44|     3|   32|       96|
    |max_radius_c_U          |        0|  5|  44|     5|   32|      160|
    |min_dist_c_U            |        0|  5|  44|     5|   32|      160|
    |min_radius_c_U          |        0|  5|  44|     5|   32|      160|
    |p_edge_cols_c_U         |        0|  5|  44|     2|   32|       64|
    |p_edge_rows_c_U         |        0|  5|  44|     2|   32|       64|
    |src_cols_V_c33_U        |        0|  5|  44|     2|   32|       64|
    |src_cols_V_c_U          |        0|  5|  44|     2|   32|       64|
    |src_data_stream_0_V_U   |        0|  5|  20|     2|    8|       16|
    |src_rows_V_c32_U        |        0|  5|  44|     2|   32|       64|
    |src_rows_V_c_U          |        0|  5|  44|     2|   32|       64|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|140| 980|    87|  641|     2115|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_ready_count            |     +    |      0|  0|  10|           2|           1|
    |Block_Mat_exit414_pr_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIvideo2Mat_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |Block_Mat_exit414_pr_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Block_Mat_exit414_pr_U0_start_full_n      |    and   |      0|  0|   2|           1|           1|
    |HoughCircles_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2Mat_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_Mat_exit414_pr_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  36|          12|          10|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |   9|          2|    2|          4|
    |Block_Mat_exit414_pr_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_Block_Mat_exit414_pr_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |  2|   0|    2|          0|
    |Block_Mat_exit414_pr_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_Block_Mat_exit414_pr_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|s_axi_ctrl_AWVALID  |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_AWREADY  | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_AWADDR   |  in |    7|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WVALID   |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WREADY   | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WDATA    |  in |   32|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WSTRB    |  in |    4|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_ARVALID  |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_ARREADY  | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_ARADDR   |  in |    7|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RVALID   | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RREADY   |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RDATA    | out |   32|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RRESP    | out |    2|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_BVALID   | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_BREADY   |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_BRESP    | out |    2|    s_axi   |        ctrl       |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs | HoughCircles_Core | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | HoughCircles_Core | return value |
|interrupt           | out |    1| ap_ctrl_hs | HoughCircles_Core | return value |
|src_axis_TDATA      |  in |    8|    axis    | src_axis_V_data_V |    pointer   |
|src_axis_TKEEP      |  in |    1|    axis    | src_axis_V_keep_V |    pointer   |
|src_axis_TSTRB      |  in |    1|    axis    | src_axis_V_strb_V |    pointer   |
|src_axis_TUSER      |  in |    1|    axis    | src_axis_V_user_V |    pointer   |
|src_axis_TLAST      |  in |    1|    axis    | src_axis_V_last_V |    pointer   |
|src_axis_TID        |  in |    1|    axis    |  src_axis_V_id_V  |    pointer   |
|src_axis_TDEST      |  in |    1|    axis    | src_axis_V_dest_V |    pointer   |
|src_axis_TVALID     |  in |    1|    axis    | src_axis_V_dest_V |    pointer   |
|src_axis_TREADY     | out |    1|    axis    | src_axis_V_dest_V |    pointer   |
|dst_axis_TDATA      | out |   16|    axis    | dst_axis_V_data_V |    pointer   |
|dst_axis_TKEEP      | out |    2|    axis    | dst_axis_V_keep_V |    pointer   |
|dst_axis_TSTRB      | out |    2|    axis    | dst_axis_V_strb_V |    pointer   |
|dst_axis_TUSER      | out |    1|    axis    | dst_axis_V_user_V |    pointer   |
|dst_axis_TLAST      | out |    1|    axis    | dst_axis_V_last_V |    pointer   |
|dst_axis_TID        | out |    1|    axis    |  dst_axis_V_id_V  |    pointer   |
|dst_axis_TDEST      | out |    1|    axis    | dst_axis_V_dest_V |    pointer   |
|dst_axis_TVALID     | out |    1|    axis    | dst_axis_V_dest_V |    pointer   |
|dst_axis_TREADY     |  in |    1|    axis    | dst_axis_V_dest_V |    pointer   |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%max_radius_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_radius)"   --->   Operation 15 'read' 'max_radius_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%min_radius_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_radius)"   --->   Operation 16 'read' 'min_radius_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%min_dist_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_dist)"   --->   Operation 17 'read' 'min_dist_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%acc_thresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %acc_thresh)"   --->   Operation 18 'read' 'acc_thresh_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%gray_thresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gray_thresh)"   --->   Operation 19 'read' 'gray_thresh_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cols)"   --->   Operation 20 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rows)"   --->   Operation 21 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dst_cols_V_c = alloca i8, align 1"   --->   Operation 22 'alloca' 'dst_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dst_rows_V_c = alloca i3, align 1"   --->   Operation 23 'alloca' 'dst_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%circles_cols_c35 = alloca i8, align 1"   --->   Operation 24 'alloca' 'circles_cols_c35' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%circles_rows_c34 = alloca i3, align 1"   --->   Operation 25 'alloca' 'circles_rows_c34' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_edge_cols_c = alloca i32, align 4"   --->   Operation 26 'alloca' 'p_edge_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_edge_rows_c = alloca i32, align 4"   --->   Operation 27 'alloca' 'p_edge_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%src_cols_V_c33 = alloca i32, align 4"   --->   Operation 28 'alloca' 'src_cols_V_c33' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%src_rows_V_c32 = alloca i32, align 4"   --->   Operation 29 'alloca' 'src_rows_V_c32' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%max_radius_c = alloca i32, align 4"   --->   Operation 30 'alloca' 'max_radius_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%min_radius_c = alloca i32, align 4"   --->   Operation 31 'alloca' 'min_radius_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%min_dist_c = alloca i32, align 4"   --->   Operation 32 'alloca' 'min_dist_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%acc_thresh_c = alloca i32, align 4"   --->   Operation 33 'alloca' 'acc_thresh_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%gray_thresh_c = alloca i32, align 4"   --->   Operation 34 'alloca' 'gray_thresh_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%circles_cols_c = alloca i8, align 1"   --->   Operation 35 'alloca' 'circles_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%circles_rows_c = alloca i3, align 1"   --->   Operation 36 'alloca' 'circles_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dy_cols_V_c = alloca i32, align 4"   --->   Operation 37 'alloca' 'dy_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dy_rows_V_c = alloca i32, align 4"   --->   Operation 38 'alloca' 'dy_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dx_cols_V_c = alloca i32, align 4"   --->   Operation 39 'alloca' 'dx_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dx_rows_V_c = alloca i32, align 4"   --->   Operation 40 'alloca' 'dx_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%edge_cols_V_c = alloca i32, align 4"   --->   Operation 41 'alloca' 'edge_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%edge_rows_V_c = alloca i32, align 4"   --->   Operation 42 'alloca' 'edge_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%src_cols_V_c = alloca i32, align 4"   --->   Operation 43 'alloca' 'src_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%src_rows_V_c = alloca i32, align 4"   --->   Operation 44 'alloca' 'src_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%src_data_stream_0_V = alloca i8, align 1" [image_core.cpp:28]   --->   Operation 45 'alloca' 'src_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%edge_data_stream_0_s = alloca i8, align 1" [image_core.cpp:29]   --->   Operation 46 'alloca' 'edge_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dx_data_stream_0_V = alloca i16, align 2" [image_core.cpp:30]   --->   Operation 47 'alloca' 'dx_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dy_data_stream_0_V = alloca i16, align 2" [image_core.cpp:31]   --->   Operation 48 'alloca' 'dy_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (1.99ns)   --->   "%p_dx_val = alloca [76800 x i16], align 2" [image_core.cpp:33]   --->   Operation 49 'alloca' 'p_dx_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 50 [1/1] (1.99ns)   --->   "%p_dy_val = alloca [76800 x i16], align 2" [image_core.cpp:34]   --->   Operation 50 'alloca' 'p_dy_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 51 [1/1] (1.99ns)   --->   "%p_edge_val = alloca [76800 x i8], align 1" [image_core.cpp:35]   --->   Operation 51 'alloca' 'p_edge_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 52 [1/1] (1.99ns)   --->   "%circles_val = alloca [300 x i16], align 2" [image_core.cpp:36]   --->   Operation 52 'alloca' 'circles_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%dst_data_stream_0_V = alloca i16, align 2" [image_core.cpp:37]   --->   Operation 53 'alloca' 'dst_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (2.26ns)   --->   "call fastcc void @Block_Mat.exit414_pr(i32 %rows_read, i32 %cols_read, i32 %gray_thresh_read, i32 %acc_thresh_read, i32 %min_dist_read, i32 %min_radius_read, i32 %max_radius_read, i32* %src_rows_V_c, i32* %src_cols_V_c, i32* %edge_rows_V_c, i32* %edge_cols_V_c, i32* %dx_rows_V_c, i32* %dx_cols_V_c, i32* %dy_rows_V_c, i32* %dy_cols_V_c, i3* %circles_rows_c, i8* %circles_cols_c, i32* %gray_thresh_c, i32* %acc_thresh_c, i32* %min_dist_c, i32* %min_radius_c, i32* %max_radius_c)"   --->   Operation 54 'call' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %src_rows_V_c, i32* nocapture %src_cols_V_c, i8* %src_data_stream_0_V, i32* %src_rows_V_c32, i32* %src_cols_V_c33)" [image_core.cpp:39]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %src_rows_V_c, i32* nocapture %src_cols_V_c, i8* %src_data_stream_0_V, i32* %src_rows_V_c32, i32* %src_cols_V_c33)" [image_core.cpp:39]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.00ns)   --->   "call fastcc void @Edge(i32* nocapture %src_rows_V_c32, i32* nocapture %src_cols_V_c33, i8* %src_data_stream_0_V, i8* %edge_data_stream_0_s, i16* %dx_data_stream_0_V, i16* %dy_data_stream_0_V, i32* nocapture %gray_thresh_c)" [image_core.cpp:40]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 58 [1/2] (0.00ns)   --->   "call fastcc void @Edge(i32* nocapture %src_rows_V_c32, i32* nocapture %src_cols_V_c33, i8* %src_data_stream_0_V, i8* %edge_data_stream_0_s, i16* %dx_data_stream_0_V, i16* %dy_data_stream_0_V, i32* nocapture %gray_thresh_c)" [image_core.cpp:40]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D.1(i32* %edge_rows_V_c, i32* %edge_cols_V_c, i8* %edge_data_stream_0_s, [76800 x i8]* %p_edge_val, i32* %p_edge_rows_c, i32* %p_edge_cols_c)" [image_core.cpp:41]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D166(i32* %dx_rows_V_c, i32* %dx_cols_V_c, i16* %dx_data_stream_0_V, [76800 x i16]* %p_dx_val)" [image_core.cpp:42]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i32* %dy_rows_V_c, i32* %dy_cols_V_c, i16* %dy_data_stream_0_V, [76800 x i16]* %p_dy_val)" [image_core.cpp:43]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D.1(i32* %edge_rows_V_c, i32* %edge_cols_V_c, i8* %edge_data_stream_0_s, [76800 x i8]* %p_edge_val, i32* %p_edge_rows_c, i32* %p_edge_cols_c)" [image_core.cpp:41]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D166(i32* %dx_rows_V_c, i32* %dx_cols_V_c, i16* %dx_data_stream_0_V, [76800 x i16]* %p_dx_val)" [image_core.cpp:42]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i32* %dy_rows_V_c, i32* %dy_cols_V_c, i16* %dy_data_stream_0_V, [76800 x i16]* %p_dy_val)" [image_core.cpp:43]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (0.00ns)   --->   "call fastcc void @HoughCircles([76800 x i8]* %p_edge_val, i32* %p_edge_rows_c, i32* %p_edge_cols_c, [76800 x i16]* %p_dx_val, [76800 x i16]* %p_dy_val, [300 x i16]* %circles_val, i3* %circles_rows_c, i8* %circles_cols_c, i32* %acc_thresh_c, i32* %min_dist_c, i32* %min_radius_c, i32* %max_radius_c, i3* %circles_rows_c34, i8* %circles_cols_c35)" [image_core.cpp:45]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @HoughCircles([76800 x i8]* %p_edge_val, i32* %p_edge_rows_c, i32* %p_edge_cols_c, [76800 x i16]* %p_dx_val, [76800 x i16]* %p_dy_val, [300 x i16]* %circles_val, i3* %circles_rows_c, i8* %circles_cols_c, i32* %acc_thresh_c, i32* %min_dist_c, i32* %min_radius_c, i32* %max_radius_c, i3* %circles_rows_c34, i8* %circles_cols_c35)" [image_core.cpp:45]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 67 [2/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([300 x i16]* %circles_val, i3* %circles_rows_c34, i8* %circles_cols_c35, i16* %dst_data_stream_0_V, i3* %dst_rows_V_c, i8* %dst_cols_V_c)" [image_core.cpp:47]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([300 x i16]* %circles_val, i3* %circles_rows_c34, i8* %circles_cols_c35, i16* %dst_data_stream_0_V, i3* %dst_rows_V_c, i8* %dst_cols_V_c)" [image_core.cpp:47]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 69 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i3* nocapture %dst_rows_V_c, i8* nocapture %dst_cols_V_c, i16* %dst_data_stream_0_V, i16* %dst_axis_V_data_V, i2* %dst_axis_V_keep_V, i2* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V)" [image_core.cpp:48]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i3* nocapture %dst_rows_V_c, i8* nocapture %dst_cols_V_c, i16* %dst_data_stream_0_V, i16* %dst_axis_V_data_V, i2* %dst_axis_V_keep_V, i2* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V)" [image_core.cpp:48]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [image_core.cpp:15]   --->   Operation 71 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %src_axis_V_data_V), !map !296"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_keep_V), !map !300"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_strb_V), !map !304"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_user_V), !map !308"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_last_V), !map !312"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_id_V), !map !316"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_dest_V), !map !320"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dst_axis_V_data_V), !map !324"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %dst_axis_V_keep_V), !map !328"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %dst_axis_V_strb_V), !map !332"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_user_V), !map !336"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_last_V), !map !340"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_id_V), !map !344"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_dest_V), !map !348"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !352"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !358"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %gray_thresh), !map !362"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %acc_thresh), !map !366"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_dist), !map !370"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_radius), !map !374"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_radius), !map !378"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @HoughCircles_Core_st) nounwind"   --->   Operation 93 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @src_OC_data_stream_L, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %src_data_stream_0_V, i8* %src_data_stream_0_V)"   --->   Operation 94 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @edge_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %edge_data_stream_0_s, i8* %edge_data_stream_0_s)"   --->   Operation 96 'specchannel' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %edge_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @dx_OC_data_stream_LF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %dx_data_stream_0_V, i16* %dx_data_stream_0_V)"   --->   Operation 98 'specchannel' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dx_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @dy_OC_data_stream_LF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %dy_data_stream_0_V, i16* %dy_data_stream_0_V)"   --->   Operation 100 'specchannel' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dy_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @dst_OC_data_stream_L, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %dst_data_stream_0_V, i16* %dst_data_stream_0_V)"   --->   Operation 102 'specchannel' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:17]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dst_axis_V_data_V, i2* %dst_axis_V_keep_V, i2* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:18]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:19]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:20]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gray_thresh, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:21]   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %acc_thresh, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:22]   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %min_dist, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:23]   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %min_radius, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:24]   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %max_radius, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:25]   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:26]   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @src_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_rows_V_c, i32* %src_rows_V_c)"   --->   Operation 114 'specchannel' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @src_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_cols_V_c, i32* %src_cols_V_c)"   --->   Operation 116 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%empty_218 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @edge_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %edge_rows_V_c, i32* %edge_rows_V_c)"   --->   Operation 118 'specchannel' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %edge_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%empty_219 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @edge_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %edge_cols_V_c, i32* %edge_cols_V_c)"   --->   Operation 120 'specchannel' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %edge_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%empty_220 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @dx_OC_rows_OC_V_c_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %dx_rows_V_c, i32* %dx_rows_V_c)"   --->   Operation 122 'specchannel' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dx_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%empty_221 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @dx_OC_cols_OC_V_c_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %dx_cols_V_c, i32* %dx_cols_V_c)"   --->   Operation 124 'specchannel' 'empty_221' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dx_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%empty_222 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @dy_OC_rows_OC_V_c_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %dy_rows_V_c, i32* %dy_rows_V_c)"   --->   Operation 126 'specchannel' 'empty_222' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dy_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%empty_223 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @dy_OC_cols_OC_V_c_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %dy_cols_V_c, i32* %dy_cols_V_c)"   --->   Operation 128 'specchannel' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dy_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%empty_224 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @circles_OC_rows_c_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i3* %circles_rows_c, i3* %circles_rows_c)"   --->   Operation 130 'specchannel' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %circles_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%empty_225 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @circles_OC_cols_c_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i8* %circles_cols_c, i8* %circles_cols_c)"   --->   Operation 132 'specchannel' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %circles_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%empty_226 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @gray_thresh_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %gray_thresh_c, i32* %gray_thresh_c)"   --->   Operation 134 'specchannel' 'empty_226' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gray_thresh_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%empty_227 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @acc_thresh_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i32* %acc_thresh_c, i32* %acc_thresh_c)"   --->   Operation 136 'specchannel' 'empty_227' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %acc_thresh_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%empty_228 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @min_dist_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i32* %min_dist_c, i32* %min_dist_c)"   --->   Operation 138 'specchannel' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %min_dist_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%empty_229 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @min_radius_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i32* %min_radius_c, i32* %min_radius_c)"   --->   Operation 140 'specchannel' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %min_radius_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%empty_230 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @max_radius_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i32* %max_radius_c, i32* %max_radius_c)"   --->   Operation 142 'specchannel' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_radius_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%empty_231 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @src_OC_rows_OC_V_c32, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_rows_V_c32, i32* %src_rows_V_c32)"   --->   Operation 144 'specchannel' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows_V_c32, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%empty_232 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @src_OC_cols_OC_V_c33, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_cols_V_c33, i32* %src_cols_V_c33)"   --->   Operation 146 'specchannel' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols_V_c33, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%empty_233 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @p_edge_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_edge_rows_c, i32* %p_edge_rows_c)"   --->   Operation 148 'specchannel' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_edge_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%empty_234 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @p_edge_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_edge_cols_c, i32* %p_edge_cols_c)"   --->   Operation 150 'specchannel' 'empty_234' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_edge_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%empty_235 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @circles_OC_rows_c34_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i3* %circles_rows_c34, i3* %circles_rows_c34)"   --->   Operation 152 'specchannel' 'empty_235' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %circles_rows_c34, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%empty_236 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @circles_OC_cols_c35_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %circles_cols_c35, i8* %circles_cols_c35)"   --->   Operation 154 'specchannel' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %circles_cols_c35, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%empty_237 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @dst_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i3* %dst_rows_V_c, i3* %dst_rows_V_c)"   --->   Operation 156 'specchannel' 'empty_237' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %dst_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%empty_238 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @dst_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %dst_cols_V_c, i8* %dst_cols_V_c)"   --->   Operation 158 'specchannel' 'empty_238' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [image_core.cpp:49]   --->   Operation 160 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gray_thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_dist]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_radius]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_radius]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_radius_read      (read                ) [ 000000000000000]
min_radius_read      (read                ) [ 000000000000000]
min_dist_read        (read                ) [ 000000000000000]
acc_thresh_read      (read                ) [ 000000000000000]
gray_thresh_read     (read                ) [ 000000000000000]
cols_read            (read                ) [ 000000000000000]
rows_read            (read                ) [ 000000000000000]
dst_cols_V_c         (alloca              ) [ 001111111111111]
dst_rows_V_c         (alloca              ) [ 001111111111111]
circles_cols_c35     (alloca              ) [ 001111111111111]
circles_rows_c34     (alloca              ) [ 001111111111111]
p_edge_cols_c        (alloca              ) [ 001111111111111]
p_edge_rows_c        (alloca              ) [ 001111111111111]
src_cols_V_c33       (alloca              ) [ 001111111111111]
src_rows_V_c32       (alloca              ) [ 001111111111111]
max_radius_c         (alloca              ) [ 011111111111111]
min_radius_c         (alloca              ) [ 011111111111111]
min_dist_c           (alloca              ) [ 011111111111111]
acc_thresh_c         (alloca              ) [ 011111111111111]
gray_thresh_c        (alloca              ) [ 011111111111111]
circles_cols_c       (alloca              ) [ 011111111111111]
circles_rows_c       (alloca              ) [ 011111111111111]
dy_cols_V_c          (alloca              ) [ 011111111111111]
dy_rows_V_c          (alloca              ) [ 011111111111111]
dx_cols_V_c          (alloca              ) [ 011111111111111]
dx_rows_V_c          (alloca              ) [ 011111111111111]
edge_cols_V_c        (alloca              ) [ 011111111111111]
edge_rows_V_c        (alloca              ) [ 011111111111111]
src_cols_V_c         (alloca              ) [ 011111111111111]
src_rows_V_c         (alloca              ) [ 011111111111111]
src_data_stream_0_V  (alloca              ) [ 001111111111111]
edge_data_stream_0_s (alloca              ) [ 001111111111111]
dx_data_stream_0_V   (alloca              ) [ 001111111111111]
dy_data_stream_0_V   (alloca              ) [ 001111111111111]
p_dx_val             (alloca              ) [ 001111111100000]
p_dy_val             (alloca              ) [ 001111111100000]
p_edge_val           (alloca              ) [ 001111111100000]
circles_val          (alloca              ) [ 001111111111000]
dst_data_stream_0_V  (alloca              ) [ 001111111111111]
StgValue_54          (call                ) [ 000000000000000]
StgValue_56          (call                ) [ 000000000000000]
StgValue_58          (call                ) [ 000000000000000]
StgValue_62          (call                ) [ 000000000000000]
StgValue_63          (call                ) [ 000000000000000]
StgValue_64          (call                ) [ 000000000000000]
StgValue_66          (call                ) [ 000000000000000]
StgValue_68          (call                ) [ 000000000000000]
StgValue_70          (call                ) [ 000000000000000]
StgValue_71          (specdataflowpipeline) [ 000000000000000]
StgValue_72          (specbitsmap         ) [ 000000000000000]
StgValue_73          (specbitsmap         ) [ 000000000000000]
StgValue_74          (specbitsmap         ) [ 000000000000000]
StgValue_75          (specbitsmap         ) [ 000000000000000]
StgValue_76          (specbitsmap         ) [ 000000000000000]
StgValue_77          (specbitsmap         ) [ 000000000000000]
StgValue_78          (specbitsmap         ) [ 000000000000000]
StgValue_79          (specbitsmap         ) [ 000000000000000]
StgValue_80          (specbitsmap         ) [ 000000000000000]
StgValue_81          (specbitsmap         ) [ 000000000000000]
StgValue_82          (specbitsmap         ) [ 000000000000000]
StgValue_83          (specbitsmap         ) [ 000000000000000]
StgValue_84          (specbitsmap         ) [ 000000000000000]
StgValue_85          (specbitsmap         ) [ 000000000000000]
StgValue_86          (specbitsmap         ) [ 000000000000000]
StgValue_87          (specbitsmap         ) [ 000000000000000]
StgValue_88          (specbitsmap         ) [ 000000000000000]
StgValue_89          (specbitsmap         ) [ 000000000000000]
StgValue_90          (specbitsmap         ) [ 000000000000000]
StgValue_91          (specbitsmap         ) [ 000000000000000]
StgValue_92          (specbitsmap         ) [ 000000000000000]
StgValue_93          (spectopmodule       ) [ 000000000000000]
empty                (specchannel         ) [ 000000000000000]
StgValue_95          (specinterface       ) [ 000000000000000]
empty_212            (specchannel         ) [ 000000000000000]
StgValue_97          (specinterface       ) [ 000000000000000]
empty_213            (specchannel         ) [ 000000000000000]
StgValue_99          (specinterface       ) [ 000000000000000]
empty_214            (specchannel         ) [ 000000000000000]
StgValue_101         (specinterface       ) [ 000000000000000]
empty_215            (specchannel         ) [ 000000000000000]
StgValue_103         (specinterface       ) [ 000000000000000]
StgValue_104         (specinterface       ) [ 000000000000000]
StgValue_105         (specinterface       ) [ 000000000000000]
StgValue_106         (specinterface       ) [ 000000000000000]
StgValue_107         (specinterface       ) [ 000000000000000]
StgValue_108         (specinterface       ) [ 000000000000000]
StgValue_109         (specinterface       ) [ 000000000000000]
StgValue_110         (specinterface       ) [ 000000000000000]
StgValue_111         (specinterface       ) [ 000000000000000]
StgValue_112         (specinterface       ) [ 000000000000000]
StgValue_113         (specinterface       ) [ 000000000000000]
empty_216            (specchannel         ) [ 000000000000000]
StgValue_115         (specinterface       ) [ 000000000000000]
empty_217            (specchannel         ) [ 000000000000000]
StgValue_117         (specinterface       ) [ 000000000000000]
empty_218            (specchannel         ) [ 000000000000000]
StgValue_119         (specinterface       ) [ 000000000000000]
empty_219            (specchannel         ) [ 000000000000000]
StgValue_121         (specinterface       ) [ 000000000000000]
empty_220            (specchannel         ) [ 000000000000000]
StgValue_123         (specinterface       ) [ 000000000000000]
empty_221            (specchannel         ) [ 000000000000000]
StgValue_125         (specinterface       ) [ 000000000000000]
empty_222            (specchannel         ) [ 000000000000000]
StgValue_127         (specinterface       ) [ 000000000000000]
empty_223            (specchannel         ) [ 000000000000000]
StgValue_129         (specinterface       ) [ 000000000000000]
empty_224            (specchannel         ) [ 000000000000000]
StgValue_131         (specinterface       ) [ 000000000000000]
empty_225            (specchannel         ) [ 000000000000000]
StgValue_133         (specinterface       ) [ 000000000000000]
empty_226            (specchannel         ) [ 000000000000000]
StgValue_135         (specinterface       ) [ 000000000000000]
empty_227            (specchannel         ) [ 000000000000000]
StgValue_137         (specinterface       ) [ 000000000000000]
empty_228            (specchannel         ) [ 000000000000000]
StgValue_139         (specinterface       ) [ 000000000000000]
empty_229            (specchannel         ) [ 000000000000000]
StgValue_141         (specinterface       ) [ 000000000000000]
empty_230            (specchannel         ) [ 000000000000000]
StgValue_143         (specinterface       ) [ 000000000000000]
empty_231            (specchannel         ) [ 000000000000000]
StgValue_145         (specinterface       ) [ 000000000000000]
empty_232            (specchannel         ) [ 000000000000000]
StgValue_147         (specinterface       ) [ 000000000000000]
empty_233            (specchannel         ) [ 000000000000000]
StgValue_149         (specinterface       ) [ 000000000000000]
empty_234            (specchannel         ) [ 000000000000000]
StgValue_151         (specinterface       ) [ 000000000000000]
empty_235            (specchannel         ) [ 000000000000000]
StgValue_153         (specinterface       ) [ 000000000000000]
empty_236            (specchannel         ) [ 000000000000000]
StgValue_155         (specinterface       ) [ 000000000000000]
empty_237            (specchannel         ) [ 000000000000000]
StgValue_157         (specinterface       ) [ 000000000000000]
empty_238            (specchannel         ) [ 000000000000000]
StgValue_159         (specinterface       ) [ 000000000000000]
StgValue_160         (ret                 ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_axis_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_axis_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_axis_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_axis_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_axis_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_axis_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_axis_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_axis_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_axis_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_axis_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_axis_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_axis_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="gray_thresh">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_thresh"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_thresh">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_thresh"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="min_dist">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_dist"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="min_radius">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_radius"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="max_radius">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_radius"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mask_table1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="one_half_table2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit414_pr"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Edge"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Array2D.1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Array2D166"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Array2D"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HoughCircles"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2D2Mat"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HoughCircles_Core_st"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_data_stream_L"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx_OC_data_stream_LF"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy_OC_data_stream_LF"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_data_stream_L"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx_OC_rows_OC_V_c_st"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx_OC_cols_OC_V_c_st"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy_OC_rows_OC_V_c_st"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy_OC_cols_OC_V_c_st"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="circles_OC_rows_c_st"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="circles_OC_cols_c_st"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_thresh_c_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_thresh_c_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_dist_c_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_radius_c_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_radius_c_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_rows_OC_V_c32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_cols_OC_V_c33"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_edge_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_edge_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="circles_OC_rows_c34_s"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="circles_OC_cols_c35_s"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="dst_cols_V_c_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_cols_V_c/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="dst_rows_V_c_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_rows_V_c/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="circles_cols_c35_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="circles_cols_c35/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="circles_rows_c34_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="circles_rows_c34/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_edge_cols_c_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_edge_cols_c/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_edge_rows_c_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_edge_rows_c/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="src_cols_V_c33_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_V_c33/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="src_rows_V_c32_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_V_c32/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="max_radius_c_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_radius_c/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="min_radius_c_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_radius_c/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="min_dist_c_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_dist_c/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="acc_thresh_c_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_thresh_c/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="gray_thresh_c_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gray_thresh_c/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="circles_cols_c_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="circles_cols_c/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="circles_rows_c_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="circles_rows_c/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="dy_cols_V_c_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dy_cols_V_c/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dy_rows_V_c_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dy_rows_V_c/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="dx_cols_V_c_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dx_cols_V_c/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="dx_rows_V_c_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dx_rows_V_c/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="edge_cols_V_c_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge_cols_V_c/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="edge_rows_V_c_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge_rows_V_c/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="src_cols_V_c_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_V_c/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="src_rows_V_c_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_V_c/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="src_data_stream_0_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="edge_data_stream_0_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="dx_data_stream_0_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dx_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="dy_data_stream_0_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dy_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_dx_val_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dx_val/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_dy_val_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dy_val/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_edge_val_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_edge_val/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="circles_val_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="circles_val/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="dst_data_stream_0_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="max_radius_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_radius_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="min_radius_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_radius_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="min_dist_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_dist_read/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="acc_thresh_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_thresh_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="gray_thresh_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gray_thresh_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="cols_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="rows_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_HoughCircles_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="32" slack="7"/>
<pin id="338" dir="0" index="3" bw="32" slack="7"/>
<pin id="339" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="340" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="341" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="342" dir="0" index="7" bw="3" slack="7"/>
<pin id="343" dir="0" index="8" bw="8" slack="7"/>
<pin id="344" dir="0" index="9" bw="32" slack="7"/>
<pin id="345" dir="0" index="10" bw="32" slack="7"/>
<pin id="346" dir="0" index="11" bw="32" slack="7"/>
<pin id="347" dir="0" index="12" bw="32" slack="7"/>
<pin id="348" dir="0" index="13" bw="3" slack="7"/>
<pin id="349" dir="0" index="14" bw="8" slack="7"/>
<pin id="350" dir="0" index="15" bw="52" slack="0"/>
<pin id="351" dir="0" index="16" bw="53" slack="0"/>
<pin id="352" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_65/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_Edge_r_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="3"/>
<pin id="359" dir="0" index="2" bw="32" slack="3"/>
<pin id="360" dir="0" index="3" bw="8" slack="3"/>
<pin id="361" dir="0" index="4" bw="8" slack="3"/>
<pin id="362" dir="0" index="5" bw="16" slack="3"/>
<pin id="363" dir="0" index="6" bw="16" slack="3"/>
<pin id="364" dir="0" index="7" bw="32" slack="3"/>
<pin id="365" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_57/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_Mat2AXIvideo_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="11"/>
<pin id="370" dir="0" index="2" bw="8" slack="11"/>
<pin id="371" dir="0" index="3" bw="16" slack="11"/>
<pin id="372" dir="0" index="4" bw="16" slack="0"/>
<pin id="373" dir="0" index="5" bw="2" slack="0"/>
<pin id="374" dir="0" index="6" bw="2" slack="0"/>
<pin id="375" dir="0" index="7" bw="1" slack="0"/>
<pin id="376" dir="0" index="8" bw="1" slack="0"/>
<pin id="377" dir="0" index="9" bw="1" slack="0"/>
<pin id="378" dir="0" index="10" bw="1" slack="0"/>
<pin id="379" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_69/12 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_Mat2Array2D_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="5"/>
<pin id="391" dir="0" index="2" bw="32" slack="5"/>
<pin id="392" dir="0" index="3" bw="8" slack="5"/>
<pin id="393" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="394" dir="0" index="5" bw="32" slack="5"/>
<pin id="395" dir="0" index="6" bw="32" slack="5"/>
<pin id="396" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_59/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_Mat2Array2D166_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="5"/>
<pin id="401" dir="0" index="2" bw="32" slack="5"/>
<pin id="402" dir="0" index="3" bw="16" slack="5"/>
<pin id="403" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="404" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_60/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_Mat2Array2D_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="5"/>
<pin id="409" dir="0" index="2" bw="32" slack="5"/>
<pin id="410" dir="0" index="3" bw="16" slack="5"/>
<pin id="411" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="412" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_61/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_AXIvideo2Mat_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="0" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="0" index="3" bw="1" slack="0"/>
<pin id="419" dir="0" index="4" bw="1" slack="0"/>
<pin id="420" dir="0" index="5" bw="1" slack="0"/>
<pin id="421" dir="0" index="6" bw="1" slack="0"/>
<pin id="422" dir="0" index="7" bw="1" slack="0"/>
<pin id="423" dir="0" index="8" bw="32" slack="1"/>
<pin id="424" dir="0" index="9" bw="32" slack="1"/>
<pin id="425" dir="0" index="10" bw="8" slack="1"/>
<pin id="426" dir="0" index="11" bw="32" slack="1"/>
<pin id="427" dir="0" index="12" bw="32" slack="1"/>
<pin id="428" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_55/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_Array2D2Mat_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="0" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="3" slack="9"/>
<pin id="441" dir="0" index="3" bw="8" slack="9"/>
<pin id="442" dir="0" index="4" bw="16" slack="9"/>
<pin id="443" dir="0" index="5" bw="3" slack="9"/>
<pin id="444" dir="0" index="6" bw="8" slack="9"/>
<pin id="445" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_67/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="StgValue_54_Block_Mat_exit414_pr_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="0" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="0"/>
<pin id="451" dir="0" index="3" bw="32" slack="0"/>
<pin id="452" dir="0" index="4" bw="32" slack="0"/>
<pin id="453" dir="0" index="5" bw="32" slack="0"/>
<pin id="454" dir="0" index="6" bw="32" slack="0"/>
<pin id="455" dir="0" index="7" bw="32" slack="0"/>
<pin id="456" dir="0" index="8" bw="32" slack="0"/>
<pin id="457" dir="0" index="9" bw="32" slack="0"/>
<pin id="458" dir="0" index="10" bw="32" slack="0"/>
<pin id="459" dir="0" index="11" bw="32" slack="0"/>
<pin id="460" dir="0" index="12" bw="32" slack="0"/>
<pin id="461" dir="0" index="13" bw="32" slack="0"/>
<pin id="462" dir="0" index="14" bw="32" slack="0"/>
<pin id="463" dir="0" index="15" bw="32" slack="0"/>
<pin id="464" dir="0" index="16" bw="3" slack="0"/>
<pin id="465" dir="0" index="17" bw="8" slack="0"/>
<pin id="466" dir="0" index="18" bw="32" slack="0"/>
<pin id="467" dir="0" index="19" bw="32" slack="0"/>
<pin id="468" dir="0" index="20" bw="32" slack="0"/>
<pin id="469" dir="0" index="21" bw="32" slack="0"/>
<pin id="470" dir="0" index="22" bw="32" slack="0"/>
<pin id="471" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="dst_cols_V_c_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="9"/>
<pin id="482" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="dst_cols_V_c "/>
</bind>
</comp>

<comp id="486" class="1005" name="dst_rows_V_c_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="9"/>
<pin id="488" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="dst_rows_V_c "/>
</bind>
</comp>

<comp id="492" class="1005" name="circles_cols_c35_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="7"/>
<pin id="494" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="circles_cols_c35 "/>
</bind>
</comp>

<comp id="498" class="1005" name="circles_rows_c34_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="7"/>
<pin id="500" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="circles_rows_c34 "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_edge_cols_c_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="5"/>
<pin id="506" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_edge_cols_c "/>
</bind>
</comp>

<comp id="510" class="1005" name="p_edge_rows_c_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="5"/>
<pin id="512" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_edge_rows_c "/>
</bind>
</comp>

<comp id="516" class="1005" name="src_cols_V_c33_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_cols_V_c33 "/>
</bind>
</comp>

<comp id="522" class="1005" name="src_rows_V_c32_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_c32 "/>
</bind>
</comp>

<comp id="528" class="1005" name="max_radius_c_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_radius_c "/>
</bind>
</comp>

<comp id="534" class="1005" name="min_radius_c_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="min_radius_c "/>
</bind>
</comp>

<comp id="540" class="1005" name="min_dist_c_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="min_dist_c "/>
</bind>
</comp>

<comp id="546" class="1005" name="acc_thresh_c_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_thresh_c "/>
</bind>
</comp>

<comp id="552" class="1005" name="gray_thresh_c_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gray_thresh_c "/>
</bind>
</comp>

<comp id="558" class="1005" name="circles_cols_c_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="circles_cols_c "/>
</bind>
</comp>

<comp id="564" class="1005" name="circles_rows_c_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="circles_rows_c "/>
</bind>
</comp>

<comp id="570" class="1005" name="dy_cols_V_c_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dy_cols_V_c "/>
</bind>
</comp>

<comp id="576" class="1005" name="dy_rows_V_c_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dy_rows_V_c "/>
</bind>
</comp>

<comp id="582" class="1005" name="dx_cols_V_c_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dx_cols_V_c "/>
</bind>
</comp>

<comp id="588" class="1005" name="dx_rows_V_c_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dx_rows_V_c "/>
</bind>
</comp>

<comp id="594" class="1005" name="edge_cols_V_c_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="edge_cols_V_c "/>
</bind>
</comp>

<comp id="600" class="1005" name="edge_rows_V_c_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="edge_rows_V_c "/>
</bind>
</comp>

<comp id="606" class="1005" name="src_cols_V_c_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_cols_V_c "/>
</bind>
</comp>

<comp id="612" class="1005" name="src_rows_V_c_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_rows_V_c "/>
</bind>
</comp>

<comp id="618" class="1005" name="src_data_stream_0_V_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_data_stream_0_V "/>
</bind>
</comp>

<comp id="624" class="1005" name="edge_data_stream_0_s_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="3"/>
<pin id="626" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="edge_data_stream_0_s "/>
</bind>
</comp>

<comp id="630" class="1005" name="dx_data_stream_0_V_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="3"/>
<pin id="632" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="dx_data_stream_0_V "/>
</bind>
</comp>

<comp id="636" class="1005" name="dy_data_stream_0_V_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="3"/>
<pin id="638" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="dy_data_stream_0_V "/>
</bind>
</comp>

<comp id="642" class="1005" name="dst_data_stream_0_V_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="9"/>
<pin id="644" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="dst_data_stream_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="334" pin=15"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="334" pin=16"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="381"><net_src comp="14" pin="0"/><net_sink comp="367" pin=4"/></net>

<net id="382"><net_src comp="16" pin="0"/><net_sink comp="367" pin=5"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="367" pin=6"/></net>

<net id="384"><net_src comp="20" pin="0"/><net_sink comp="367" pin=7"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="367" pin=8"/></net>

<net id="386"><net_src comp="24" pin="0"/><net_sink comp="367" pin=9"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="367" pin=10"/></net>

<net id="397"><net_src comp="56" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="60" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="430"><net_src comp="0" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="431"><net_src comp="2" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="432"><net_src comp="4" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="433"><net_src comp="6" pin="0"/><net_sink comp="414" pin=4"/></net>

<net id="434"><net_src comp="8" pin="0"/><net_sink comp="414" pin=5"/></net>

<net id="435"><net_src comp="10" pin="0"/><net_sink comp="414" pin=6"/></net>

<net id="436"><net_src comp="12" pin="0"/><net_sink comp="414" pin=7"/></net>

<net id="446"><net_src comp="64" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="473"><net_src comp="328" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="474"><net_src comp="322" pin="2"/><net_sink comp="447" pin=2"/></net>

<net id="475"><net_src comp="316" pin="2"/><net_sink comp="447" pin=3"/></net>

<net id="476"><net_src comp="310" pin="2"/><net_sink comp="447" pin=4"/></net>

<net id="477"><net_src comp="304" pin="2"/><net_sink comp="447" pin=5"/></net>

<net id="478"><net_src comp="298" pin="2"/><net_sink comp="447" pin=6"/></net>

<net id="479"><net_src comp="292" pin="2"/><net_sink comp="447" pin=7"/></net>

<net id="483"><net_src comp="164" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="437" pin=6"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="489"><net_src comp="168" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="437" pin=5"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="495"><net_src comp="172" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="334" pin=14"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="437" pin=3"/></net>

<net id="501"><net_src comp="176" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="334" pin=13"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="507"><net_src comp="180" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="388" pin=6"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="334" pin=3"/></net>

<net id="513"><net_src comp="184" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="388" pin=5"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="519"><net_src comp="188" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="414" pin=12"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="525"><net_src comp="192" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="414" pin=11"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="531"><net_src comp="196" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="447" pin=22"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="334" pin=12"/></net>

<net id="537"><net_src comp="200" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="447" pin=21"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="334" pin=11"/></net>

<net id="543"><net_src comp="204" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="447" pin=20"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="334" pin=10"/></net>

<net id="549"><net_src comp="208" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="447" pin=19"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="334" pin=9"/></net>

<net id="555"><net_src comp="212" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="447" pin=18"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="356" pin=7"/></net>

<net id="561"><net_src comp="216" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="447" pin=17"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="334" pin=8"/></net>

<net id="567"><net_src comp="220" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="447" pin=16"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="334" pin=7"/></net>

<net id="573"><net_src comp="224" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="447" pin=15"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="579"><net_src comp="228" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="447" pin=14"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="585"><net_src comp="232" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="447" pin=13"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="591"><net_src comp="236" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="447" pin=12"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="597"><net_src comp="240" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="447" pin=11"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="603"><net_src comp="244" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="447" pin=10"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="609"><net_src comp="248" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="447" pin=9"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="414" pin=9"/></net>

<net id="615"><net_src comp="252" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="447" pin=8"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="414" pin=8"/></net>

<net id="621"><net_src comp="256" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="414" pin=10"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="627"><net_src comp="260" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="388" pin=3"/></net>

<net id="633"><net_src comp="264" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="356" pin=5"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="398" pin=3"/></net>

<net id="639"><net_src comp="268" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="356" pin=6"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="406" pin=3"/></net>

<net id="645"><net_src comp="288" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="437" pin=4"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="367" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_axis_V_data_V | {12 13 }
	Port: dst_axis_V_keep_V | {12 13 }
	Port: dst_axis_V_strb_V | {12 13 }
	Port: dst_axis_V_user_V | {12 13 }
	Port: dst_axis_V_last_V | {12 13 }
	Port: dst_axis_V_id_V | {12 13 }
	Port: dst_axis_V_dest_V | {12 13 }
 - Input state : 
	Port: HoughCircles_Core : src_axis_V_data_V | {2 3 }
	Port: HoughCircles_Core : src_axis_V_keep_V | {2 3 }
	Port: HoughCircles_Core : src_axis_V_strb_V | {2 3 }
	Port: HoughCircles_Core : src_axis_V_user_V | {2 3 }
	Port: HoughCircles_Core : src_axis_V_last_V | {2 3 }
	Port: HoughCircles_Core : src_axis_V_id_V | {2 3 }
	Port: HoughCircles_Core : src_axis_V_dest_V | {2 3 }
	Port: HoughCircles_Core : rows | {1 }
	Port: HoughCircles_Core : cols | {1 }
	Port: HoughCircles_Core : gray_thresh | {1 }
	Port: HoughCircles_Core : acc_thresh | {1 }
	Port: HoughCircles_Core : min_dist | {1 }
	Port: HoughCircles_Core : min_radius | {1 }
	Port: HoughCircles_Core : max_radius | {1 }
	Port: HoughCircles_Core : mask_table1 | {8 9 }
	Port: HoughCircles_Core : one_half_table2 | {8 9 }
  - Chain level:
	State 1
		StgValue_54 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_HoughCircles_fu_334         |   1009  |    38   | 32.1662 |   4839  |   7052  |
|          |            grp_Edge_r_fu_356            |    6    |    14   |  15.648 |   3488  |   5772  |
|          |         grp_Mat2AXIvideo_fu_367         |    0    |    0    |  1.956  |   246   |   192   |
|          |         grp_Mat2Array2D_1_fu_388        |    0    |    0    |    0    |   226   |   162   |
|   call   |        grp_Mat2Array2D166_fu_398        |    0    |    0    |    0    |   226   |   162   |
|          |          grp_Mat2Array2D_fu_406         |    0    |    0    |    0    |   226   |   162   |
|          |         grp_AXIvideo2Mat_fu_414         |    0    |    0    |  0.978  |   252   |   125   |
|          |          grp_Array2D2Mat_fu_437         |    0    |    0    |  1.956  |    58   |    95   |
|          | StgValue_54_Block_Mat_exit414_pr_fu_447 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |       max_radius_read_read_fu_292       |    0    |    0    |    0    |    0    |    0    |
|          |       min_radius_read_read_fu_298       |    0    |    0    |    0    |    0    |    0    |
|          |        min_dist_read_read_fu_304        |    0    |    0    |    0    |    0    |    0    |
|   read   |       acc_thresh_read_read_fu_310       |    0    |    0    |    0    |    0    |    0    |
|          |       gray_thresh_read_read_fu_316      |    0    |    0    |    0    |    0    |    0    |
|          |          cols_read_read_fu_322          |    0    |    0    |    0    |    0    |    0    |
|          |          rows_read_read_fu_328          |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                         |   1015  |    52   | 52.7042 |   9561  |  13722  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|  circles_val  |    1   |    0   |    0   |
|  mask_table1  |    2   |    0   |    0   |
|one_half_table2|    2   |    0   |    0   |
|    p_dx_val   |   128  |    0   |    0   |
|    p_dy_val   |   128  |    0   |    0   |
|   p_edge_val  |   64   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   325  |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    acc_thresh_c_reg_546    |   32   |
|  circles_cols_c35_reg_492  |    8   |
|   circles_cols_c_reg_558   |    8   |
|  circles_rows_c34_reg_498  |    3   |
|   circles_rows_c_reg_564   |    3   |
|    dst_cols_V_c_reg_480    |    8   |
| dst_data_stream_0_V_reg_642|   16   |
|    dst_rows_V_c_reg_486    |    3   |
|     dx_cols_V_c_reg_582    |   32   |
| dx_data_stream_0_V_reg_630 |   16   |
|     dx_rows_V_c_reg_588    |   32   |
|     dy_cols_V_c_reg_570    |   32   |
| dy_data_stream_0_V_reg_636 |   16   |
|     dy_rows_V_c_reg_576    |   32   |
|    edge_cols_V_c_reg_594   |   32   |
|edge_data_stream_0_s_reg_624|    8   |
|    edge_rows_V_c_reg_600   |   32   |
|    gray_thresh_c_reg_552   |   32   |
|    max_radius_c_reg_528    |   32   |
|     min_dist_c_reg_540     |   32   |
|    min_radius_c_reg_534    |   32   |
|    p_edge_cols_c_reg_504   |   32   |
|    p_edge_rows_c_reg_510   |   32   |
|   src_cols_V_c33_reg_516   |   32   |
|    src_cols_V_c_reg_606    |   32   |
| src_data_stream_0_V_reg_618|    8   |
|   src_rows_V_c32_reg_522   |   32   |
|    src_rows_V_c_reg_612    |   32   |
+----------------------------+--------+
|            Total           |   641  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |  1015  |   52   |   52   |  9561  |  13722 |
|   Memory  |   325  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   641  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1340  |   52   |   52   |  10202 |  13722 |
+-----------+--------+--------+--------+--------+--------+
