name: carry-lookahead-adder-random
tasks:
  - name: simulate
    mdc_work: SystemVerilog/sim
    commands:
      - dsim -top work.carry_lookahead_adder_tb -F filelist.txt -run-until $(fanout.time)ns -l logs/carry_lookahead_log_$(fanout.time)ns.log -sv_seed random
    fanout:
      name: time
      type: random
      from: 10
      to: 6500
      count: 5
    outputs:
      artifacts:
        - name: carry_lookahead_log
          path: SystemVerilog/sim/logs
