//
// Generated by LLVM NVPTX Back-End
//

.version 3.2
.target sm_20
.address_size 64

	// .globl	calc_pie_kernel
.shared .align 8 .b8 __clc_wg_shared_buffer[32];
.shared .align 8 .b8 __clc_wg_scan_shared_buffer[8720];
.shared .align 8 .b8 __clc_wg_reduce_shared_buffer[8720];
                                        // @calc_pie_kernel
.visible .entry calc_pie_kernel(
	.param .u64 calc_pie_kernel_param_0,
	.param .u64 calc_pie_kernel_param_1,
	.param .u64 calc_pie_kernel_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<6>;
	.reg .s32 	%r<7>;
	.reg .s64 	%rd<7>;

// BB#0:                                // %entry
	ld.param.u64 	%rd2, [calc_pie_kernel_param_0];
	ld.param.u64 	%rd3, [calc_pie_kernel_param_1];
	mov.u32	%r1, %ctaid.x;
	mov.u32	%r2, %ntid.x;
	mov.u32	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	mul.wide.s32 	%rd4, %r4, 4;
	add.s64 	%rd5, %rd2, %rd4;
	ld.global.f32 	%f1, [%rd5];
	add.s64 	%rd6, %rd3, %rd4;
	ld.global.f32 	%f2, [%rd6];
	mul.rn.f32 	%f3, %f2, %f2;
	fma.rn.f32 	%f4, %f1, %f1, %f3;
	sqrt.rn.f32 	%f5, %f4;
	setp.gtu.f32	%p1, %f5, 0f3F800000;
	@%p1 bra 	LBB0_2;
// BB#1:                                // %if.then
	ld.param.u64 	%rd1, [calc_pie_kernel_param_2];
    atom.global.scar.gl.add.s32 %r5, [%rd1], 1;
LBB0_2:                                 // %if.end
	ret;
}


