<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: DEFAULT.SPI_SLAVE LOGIC</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_DEFAULT.SPI_SLAVE LOGIC'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_DEFAULT.SPI_SLAVE LOGIC')">DEFAULT.SPI_SLAVE LOGIC</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 88.64</td>
<td class="s8 cl rt"><a href="mod0.html#Line" > 88.64</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/dguzel/VIPs/spi_vip/sim/../design/spi_slave.vhd')">/home/dguzel/VIPs/spi_vip/sim/../design/spi_slave.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod0.html#inst_tag_0"  onclick="showContent('inst_tag_0')">spi_tb_top.dut_spi</a></td>
<td class="s8 cl rt"> 88.64</td>
<td class="s8 cl rt"><a href="mod0.html#Line" > 88.64</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_DEFAULT.SPI_SLAVE LOGIC'>
<hr>
<a name="inst_tag_0"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_0" >spi_tb_top.dut_spi</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 88.64</td>
<td class="s8 cl rt"><a href="mod0.html#Line" > 88.64</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 88.64</td>
<td class="s8 cl rt"> 88.64</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 84.21</td>
<td class="s8 cl rt"> 84.21</td>
<td><a href="mod10.html#inst_tag_10" >spi_tb_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td></tr><tr>
<td colspan=3>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_DEFAULT.SPI_SLAVE LOGIC'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod0.html" >DEFAULT.SPI_SLAVE LOGIC</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>44</td><td>39</td><td>88.64</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>52</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">VHDL_PROCESS</td><td>67</td><td>38</td><td>33</td><td>86.84</td></tr>
</table>
<pre class="code"><br clear=all>
51                        BEGIN
52         1/1              IF(ss_n = '1' OR reset_n = '0') THEN                         --this slave is not selected or being reset
53         1/1               bit_cnt(15 downto 2) &lt;= (OTHERS =&gt; '0'); --reset miso/mosi bit count
54         1/1              bit_cnt(0) &lt;= cpha;
55         1/1              bit_cnt(1) &lt;= not cpha;
56                          ELSE                                                         --this slave is selected
57         1/1                IF(rising_edge(clk)) THEN                                  --new bit on miso/mosi
58         1/1                  bit_cnt &lt;= bit_cnt(d_width+8-1 DOWNTO 0) &amp; '0';          --shift active bit indicator
59                            END IF;
60                          END IF;
61                        END PROCESS;
62                      
63                        PROCESS(ss_n, clk, st_load_en, tx_load_en, rx_req)
64                        BEGIN
65                      
66                          --write address register ('0' for receive, '1' for status)
67         1/1              IF(bit_cnt(1) = '1' AND falling_edge(clk)) THEN
68         1/1                wr_add &lt;= mosi;
69                          END IF;
70                      
71                          --read address register ('0' for transmit, '1' for status)
72         1/1              IF(bit_cnt(2) = '1' AND falling_edge(clk)) THEN
73         1/1                rd_add &lt;= mosi;
74                          END IF;
75                      
76                          --trdy register
77         1/1              IF((ss_n = '1' AND st_load_en = '1' AND st_load_trdy = '0') OR reset_n = '0') THEN
78         1/1                trdy &lt;= '0';   --cleared by user logic or reset
79                          ELSIF(ss_n = '1' AND ((st_load_en = '1' AND st_load_trdy = '1') OR tx_load_en = '1')) THEN
80         1/1                trdy &lt;= '1';   --set when tx buffer written or set by user logic
81                          ELSIF(falling_edge(clk)) THEN
82         1/1                IF(wr_add = '1' AND bit_cnt(9) = '1') THEN
83         <font color = "red">0/1     ==>          trdy &lt;= mosi;  --new value written over spi bus</font>
84                            ELSIF(rd_add = '0' AND bit_cnt(d_width+8) = '1') THEN
85         1/1                  trdy &lt;= '0';   --clear when transmit buffer read
86                            END IF;
87                          END IF;
88                      
89                          --rrdy register
90         1/1              IF((ss_n = '1' AND ((st_load_en = '1' AND st_load_rrdy = '0') OR rx_req = '1')) OR reset_n = '0') THEN
91         1/1                rrdy &lt;= '0';   --cleared by user logic or rx_data has been requested or reset
92                          ELSIF(ss_n = '1' AND st_load_en = '1' AND st_load_rrdy = '1') THEN
93         <font color = "red">0/1     ==>        rrdy &lt;= '1';   --set when set by user logic</font>
94                          ELSIF(falling_edge(clk)) THEN
95         1/1                IF(wr_add = '1' AND bit_cnt(10) = '1') THEN
96         <font color = "red">0/1     ==>          rrdy &lt;= mosi;  --new value written over spi bus</font>
97                            ELSIF(wr_add = '0' AND bit_cnt(d_width+8) = '1') THEN
98         1/1                  rrdy &lt;= '1';   --set when new data received
99                            END IF;
100                         END IF;
101                     
102                         --roe register
103        1/1              IF((ss_n = '1' AND st_load_en = '1' AND st_load_roe = '0') OR reset_n = '0') THEN
104        1/1                roe &lt;= '0';   --cleared by user logic or reset
105                         ELSIF(ss_n = '1' AND st_load_en = '1' AND st_load_roe = '1') THEN
106        <font color = "red">0/1     ==>        roe &lt;= '1';   --set by user logic</font>
107                         ELSIF(falling_edge(clk)) THEN
108        1/1                IF(rrdy = '1' AND wr_add = '0' AND bit_cnt(d_width+8) = '1') THEN
109        1/1                  roe &lt;= '1';   --set by actual overrun
110                           ELSIF(wr_add = '1' AND bit_cnt(11) = '1') THEN
111        <font color = "red">0/1     ==>          roe &lt;= mosi;  --new value written by spi bus</font>
112                           END IF;
113                         END IF;
114                     
115                         --receive registers
116                         --write to the receive register from master
117        1/1              IF(reset_n = '0') THEN
118        1/1                rx_buf &lt;= (OTHERS =&gt; '0');
119                         ELSE
120        1/1                FOR i IN 0 TO d_width-1 LOOP
121        1/1                  IF(wr_add = '0' AND bit_cnt(i+9) = '1' AND falling_edge(clk)) THEN
122        1/1                    rx_buf(d_width-1-i) &lt;= mosi;
123                             END IF;
124                           END LOOP;
125                         END IF;
126                         --fulfill user logic request for receive data
127        1/1              IF(reset_n = '0') THEN
128        1/1                rx_data &lt;= (OTHERS =&gt; '0');
129                         ELSIF(ss_n = '1' AND rx_req = '1') THEN
130        1/1                rx_data &lt;= rx_buf;
131                         END IF;
132                     
133                         --transmit registers
134        1/1              IF(reset_n = '0') THEN
135        1/1                tx_buf &lt;= (OTHERS =&gt; '0');
136                         ELSIF(ss_n = '1' AND tx_load_en = '1') THEN  --load transmit register from user logic
137        1/1                tx_buf &lt;= tx_load_data;
138                         ELSIF(rd_add = '0' AND bit_cnt(7 DOWNTO 0) = &quot;00000000&quot; AND bit_cnt(d_width+8) = '0' AND rising_edge(clk)) THEN
139        1/1                tx_buf(d_width-1 DOWNTO 0) &lt;= tx_buf(d_width-2 DOWNTO 0) &amp; tx_buf(d_width-1);  --shift through tx data
140                         END IF;
141                     
142                         --miso output register
143        1/1              IF(ss_n = '1' OR reset_n = '0') THEN           --no transaction occuring or reset
144        1/1                miso &lt;= 'Z';
145                         ELSIF(rising_edge(clk)) THEN
146        1/1                IF(rd_add = '1') THEN  --write status register to master
147                     		--VCS coverage off
148        <font color = "grey">unreachable  </font>        CASE bit_cnt(10 DOWNTO 8) IS
149        <font color = "grey">unreachable  </font>          WHEN &quot;001&quot; =&gt; miso &lt;= trdy;
150        <font color = "grey">unreachable  </font>          WHEN &quot;010&quot; =&gt; miso &lt;= rrdy;
151        <font color = "grey">unreachable  </font>          WHEN &quot;100&quot; =&gt; miso &lt;= roe;
152        <font color = "grey">unreachable  </font>          WHEN OTHERS =&gt; NULL;
153                             END CASE;
154                     		--VCS coverage on
155                           ELSIF(rd_add = '0' AND bit_cnt(7 DOWNTO 0) = &quot;00000000&quot; AND bit_cnt(d_width+8) = '0') THEN
156        1/1                  miso &lt;= tx_buf(d_width-1);                  --send transmit register data to master
</pre>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_0">
    <li>
      <a href="#Line">Line</a>    </li>
  </ul>
  <ul name="tag_DEFAULT.SPI_SLAVE LOGIC">
    <li>
      <a href="#Line">Line</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
