// Seed: 2252567435
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign (strong1, strong0) id_1[1'h0] = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd27
) (
    input tri0 id_0,
    output uwire id_1,
    input wand _id_2,
    output tri1 id_3,
    input supply0 id_4,
    output tri0 id_5
);
  wire id_7;
  ;
  logic [7:0][1 : id_2  ==  id_2] id_8 = id_7;
  assign id_7 = id_8[(-1)] ? -1 : 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_7
  );
  assign id_8 = id_4;
endmodule
