#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 18 16:10:15 2023
# Process ID: 17516
# Current directory: C:/Users/jiangyi/Desktop/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9052 C:\Users\jiangyi\Desktop\lab5\lab5.xpr
# Log file: C:/Users/jiangyi/Desktop/lab5/vivado.log
# Journal file: C:/Users/jiangyi/Desktop/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jiangyi/Desktop/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.895 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu May 18 16:10:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu May 18 16:14:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/runme.log
set_property -dict [list CONFIG.depth {1024}] [get_ips ROM]
generate_target all [get_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM'...
export_ip_user_files -of_objects [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/ip/ROM/ROM.xci] -directory C:/Users/jiangyi/Desktop/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jiangyi/Desktop/lab5/lab5.ip_user_files -ipstatic_source_dir C:/Users/jiangyi/Desktop/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jiangyi/Desktop/lab5/lab5.cache/compile_simlib/modelsim} {questa=C:/Users/jiangyi/Desktop/lab5/lab5.cache/compile_simlib/questa} {riviera=C:/Users/jiangyi/Desktop/lab5/lab5.cache/compile_simlib/riviera} {activehdl=C:/Users/jiangyi/Desktop/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu May 18 16:21:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/synth_1/runme.log
[Thu May 18 16:21:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/runme.log
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Pipeline_IF.v] -no_script -reset -force -quiet
remove_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Pipeline_IF.v
export_ip_user_files -of_objects  [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/IF_reg_ID.v] -no_script -reset -force -quiet
remove_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/IF_reg_ID.v
export_ip_user_files -of_objects  [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Pipeline_ID.v] -no_script -reset -force -quiet
remove_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Pipeline_ID.v
export_ip_user_files -of_objects  [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/ID_reg_Ex.v] -no_script -reset -force -quiet
remove_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/ID_reg_Ex.v
export_ip_user_files -of_objects  [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Pipeline_Ex.v] -no_script -reset -force -quiet
remove_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Pipeline_Ex.v
export_ip_user_files -of_objects  [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Ex_reg_Mem.v] -no_script -reset -force -quiet
remove_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Ex_reg_Mem.v
export_ip_user_files -of_objects  [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Pipeline_Mem.v] -no_script -reset -force -quiet
remove_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Pipeline_Mem.v
export_ip_user_files -of_objects  [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Mem_reg_WB.v] -no_script -reset -force -quiet
remove_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Mem_reg_WB.v
export_ip_user_files -of_objects  [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Pipeline_WB.v] -no_script -reset -force -quiet
remove_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/new/Pipeline_WB.v
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Pipeline_Mem.edf C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/IF_reg_ID.edf C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Pipeline_WB.edf C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Ex_reg_Mem.edf C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/ID_reg_Ex.edf C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Pipeline_IF.edf C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Mem_reg_WB.edf C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Pipeline_ID.edf C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Pipeline_Ex.edf}
add_files -norecurse {C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Pipeline_WB.v C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Mem_reg_WB.v C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/IF_reg_ID.v C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Pipeline_IF.v C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Pipeline_Ex.v C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Pipeline_ID.v C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Ex_reg_Mem.v C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/Pipeline_Mem.v C:/Users/jiangyi/Desktop/lab5/OExp05-Pipeline_CPU/ID_reg_Ex.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu May 18 16:34:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu May 18 16:35:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 18 16:37:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1194.895 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
ERROR: [Labtools 27-1951] This software does not support this IBERT version 2.00.  Please use IBERT version 3.00 or later.
INFO: [Labtools 27-2302] Device xc7k160t (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
ERROR: [Common 17-39] 'refresh_hw_device' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2448.781 ; gain = 15.480
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 18 16:55:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/synth_1/runme.log
[Thu May 18 16:55:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.035 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2463.578 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list CONFIG.depth {2048}] [get_ips ROM]
generate_target all [get_files  C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM'...
export_ip_user_files -of_objects [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jiangyi/Desktop/lab5/lab5.srcs/sources_1/ip/ROM/ROM.xci] -directory C:/Users/jiangyi/Desktop/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jiangyi/Desktop/lab5/lab5.ip_user_files -ipstatic_source_dir C:/Users/jiangyi/Desktop/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jiangyi/Desktop/lab5/lab5.cache/compile_simlib/modelsim} {questa=C:/Users/jiangyi/Desktop/lab5/lab5.cache/compile_simlib/questa} {riviera=C:/Users/jiangyi/Desktop/lab5/lab5.cache/compile_simlib/riviera} {activehdl=C:/Users/jiangyi/Desktop/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 18 17:01:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/synth_1/runme.log
[Thu May 18 17:01:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2465.453 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.254 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 18 17:07:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/synth_1/runme.log
[Thu May 18 17:07:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2467.578 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.578 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2468.328 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
ERROR: [Labtools 27-1951] This software does not support this IBERT version 2.00.  Please use IBERT version 3.00 or later.
INFO: [Labtools 27-2302] Device xc7k160t (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
ERROR: [Common 17-39] 'refresh_hw_device' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/jiangyi/Desktop/lab5/lab5.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2468.328 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 18 18:03:27 2023...
