

================================================================
== Vivado HLS Report for 'load_weight'
================================================================
* Date:           Tue Mar 19 14:53:42 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        test_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2362|     2362| 23.620 us | 23.620 us |  2362|  2362|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.wt_buff.V.gep.weight.V  |     2353|     2353|         3|          1|          1|  2352|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     23|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     24|    -|
|Register         |        -|      -|      99|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      99|     47|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |conv_mac_muladd_7cud_U14  |conv_mac_muladd_7cud  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln49_fu_136_p2                 |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   1|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |icmp_ln49_fu_130_p2                |   icmp   |      0|  0|   5|          12|          12|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  23|          29|          18|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |   6|         11|    1|         11|
    |ap_enable_reg_pp0_iter1            |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   3|          2|    1|          2|
    |ap_phi_mux_phi_ln49_phi_fu_105_p4  |   3|          2|   12|         24|
    |phi_ln49_reg_101                   |   3|          2|   12|         24|
    |weight_V_blk_n_AR                  |   3|          2|    1|          2|
    |weight_V_blk_n_R                   |   3|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  24|         23|   29|         67|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln49_reg_166                 |  12|   0|   12|          0|
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |icmp_ln49_reg_162                |   1|   0|    1|          0|
    |icmp_ln49_reg_162_pp0_iter1_reg  |   1|   0|    1|          0|
    |phi_ln49_reg_101                 |  12|   0|   12|          0|
    |phi_ln49_reg_101_pp0_iter1_reg   |  12|   0|   12|          0|
    |weight_V_addr_read_reg_171       |  16|   0|   16|          0|
    |weight_V_addr_reg_156            |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  99|   0|   99|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   load_weight   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   load_weight   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   load_weight   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   load_weight   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   load_weight   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   load_weight   | return value |
|m_axi_weight_V_AWVALID   | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWREADY   |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWADDR    | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWID      | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWLEN     | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWSIZE    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWBURST   | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWLOCK    | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWCACHE   | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWPROT    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWQOS     | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWREGION  | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWUSER    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WVALID    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WREADY    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WDATA     | out |   16|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WSTRB     | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WLAST     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WID       | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WUSER     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARVALID   | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARREADY   |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARADDR    | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARID      | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARLEN     | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARSIZE    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARBURST   | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARLOCK    | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARCACHE   | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARPROT    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARQOS     | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARREGION  | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARUSER    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RVALID    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RREADY    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RDATA     |  in |   16|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RLAST     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RID       |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RUSER     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RRESP     |  in |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BVALID    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BREADY    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BRESP     |  in |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BID       |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BUSER     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|weight_V_offset          |  in |   31|   ap_none  | weight_V_offset |    scalar    |
|wt_buff_V_address0       | out |   12|  ap_memory |    wt_buff_V    |     array    |
|wt_buff_V_ce0            | out |    1|  ap_memory |    wt_buff_V    |     array    |
|wt_buff_V_we0            | out |    1|  ap_memory |    wt_buff_V    |     array    |
|wt_buff_V_d0             | out |   16|  ap_memory |    wt_buff_V    |     array    |
|m                        |  in |    7|   ap_none  |        m        |    scalar    |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.55>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %m)"   --->   Operation 13 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weight_V_offset)"   --->   Operation 14 'read' 'weight_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_cast = zext i7 %m_read to i16"   --->   Operation 15 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_V_offset_cast = zext i31 %weight_V_offset_read to i32"   --->   Operation 16 'zext' 'weight_V_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.82ns) (grouped into DSP with root node add_ln49_1)   --->   "%mul_ln49 = mul i16 %m_cast, 147" [test_conv/src/test.cpp:49]   --->   Operation 17 'mul' 'mul_ln49' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into DSP with root node add_ln49_1)   --->   "%zext_ln49 = zext i16 %mul_ln49 to i32" [test_conv/src/test.cpp:49]   --->   Operation 18 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln49_1 = add i32 %weight_V_offset_cast, %zext_ln49" [test_conv/src/test.cpp:49]   --->   Operation 19 'add' 'add_ln49_1' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i32 %add_ln49_1 to i64" [test_conv/src/test.cpp:49]   --->   Operation 20 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weight_V_addr = getelementptr i16* %weight_V, i64 %zext_ln49_1" [test_conv/src/test.cpp:49]   --->   Operation 21 'getelementptr' 'weight_V_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 22 [7/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 22 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 23 [6/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 23 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 24 [5/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 24 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 25 [4/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 25 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 26 [3/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 26 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 27 [2/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 27 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 9408, [2 x i8]* @p_str8, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 29 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 30 [1/1] (0.46ns)   --->   "br label %burst.rd.header" [test_conv/src/test.cpp:49]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.46>

State 9 <SV = 8> <Delay = 1.82>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln49 = phi i12 [ 0, %0 ], [ %add_ln49, %burstread.region ]" [test_conv/src/test.cpp:49]   --->   Operation 31 'phi' 'phi_ln49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (1.82ns)   --->   "%icmp_ln49 = icmp eq i12 %phi_ln49, -1744" [test_conv/src/test.cpp:49]   --->   Operation 32 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2352, i64 2352, i64 2352)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (1.54ns)   --->   "%add_ln49 = add i12 %phi_ln49, 1" [test_conv/src/test.cpp:49]   --->   Operation 34 'add' 'add_ln49' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %burst.rd.end, label %burstread.region" [test_conv/src/test.cpp:49]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 36 [1/1] (8.75ns)   --->   "%weight_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %weight_V_addr)" [test_conv/src/test.cpp:49]   --->   Operation 36 'read' 'weight_V_addr_read' <Predicate = (!icmp_ln49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [test_conv/src/test.cpp:49]   --->   Operation 37 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str40)" [test_conv/src/test.cpp:49]   --->   Operation 38 'specpipeline' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_wt_buff_OC)" [test_conv/src/test.cpp:49]   --->   Operation 39 'specloopname' 'empty_12' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i12 %phi_ln49 to i64" [test_conv/src/test.cpp:49]   --->   Operation 40 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%wt_buff_V_addr = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln49_2" [test_conv/src/test.cpp:49]   --->   Operation 41 'getelementptr' 'wt_buff_V_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (2.77ns)   --->   "store i16 %weight_V_addr_read, i16* %wt_buff_V_addr, align 2" [test_conv/src/test.cpp:49]   --->   Operation 42 'store' <Predicate = (!icmp_ln49)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)" [test_conv/src/test.cpp:49]   --->   Operation 43 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [test_conv/src/test.cpp:49]   --->   Operation 44 'br' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [test_conv/src/test.cpp:50]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weight_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wt_buff_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_read               (read             ) [ 0000000000000]
weight_V_offset_read (read             ) [ 0000000000000]
m_cast               (zext             ) [ 0000000000000]
weight_V_offset_cast (zext             ) [ 0000000000000]
mul_ln49             (mul              ) [ 0000000000000]
zext_ln49            (zext             ) [ 0000000000000]
add_ln49_1           (add              ) [ 0000000000000]
zext_ln49_1          (zext             ) [ 0000000000000]
weight_V_addr        (getelementptr    ) [ 0011111111110]
specinterface_ln0    (specinterface    ) [ 0000000000000]
weight_V_addr_rd_req (readreq          ) [ 0000000000000]
br_ln49              (br               ) [ 0000000011110]
phi_ln49             (phi              ) [ 0000000001110]
icmp_ln49            (icmp             ) [ 0000000001110]
empty                (speclooptripcount) [ 0000000000000]
add_ln49             (add              ) [ 0000000011110]
br_ln49              (br               ) [ 0000000000000]
weight_V_addr_read   (read             ) [ 0000000001010]
burstread_rbegin     (specregionbegin  ) [ 0000000000000]
specpipeline_ln49    (specpipeline     ) [ 0000000000000]
empty_12             (specloopname     ) [ 0000000000000]
zext_ln49_2          (zext             ) [ 0000000000000]
wt_buff_V_addr       (getelementptr    ) [ 0000000000000]
store_ln49           (store            ) [ 0000000000000]
burstread_rend       (specregionend    ) [ 0000000000000]
br_ln49              (br               ) [ 0000000011110]
ret_ln50             (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wt_buff_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_buff_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_wt_buff_OC"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="m_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="0"/>
<pin id="66" dir="0" index="1" bw="7" slack="0"/>
<pin id="67" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="weight_V_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="31" slack="0"/>
<pin id="72" dir="0" index="1" bw="31" slack="0"/>
<pin id="73" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_readreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="1"/>
<pin id="79" dir="0" index="2" bw="13" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="weight_V_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="weight_V_addr_read_read_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="9"/>
<pin id="86" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_addr_read/10 "/>
</bind>
</comp>

<comp id="88" class="1004" name="wt_buff_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_buff_V_addr/11 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln49_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="1"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/11 "/>
</bind>
</comp>

<comp id="101" class="1005" name="phi_ln49_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="1"/>
<pin id="103" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln49 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="phi_ln49_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="12" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln49/9 "/>
</bind>
</comp>

<comp id="113" class="1004" name="m_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="weight_V_offset_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="weight_V_offset_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln49_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="weight_V_addr_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln49_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln49_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln49_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="2"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/11 "/>
</bind>
</comp>

<comp id="147" class="1007" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="0" index="2" bw="31" slack="0"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln49/1 zext_ln49/1 add_ln49_1/1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="weight_V_addr_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="1"/>
<pin id="158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="icmp_ln49_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="166" class="1005" name="add_ln49_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="171" class="1005" name="weight_V_addr_read_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="1"/>
<pin id="173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="60" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="116"><net_src comp="64" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="70" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="105" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="105" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="101" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="152"><net_src comp="113" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="117" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="155"><net_src comp="147" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="159"><net_src comp="124" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="165"><net_src comp="130" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="136" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="174"><net_src comp="83" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="95" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V | {}
	Port: wt_buff_V | {11 }
 - Input state : 
	Port: load_weight : weight_V | {2 3 4 5 6 7 8 10 }
	Port: load_weight : weight_V_offset | {1 }
	Port: load_weight : m | {1 }
  - Chain level:
	State 1
		mul_ln49 : 1
		zext_ln49 : 2
		add_ln49_1 : 3
		zext_ln49_1 : 4
		weight_V_addr : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln49 : 1
		add_ln49 : 1
		br_ln49 : 2
	State 10
	State 11
		wt_buff_V_addr : 1
		store_ln49 : 2
		burstread_rend : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln49_fu_136         |    0    |    0    |    12   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln49_fu_130        |    0    |    0    |    5    |
|----------|---------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_147           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        m_read_read_fu_64        |    0    |    0    |    0    |
|   read   | weight_V_offset_read_read_fu_70 |    0    |    0    |    0    |
|          |  weight_V_addr_read_read_fu_83  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_76        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          m_cast_fu_113          |    0    |    0    |    0    |
|   zext   |   weight_V_offset_cast_fu_117   |    0    |    0    |    0    |
|          |        zext_ln49_1_fu_121       |    0    |    0    |    0    |
|          |        zext_ln49_2_fu_142       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln49_reg_166     |   12   |
|     icmp_ln49_reg_162    |    1   |
|     phi_ln49_reg_101     |   12   |
|weight_V_addr_read_reg_171|   16   |
|   weight_V_addr_reg_156  |   16   |
+--------------------------+--------+
|           Total          |   57   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| phi_ln49_reg_101 |  p0  |   2  |  12  |   24   ||    3    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  0.466  ||    3    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   17   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    3   |
|  Register |    -   |    -   |   57   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   57   |   20   |
+-----------+--------+--------+--------+--------+
