# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cordic_Azimuth.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" \
"../../../../cordic_Azimuth.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../cordic_Azimuth.srcs/sources_1/ip/cordic_sqrt/sim/cordic_sqrt.vhd" \
"../../../../cordic_Azimuth.srcs/sources_1/ip/cordic_1/sim/cordic_1.vhd" \
"../../../../cordic_Azimuth.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../cordic_Azimuth.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../cordic_Azimuth.srcs/sources_1/new/Azimuth.vhd" \

# Do not sort compile order
nosort
