Vivado Simulator 2020.2
Time resolution is 1 ps
Time	 a b | greater lesser equal
0ns	 00 00 |    0       0      1
10ns	 00 01 |    0       1      0
20ns	 01 00 |    1       0      0
30ns	 01 01 |    0       0      1
40ns	 10 01 |    1       0      0
50ns	 01 10 |    0       1      0
60ns	 11 01 |    1       0      0
70ns	 01 11 |    0       1      0
80ns	 11 11 |    0       0      1
$finish called at time : 90 ns : File "C:/Users/nages/verilog_projects/Combinational Circuits/Comparator/Comparator.srcs/sources_1/new/tb_behavioural_code.v" Line 35
90ns	 10 10 |    1       0      1
110ns	 10 10 |    0       0      1
114ns	 10 01 |    0       0      0
115ns	 00 01 |    0       1      0
130ns	 00 00 |    0       0      1
140ns	 10 00 |    1       0      0
146ns	 11 00 |    1       0      0
150ns	 11 10 |    1       0      0
154ns	 11 11 |    1       0      1
160ns	 11 11 |    0       0      1
165ns	 01 11 |    0       1      0
170ns	 00 10 |    0       1      0
174ns	 00 00 |    0       0      1
190ns	 10 00 |    1       0      0
194ns	 10 01 |    1       0      0
210ns	 10 10 |    0       0      1
215ns	 00 10 |    0       1      0
226ns	 01 10 |    0       1      0
234ns	 01 01 |    0       0      1
240ns	 11 01 |    1       0      0
250ns	 10 00 |    1       0      0
260ns	 10 00 |    0       0      0
265ns	 00 00 |    0       0      1
270ns	 00 10 |    0       1      0
274ns	 00 11 |    0       1      0
290ns	 10 10 |    1       0      1
294ns	 10 00 |    1       0      0
306ns	 11 00 |    1       0      0
310ns	 11 00 |    0       0      0
314ns	 11 01 |    0       0      0
315ns	 01 01 |    0       0      1
330ns	 00 10 |    0       1      0
340ns	 10 10 |    1       0      1
354ns	 10 01 |    1       0      0
360ns	 10 01 |    0       0      0
365ns	 00 01 |    0       1      0
370ns	 00 00 |    0       0      1
386ns	 01 00 |    0       0      0
390ns	 11 10 |    1       0      0
394ns	 11 11 |    1       0      1
410ns	 10 10 |    0       0      1
414ns	 10 00 |    0       0      0
415ns	 00 00 |    0       0      1
434ns	 00 01 |    0       1      0
440ns	 10 01 |    1       0      0
450ns	 10 10 |    1       0      1
460ns	 10 10 |    0       0      1
465ns	 00 10 |    0       1      0
466ns	 01 10 |    0       1      0
474ns	 01 01 |    0       0      1
490ns	 10 00 |    1       0      0
510ns	 10 10 |    0       0      1
514ns	 10 11 |    0       1      0
515ns	 00 11 |    0       1      0
530ns	 00 10 |    0       1      0
534ns	 00 00 |    0       0      1
540ns	 10 00 |    1       0      0
546ns	 11 00 |    1       0      0
554ns	 11 01 |    1       0      0
560ns	 11 01 |    0       0      0
565ns	 01 01 |    0       0      1
570ns	 00 10 |    0       1      0
590ns	 10 10 |    1       0      1
594ns	 10 01 |    1       0      0
610ns	 10 00 |    0       0      0
615ns	 00 00 |    0       0      1
626ns	 01 00 |    0       0      0
630ns	 01 10 |    0       1      0
634ns	 01 11 |    0       1      0
640ns	 11 11 |    1       0      1
650ns	 10 10 |    1       0      1
654ns	 10 00 |    1       0      0
660ns	 10 00 |    0       0      0
665ns	 00 00 |    0       0      1
674ns	 00 01 |    0       1      0
690ns	 10 10 |    1       0      1
Stopped at time : 706 ns : File "C:/Users/nages/verilog_projects/Combinational Circuits/Comparator/Comparator.srcs/sources_1/new/behavioural_code.v" Line 28
