#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Mar 15 23:04:17 2022
# Process ID: 13852
# Current directory: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/retiming_op
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/retiming_op/TOP.vds
# Journal file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/retiming_op\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/juan_/Documents/FPGA/IPs/eucDistHW_pip_int'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.cache/ip 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/TOP.sv:11]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_Logic' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_RX_Logic.sv:10]
	Parameter BR_SIZE bound to: 1024 - type: integer 
	Parameter BR_WIDTH bound to: 10 - type: integer 
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (1#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/data_sync.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (2#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v:78]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'fsm_rx' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv:10]
	Parameter BR_SIZE bound to: 1024 - type: integer 
	Parameter BR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'fsm_rx' (4#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv:10]
INFO: [Synth 8-6157] synthesizing module 'fsm_rx_data_in' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'fsm_rx_data_in' (5#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_Logic' (6#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_RX_Logic.sv:10]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/BRAM.sv:23]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
	Parameter NBITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (7#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/BRAM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/CommandDecoder.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder' (8#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/CommandDecoder.sv:10]
INFO: [Synth 8-6157] synthesizing module 'UART_TX_Logic' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_TX_Logic.sv:10]
	Parameter BR_SIZE bound to: 1024 - type: integer 
	Parameter BR_WIDTH bound to: 10 - type: integer 
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fsm_send32' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'fsm_send32' (9#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv:10]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (9#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX_Logic' (11#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_TX_Logic.sv:10]
INFO: [Synth 8-6157] synthesizing module 'eucHW_0' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/synth/eucHW_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'eucHW' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW.v:12]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sqrt_fixed_32_32_s' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sqrt_fixed_32_32_s' (12#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder' (13#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0' (14#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1' (15#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'eucHW_mul_9s_9s_18_1_1' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_mul_9s_9s_18_1_1' (16#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0' (17#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1' (18#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'eucHW' (19#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW.v:12]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_0' (20#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/synth/eucHW_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DISP_MOD' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/DISP_MOD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'unsigned_to_bcd' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/unsigned_to_bcd.v:22]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_to_bcd' (21#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/unsigned_to_bcd.v:22]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:22]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/clk_divider.sv:23]
	Parameter frec bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (22#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:55]
INFO: [Synth 8-226] default block is never used [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'display' (23#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'DISP_MOD' (24#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/DISP_MOD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (25#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/TOP.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1353.633 ; gain = 230.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1353.633 ; gain = 230.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1353.633 ; gain = 230.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/retiming_op/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/retiming_op/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1798.719 ; gain = 0.191
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.675 . Memory (MB): peak = 1799.719 ; gain = 1.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1800.832 ; gain = 677.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1800.832 ; gain = 677.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for your_instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1800.832 ; gain = 677.957
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'fsm_rx'
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'fsm_rx_data_in'
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'fsm_send32'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                 ESCRIBE |                               01 |                             0001
                  AVANZA |                               10 |                             0010
                  ESPERA |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'fsm_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                           000000
              FIRST_BYTE |                              001 |                           000001
              WRITE_BRAM |                              010 |                           000100
               END_WRITE |                              011 |                           000101
               COMM_DATA |                              100 |                           000010
          SEND_COMM_DATA |                              101 |                           000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'fsm_rx_data_in'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
              BYTE_READY |                               01 |                             0001
                    SEND |                               10 |                             0010
                  ESPERA |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'fsm_send32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                               00
                TX_START |                               01 |                               01
                 TX_SEND |                               10 |                               10
                 TX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                              001 |                              001
                 S_SHIFT |                              010 |                              010
                  S_ADD3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1800.832 ; gain = 677.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input 4097 Bit       Adders := 4     
	   2 Input   19 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	             8192 Bit    Registers := 3     
	             4096 Bit    Registers := 6     
	               35 Bit    Registers := 8     
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 9     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2054  
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input   35 Bit        Muxes := 16    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	  13 Input   12 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 28    
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 20    
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln18_4_reg_440_pp0_iter2_reg_reg[108] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg[9:0]' into 'mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg[9:0]' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_18/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:30]
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register sub_ln18_3_reg_469_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln18_3_reg_469_pp0_iter4_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln18_3_reg_469_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln18_3_reg_469_pp0_iter4_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U4/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U5/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port ap_rst in module eucHW_sqrt_fixed_32_32_s is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[30]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/sub_ln212_1_reg_1500_reg[4]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/sub_ln212_1_reg_1500_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[31]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[0]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[1]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[0]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[2]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[3]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[1]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[4]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[5]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[2]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[6]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[7]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[3]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[8]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[9]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[4]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[10]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[11]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[5]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[12]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[13]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[6]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[14]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[15]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[7]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[16]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[17]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[8]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[18]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[19]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[9]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[20]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[21]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[10]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[22]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[23]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[11]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[24]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[25]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[12]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[26]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/sub_ln212_1_reg_1500_reg[0]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/icmp_ln443_1_reg_1494_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[13]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[27]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/sub_ln212_1_reg_1500_reg[1]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/sub_ln212_1_reg_1500_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[14]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[28]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/sub_ln212_1_reg_1500_reg[2]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/sub_ln212_1_reg_1500_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_33_reg_1488_reg[15]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_32_reg_1482_reg[29]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[31]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[32]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[33]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[33]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[0]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[1]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[0]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[2]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[3]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[1]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[4]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[5]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[2]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[6]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[7]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[3]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[8]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[9]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[4]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[10]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[11]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[5]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[12]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[13]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[6]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[14]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[15]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[7]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[16]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[17]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[8]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[18]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[19]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[9]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[20]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[21]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[10]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[22]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[11]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[23]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[14]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_35_reg_1511_reg[15]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_36_reg_1528_reg[31]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_37_reg_1534_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_36_reg_1528_reg[32]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_36_reg_1528_reg[33]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_36_reg_1528_reg[34]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter2_reg_reg[0]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_36_reg_1528_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/x_read_reg_1477_pp0_iter2_reg_reg[1]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_36_reg_1528_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_sqrt_fixed_32_32_s_fu_99/res_I_V_37_reg_1534_reg[0]' (FD) to 'grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_37_reg_1551_reg[34]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:22 . Memory (MB): peak = 1800.832 ; gain = 677.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eucHW__GCB5 | (A2*B2)'        | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW__GCB5 | (PCIN+A''*B'')' | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:22 ; elapsed = 00:03:40 . Memory (MB): peak = 1800.832 ; gain = 677.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (5146.0/oG.CP 1788.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:43 ; elapsed = 00:06:06 . Memory (MB): peak = 2000.141 ; gain = 877.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `BRAM`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `BRAM' done


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder' done


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder__1' done


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0' done


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder__2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder__2' done


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder__3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder__3' done


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0__1' done


INFO: [Synth 8-5816] Retiming module `eucHW__GCB0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW__GCB0' done


INFO: [Synth 8-5816] Retiming module `eucHW__GCB4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW__GCB4' done


INFO: [Synth 8-5816] Retiming module `eucHW_0_GT0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW_0_GT0' done


INFO: [Synth 8-5816] Retiming module `eucHW_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW_0' done


INFO: [Synth 8-5816] Retiming module `TOP__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `TOP__GC0' done


INFO: [Synth 8-5816] Retiming module `TOP`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `TOP' done


INFO: [Synth 8-5816] Retiming module `eucHW__GCB1_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW__GCB1_tempName' done


INFO: [Synth 8-5816] Retiming module `eucHW_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW_0' done


INFO: [Synth 8-5816] Retiming module `TOP`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `TOP' done


INFO: [Synth 8-5816] Retiming module `eucHW__GCB2_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW__GCB2_tempName' done


INFO: [Synth 8-5816] Retiming module `eucHW_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `eucHW_0' done


INFO: [Synth 8-5816] Retiming module `TOP`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `TOP' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:13 ; elapsed = 00:09:46 . Memory (MB): peak = 2279.273 ; gain = 1156.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:35 ; elapsed = 00:10:09 . Memory (MB): peak = 2279.273 ; gain = 1156.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:36 ; elapsed = 00:10:10 . Memory (MB): peak = 2279.273 ; gain = 1156.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:50 ; elapsed = 00:10:25 . Memory (MB): peak = 2279.273 ; gain = 1156.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:51 ; elapsed = 00:10:26 . Memory (MB): peak = 2279.273 ; gain = 1156.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:54 ; elapsed = 00:10:29 . Memory (MB): peak = 2279.273 ; gain = 1156.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:55 ; elapsed = 00:10:30 . Memory (MB): peak = 2279.273 ; gain = 1156.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_44_reg_1647_reg[30] | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_44_reg_1647_reg[28] | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_44_reg_1647_reg[26] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_44_reg_1647_reg[24] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_44_reg_1647_reg[22] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_34_reg_1505_reg[18] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_36_reg_1528_reg[14] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_37_reg_1551_reg[10] | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_39_reg_1574_reg[6]  | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_41_reg_1597_reg[4]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW_0     | inst/grp_sqrt_fixed_32_32_s_fu_99/x_l_I_V_42_reg_1620_reg[0]  | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  8254|
|3     |DSP48E1 |     2|
|5     |LUT1    |  1562|
|6     |LUT2    | 12434|
|7     |LUT3    |  3336|
|8     |LUT4    |  2714|
|9     |LUT5    |  9002|
|10    |LUT6    |  4280|
|11    |MUXF7   |  2720|
|12    |MUXF8   |  1320|
|13    |SRL16E  |    32|
|14    |FDCE    |     3|
|15    |FDRE    | 30967|
|16    |FDSE    |     6|
|17    |IBUF    |     3|
|18    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:55 ; elapsed = 00:10:30 . Memory (MB): peak = 2279.273 ; gain = 1156.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:59 ; elapsed = 00:10:03 . Memory (MB): peak = 2279.273 ; gain = 709.199
Synthesis Optimization Complete : Time (s): cpu = 00:09:56 ; elapsed = 00:10:34 . Memory (MB): peak = 2279.273 ; gain = 1156.398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2279.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2279.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 587304b5
INFO: [Common 17-83] Releasing license: Synthesis
334 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:22 ; elapsed = 00:11:09 . Memory (MB): peak = 2279.273 ; gain = 1156.398
INFO: [Common 17-1381] The checkpoint 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/retiming_op/TOP.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 23:15:55 2022...
