-- generated by newgenasym Tue Dec 19 16:23:39 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \etc1-1-13v5\ is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC);
end \etc1-1-13v5\;
