# Integration-of-PSS-in-UVM-testbench
To understand more about PSS language you can download the Accelera PSS LRM from here--> https://www.accellera.org/images/downloads/standards/pss/Portable_Test_Stimulus_Standard_v3.0.pdf

In this project I have integrated/Demonstrate PSS model into the existing System Verilog or UVM testbench to verify a small ALU DUT.

//Please Note To run this project you need to use Cadence Perspec system verifier and Cadence Xcelium.

//To Run this project please fire a run script run.sh. It contains all the command used to run this PSS UVM test bench integration.
