Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a8bcf7b3c9fd4db49a7c473bbe949b2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Core_tb_behav xil_defaultlib.Core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port address [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/test_bench/Core_tb.sv:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port data_out [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/test_bench/Core_tb.sv:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port data_in [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/test_bench/Core_tb.sv:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port chip_debug_in [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/test_bench/Core_tb.sv:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port chip_debug_out0 [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/test_bench/Core_tb.sv:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port chip_debug_out1 [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/test_bench/Core_tb.sv:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port chip_debug_out2 [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/test_bench/Core_tb.sv:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port chip_debug_out3 [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/test_bench/Core_tb.sv:57]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port inst_IF_ID [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v:81]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port inst_IF_ID [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v:93]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port inst [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v:156]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port inst [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v:179]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port pc_IF_ID [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v:180]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port forwarding_reg_write_EX_MEM [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v:231]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port forwarding_reg_write_MEM_WB [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v:235]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 64 for port pc_src_EX_MEM [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v:426]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 11 for port a [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/Core.v:50]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 11 for port addra [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/designed_ram.v:15]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port dina [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/designed_ram.v:16]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port douta [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/designed_ram.v:17]
ERROR: [VRFC 10-529] concurrent assignment to a non-net douta is not permitted [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/designed_ram.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
