0.7
2020.2
Nov 18 2020
09:47:47
D:/Code/Verilog/project_3_1_32adder/project_3_1_32adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/Adder32.v,1742129663,verilog,,E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/Adder32_tb.v,,Adder32;CLA_16;CLA_group;CLU;FA_PG,,,,,,,,
E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/Adder32_tb.v,1742129502,verilog,,,,Adder32_tb,,,,,,,,
