Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2b9cbc80b09d44879a2a6255b0a91b29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot send_tx_tb_behav xil_defaultlib.send_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'val_100' [C:/Users/rm519/Downloads/gcode_sender.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'val_100' [C:/Users/rm519/Downloads/gcode_sender.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/rm519/Downloads/sending_tx.v" Line 1. Module sending_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rm519/Documents/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v" Line 1. Module uart_transmit_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rm519/Downloads/gcode_sender.v" Line 1. Module gcode_sender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rm519/Downloads/float_to_ascii.v" Line 1. Module float_to_ascii doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rm519/Downloads/float_to_ascii.v" Line 1. Module float_to_ascii doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rm519/Downloads/sending_tx.v" Line 1. Module sending_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rm519/Documents/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v" Line 1. Module uart_transmit_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rm519/Downloads/gcode_sender.v" Line 1. Module gcode_sender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rm519/Downloads/float_to_ascii.v" Line 1. Module float_to_ascii doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rm519/Downloads/float_to_ascii.v" Line 1. Module float_to_ascii doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_transmit_default
Compiling module xil_defaultlib.float_to_ascii
Compiling module xil_defaultlib.gcode_sender
Compiling module xil_defaultlib.sending_tx
Compiling module xil_defaultlib.send_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot send_tx_tb_behav
