in_source: |-
  let x = 5;
  let y = "123";
  let z = read();
  while(x > (10*10+20*20)) {
    x = x - 2;
    print_int(x);
    print_str(z);
    x = x - 123;
  }
in_stdin: |-
  1123
out_code: |-
  [{"index": 0, "opcode": "LD_LIT", "arg": ["r10", 5]},
   {"index": 1, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 2, "opcode": "POP", "arg": ["r10"]},
   {"index": 3, "opcode": "LD_LIT", "arg": ["r1", 2]},
   {"index": 4, "opcode": "ST_ADDR", "arg": ["r1", 111]},
   {"index": 5, "opcode": "LD_LIT", "arg": ["r12", 0]},
   {"index": 6, "opcode": "LD_LIT", "arg": ["r11", 0]},
   {"index": 7, "opcode": "LD_LIT", "arg": ["r13", 78]},
   {"index": 8, "opcode": "READ_CHAR", "arg": ["r10"]},
   {"index": 9, "opcode": "CMP", "arg": ["r10", "r11"]},
   {"index": 10, "opcode": "JE", "arg": [15]},
   {"index": 11, "opcode": "ADD_LIT", "arg": ["r12", 1]},
   {"index": 12, "opcode": "ADD_LIT", "arg": ["r13", 1]},
   {"index": 13, "opcode": "ST", "arg": ["r10", "r13"]},
   {"index": 14, "opcode": "JUMP", "arg": [8]},
   {"index": 15, "opcode": "ST_ADDR", "arg": ["r12", 78]},
   {"index": 16, "opcode": "LD_LIT", "arg": ["r2", 78]},
   {"index": 17, "opcode": "ST_ADDR", "arg": ["r2", 116]},
   {"index": 18, "opcode": "LD_ADDR", "arg": ["r13", 110]},
   {"index": 19, "opcode": "LD_LIT", "arg": ["r10", 10]},
   {"index": 20, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 21, "opcode": "LD_LIT", "arg": ["r10", 10]},
   {"index": 22, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 23, "opcode": "POP", "arg": ["r10"]},
   {"index": 24, "opcode": "POP", "arg": ["r11"]},
   {"index": 25, "opcode": "MUL", "arg": ["r10", "r11"]},
   {"index": 26, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 27, "opcode": "LD_LIT", "arg": ["r10", 20]},
   {"index": 28, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 29, "opcode": "LD_LIT", "arg": ["r10", 20]},
   {"index": 30, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 31, "opcode": "POP", "arg": ["r10"]},
   {"index": 32, "opcode": "POP", "arg": ["r11"]},
   {"index": 33, "opcode": "MUL", "arg": ["r10", "r11"]},
   {"index": 34, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 35, "opcode": "POP", "arg": ["r10"]},
   {"index": 36, "opcode": "POP", "arg": ["r11"]},
   {"index": 37, "opcode": "ADD", "arg": ["r10", "r11"]},
   {"index": 38, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 39, "opcode": "POP", "arg": ["r10"]},
   {"index": 40, "opcode": "CMP", "arg": ["r13", "r10"]},
   {"index": 41, "opcode": "JG", "arg": ["r13", 77]},
   {"index": 42, "opcode": "LD_ADDR", "arg": ["r3", 110]},
   {"index": 43, "opcode": "MV", "arg": ["r3", "r10"]},
   {"index": 44, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 45, "opcode": "LD_LIT", "arg": ["r10", 2]},
   {"index": 46, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 47, "opcode": "POP", "arg": ["r10"]},
   {"index": 48, "opcode": "POP", "arg": ["r11"]},
   {"index": 49, "opcode": "SUB", "arg": ["r10", "r11"]},
   {"index": 50, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 51, "opcode": "POP", "arg": ["r10"]},
   {"index": 52, "opcode": "LD_ADDR", "arg": ["r4", 110]},
   {"index": 53, "opcode": "MV", "arg": ["r4", "r10"]},
   {"index": 54, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 55, "opcode": "POP", "arg": ["r10"]},
   {"index": 56, "opcode": "PRINT_CHAR", "arg": ["r10"]},
   {"index": 57, "opcode": "LD_LIT", "arg": ["r10", 6]},
   {"index": 58, "opcode": "LD_LIT", "arg": ["r11", 0]},
   {"index": 59, "opcode": "LD_LIT", "arg": ["r12", 78]},
   {"index": 60, "opcode": "CMP", "arg": ["r10", "r11"]},
   {"index": 61, "opcode": "JE", "arg": [67]},
   {"index": 62, "opcode": "LD", "arg": ["r13", "r12"]},
   {"index": 63, "opcode": "PRINT_CHAR", "arg": ["r13"]},
   {"index": 64, "opcode": "ADD_LIT", "arg": ["r11", 1]},
   {"index": 65, "opcode": "ADD_LIT", "arg": ["r12", 1]},
   {"index": 66, "opcode": "JUMP", "arg": [60]},
   {"index": 67, "opcode": "MV", "arg": ["r4", "r10"]},
   {"index": 68, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 69, "opcode": "LD_LIT", "arg": ["r10", 123]},
   {"index": 70, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 71, "opcode": "POP", "arg": ["r10"]},
   {"index": 72, "opcode": "POP", "arg": ["r11"]},
   {"index": 73, "opcode": "SUB", "arg": ["r10", "r11"]},
   {"index": 74, "opcode": "PUSH", "arg": ["r10"]},
   {"index": 75, "opcode": "POP", "arg": ["r10"]},
   {"index": 76, "opcode": "JUMP", "arg": [18]},
   {"index": 77, "opcode": "HALT", "arg": ""},
   {"index": 78, "opcode": "JUMP", "arg": [0]},
   {"index": 79, "opcode": "JUMP", "arg": [0]},
   {"index": 80, "opcode": "JUMP", "arg": [0]},
   {"index": 81, "opcode": "JUMP", "arg": [0]},
   {"index": 82, "opcode": "JUMP", "arg": [0]},
   {"index": 83, "opcode": "JUMP", "arg": [0]},
   {"index": 84, "opcode": "JUMP", "arg": [0]},
   {"index": 85, "opcode": "JUMP", "arg": [0]},
   {"index": 86, "opcode": "JUMP", "arg": [0]},
   {"index": 87, "opcode": "JUMP", "arg": [0]},
   {"index": 88, "opcode": "JUMP", "arg": [0]},
   {"index": 89, "opcode": "JUMP", "arg": [0]},
   {"index": 90, "opcode": "JUMP", "arg": [0]},
   {"index": 91, "opcode": "JUMP", "arg": [0]},
   {"index": 92, "opcode": "JUMP", "arg": [0]},
   {"index": 93, "opcode": "JUMP", "arg": [0]},
   {"index": 94, "opcode": "JUMP", "arg": [0]},
   {"index": 95, "opcode": "JUMP", "arg": [0]},
   {"index": 96, "opcode": "JUMP", "arg": [0]},
   {"index": 97, "opcode": "JUMP", "arg": [0]},
   {"index": 98, "opcode": "JUMP", "arg": [0]},
   {"index": 99, "opcode": "JUMP", "arg": [0]},
   {"index": 100, "opcode": "JUMP", "arg": [0]},
   {"index": 101, "opcode": "JUMP", "arg": [0]},
   {"index": 102, "opcode": "JUMP", "arg": [0]},
   {"index": 103, "opcode": "JUMP", "arg": [0]},
   {"index": 104, "opcode": "JUMP", "arg": [0]},
   {"index": 105, "opcode": "JUMP", "arg": [0]},
   {"index": 106, "opcode": "JUMP", "arg": [0]},
   {"index": 107, "opcode": "JUMP", "arg": [0]},
   {"index": 108, "opcode": "JUMP", "arg": [0]},
   {"index": 109, "opcode": "JUMP", "arg": [0]},
   {"index": 110, "opcode": "JUMP", "arg": [0]},
   {"index": 111, "opcode": "JUMP", "arg": [0]},
   {"index": 112, "opcode": "JUMP", "arg": [3]},
   {"index": 113, "opcode": "JUMP", "arg": [49]},
   {"index": 114, "opcode": "JUMP", "arg": [50]},
   {"index": 115, "opcode": "JUMP", "arg": [51]},
   {"index": 116, "opcode": "JUMP", "arg": [0]}]
out_log: |
  DEBUG machine:simulation TICK:   0 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 0, 14: 0, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK:   4 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK:  13 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK:  22 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK:  26 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK:  32 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK:  36 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK:  40 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK:  44 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK:  47 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK:  51 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK:  60 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK:  69 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK:  73 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK:  79 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK:  83 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK:  87 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK:  91 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK:  94 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK:  98 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 107 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 116 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 120 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 126 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 130 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 134 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 138 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 141 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 145 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 154 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 163 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 167 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 173 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 177 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 181 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 185 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 188 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 192 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 201 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 210 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 214 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 220 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 224 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 228 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 232 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 235 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 239 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 248 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 257 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 261 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 267 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 271 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 275 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 279 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 282 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 286 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 295 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 304 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 308 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 314 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 318 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 322 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 326 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 329 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 333 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 342 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 351 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 355 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 361 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 365 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 369 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 373 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 376 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 380 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 389 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 398 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 402 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 408 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 412 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 416 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 420 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 423 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 427 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 436 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 445 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 449 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 455 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 459 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 463 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 467 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 470 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 474 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 483 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 492 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 496 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 502 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 506 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 510 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 514 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 517 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 521 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 530 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 539 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 543 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 549 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 553 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 557 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 561 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 564 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 568 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 577 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 586 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 590 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 596 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 600 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 604 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 608 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 611 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 615 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 624 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 633 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 637 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 643 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 647 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 651 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 655 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 658 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 662 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 671 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 680 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 684 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 690 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 694 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 698 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 702 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 705 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 709 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 718 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 727 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 731 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 737 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 741 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 745 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 749 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 752 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 756 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 765 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 774 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 778 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 784 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 788 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 792 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 796 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 799 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 803 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 812 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 821 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 825 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 831 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 835 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 839 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 843 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 846 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 850 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 859 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 868 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 872 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 878 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 882 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 886 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 890 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 893 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 897 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 906 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 915 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 919 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 925 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 929 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 933 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 937 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 940 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 944 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 953 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 962 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 966 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 972 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 976 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 980 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 984 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 987 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 991 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1000 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1009 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1013 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1019 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1023 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1027 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1031 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1034 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1038 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1047 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1056 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1060 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1066 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1070 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1074 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1078 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1081 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1085 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1094 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1103 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1107 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1113 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1117 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1121 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1125 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1128 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1132 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1141 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1150 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1154 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1160 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1164 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1168 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1172 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1175 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1179 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1188 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1197 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1201 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1207 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1211 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1215 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1219 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1222 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1226 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1235 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1244 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1248 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1254 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1258 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1262 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1266 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1269 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1273 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1282 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1291 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1295 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1301 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1305 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1309 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1313 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1316 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1320 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1329 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1338 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1342 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1348 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1352 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1356 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1360 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1363 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1367 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1376 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1385 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1389 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1395 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1399 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1403 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1407 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1410 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1414 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1423 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1432 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1436 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1442 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1446 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1450 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1454 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1457 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1461 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1470 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1479 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1483 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1489 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1493 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1497 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1501 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1504 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1508 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1517 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1526 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1530 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1536 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1540 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1544 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1548 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1551 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1555 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1564 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1573 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1577 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1583 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1587 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1591 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1595 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1598 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1602 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1611 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1620 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1624 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1630 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1634 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1638 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1642 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1645 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1649 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1658 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1667 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1671 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1677 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1681 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1685 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1689 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1692 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1696 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1705 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1714 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1718 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1724 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1728 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1732 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1736 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1739 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1743 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1752 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1761 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1765 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1771 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1775 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1779 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1783 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1786 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1790 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1799 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1808 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1812 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1818 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1822 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1826 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1830 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1833 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1837 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1846 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1855 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1859 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1865 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1869 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1873 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1877 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1880 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1884 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1893 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1902 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1906 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1912 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1916 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1920 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1924 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1927 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1931 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1940 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1949 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 1953 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 1959 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 1963 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 1967 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 1971 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 1974 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 1978 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 1987 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1996 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2000 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2006 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2010 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2014 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2018 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2021 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2025 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2034 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2043 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2047 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2053 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2057 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2061 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2065 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2068 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2072 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2081 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2090 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2094 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2100 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2104 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2108 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2112 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2115 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2119 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2128 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2137 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2141 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2147 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2151 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2155 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2159 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2162 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2166 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2175 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2184 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2188 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2194 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2198 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2202 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2206 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2209 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2213 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2222 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2231 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2235 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2241 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2245 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2249 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2253 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2256 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2260 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2269 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2278 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2282 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2288 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2292 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2296 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2300 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2303 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2307 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2316 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2325 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2329 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2335 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2339 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2343 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2347 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2350 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2354 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2363 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2372 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2376 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2382 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2386 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2390 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2394 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2397 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2401 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2410 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2419 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2423 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2429 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2433 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2437 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2441 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2444 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2448 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2457 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2466 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2470 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2476 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2480 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2484 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2488 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2491 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2495 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2504 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2513 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2517 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2523 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2527 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2531 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2535 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2538 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2542 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2551 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2560 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2564 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2570 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2574 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2578 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2582 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2585 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2589 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2598 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2607 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2611 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2617 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2621 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2625 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2629 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2632 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2636 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2645 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2654 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2658 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2664 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2668 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2672 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2676 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2679 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2683 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2692 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2701 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2705 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2711 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2715 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2719 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2723 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2726 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2730 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2739 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2748 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2752 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2758 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2762 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2766 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2770 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2773 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2777 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2786 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2795 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2799 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2805 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2809 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2813 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2817 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2820 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2824 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2833 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2842 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2846 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2852 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2856 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2860 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2864 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2867 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2871 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2880 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2889 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2893 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2899 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2903 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2907 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2911 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2914 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2918 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2927 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2936 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2940 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2946 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2950 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 2954 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 2958 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 2961 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 2965 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 2974 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2983 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 2987 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 2993 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 2997 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3001 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3005 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3008 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3012 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3021 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3030 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3034 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3040 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3044 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3048 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3052 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3055 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3059 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3068 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3077 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3081 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3087 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3091 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3095 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3099 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3102 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3106 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3115 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3124 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3128 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3134 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3138 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3142 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3146 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3149 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3153 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3162 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3171 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3175 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3181 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3185 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3189 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3193 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3196 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3200 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3209 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3218 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3222 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3228 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3232 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3236 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3240 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3243 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3247 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3256 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3265 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3269 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3275 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3279 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3283 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3287 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3290 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3294 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3303 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3312 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3316 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3322 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3326 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3330 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3334 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3337 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3341 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3350 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3359 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3363 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3369 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3373 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3377 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3381 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3384 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3388 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3397 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3406 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3410 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3416 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3420 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3424 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3428 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3431 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3435 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3444 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3453 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3457 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3463 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3467 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3471 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3475 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3478 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3482 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3491 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3500 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3504 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3510 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3514 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3518 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3522 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3525 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3529 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3538 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3547 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3551 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3557 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3561 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3565 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3569 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3572 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3576 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3585 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3594 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3598 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3604 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3608 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3612 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3616 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3619 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3623 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3632 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3641 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3645 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3651 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3655 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3659 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3663 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3666 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3670 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3679 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3688 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3692 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3698 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3702 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3706 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3710 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3713 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3717 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3726 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3735 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3739 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3745 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3749 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3753 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3757 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3760 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3764 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3773 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3782 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3786 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3792 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3796 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3800 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3804 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3807 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3811 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3820 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3829 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3833 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3839 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3843 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3847 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3851 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3854 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3858 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3867 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3876 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3880 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3886 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3890 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3894 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3898 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3901 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3905 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3914 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3923 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3927 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3933 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3937 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3941 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3945 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3948 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3952 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 3961 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3970 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 3974 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 3980 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 3984 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 3988 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 3992 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 3995 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 3999 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4008 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4017 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4021 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4027 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4031 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4035 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4039 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4042 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4046 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4055 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4064 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4068 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4074 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4078 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4082 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4086 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4089 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4093 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4102 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4111 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4115 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4121 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4125 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4129 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4133 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4136 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4140 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4149 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4158 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4162 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4168 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4172 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4176 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4180 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4183 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4187 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4196 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4205 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4209 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4215 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4219 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4223 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4227 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4230 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4234 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4243 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4252 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4256 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4262 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4266 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4270 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4274 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4277 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4281 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4290 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4299 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4303 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4309 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4313 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4317 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4321 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4324 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4328 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4337 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4346 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4350 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4356 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4360 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4364 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4368 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4371 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4375 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4384 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4393 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4397 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4403 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4407 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4411 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4415 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4418 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4422 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4431 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4440 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4444 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4450 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4454 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4458 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4462 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4465 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4469 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4478 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4487 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4491 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4497 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4501 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4505 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4509 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4512 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4516 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4525 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4534 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4538 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4544 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4548 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4552 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4556 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4559 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4563 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4572 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4581 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4585 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4591 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4595 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4599 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4603 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4606 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4610 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4619 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4628 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4632 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4638 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4642 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4646 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4650 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4653 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4657 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4666 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4675 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4679 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4685 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4689 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4693 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4697 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4700 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4704 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4713 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4722 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4726 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4732 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4736 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4740 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4744 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4747 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4751 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4760 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4769 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4773 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4779 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4783 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4787 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4791 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4794 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4798 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4807 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4816 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4820 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4826 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4830 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4834 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4838 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4841 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4845 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4854 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4863 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4867 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4873 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4877 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4881 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4885 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4888 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4892 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4901 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4910 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4914 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4920 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4924 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4928 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4932 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4935 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4939 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4948 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4957 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 4961 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 4967 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 4971 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 4975 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 4979 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 4982 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 4986 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 4995 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5004 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 5008 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 5014 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 5018 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 5022 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 5026 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 5029 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 5033 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 5042 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5051 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 5055 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 5061 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 5065 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 5069 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 5073 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 5076 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 5080 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 5089 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5098 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 5102 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 5108 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 5112 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 5116 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 5120 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 5123 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 5127 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 5136 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5145 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 5149 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 5155 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 5159 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 5163 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 5167 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 5170 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 5174 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  DEBUG machine:simulation TICK: 5183 PC:   2  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5192 PC:   3  MEM_OUT: ['r1', 2] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.LD_LIT:['r1', 2])
  DEBUG machine:simulation TICK: 5196 PC:   4  MEM_OUT: ['r1', 111] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 4, 14: 3, 15: 4095} 	  ('4'@Opcode.ST_ADDR:['r1', 111])
  DEBUG machine:simulation TICK: 5202 PC:   5  MEM_OUT: ['r12', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 5, 14: 111, 15: 4095} 	  ('5'@Opcode.LD_LIT:['r12', 0])
  DEBUG machine:simulation TICK: 5206 PC:   6  MEM_OUT: ['r11', 0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 6, 14: 5, 15: 4095} 	  ('6'@Opcode.LD_LIT:['r11', 0])
  DEBUG machine:simulation TICK: 5210 PC:   7  MEM_OUT: ['r13', 78] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 7, 14: 6, 15: 4095} 	  ('7'@Opcode.LD_LIT:['r13', 78])
  DEBUG machine:simulation TICK: 5214 PC:  79  MEM_OUT: [0] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 79, 14: 7, 15: 4095} 	  ('79'@Opcode.JUMP:[0])
  DEBUG machine:simulation TICK: 5217 PC:   0  MEM_OUT: ['r10', 5] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 0, 14: 79, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r10', 5])
  DEBUG machine:simulation TICK: 5221 PC:   1  MEM_OUT: ['r10'] reg: {0: 0, 1: 2, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 5, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r10'])
  WARNING machine:simulation Limit exceeded!
  INFO machine:simulation output_buffer: ''
out_stdout: |
  ============================================================

  instr_counter:  1000 ticks: 5221
