<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln22_fu_212_p2" SOURCE="d6.cpp:22" VARIABLE="icmp_ln22" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_218_p2" SOURCE="d6.cpp:22" VARIABLE="add_ln22" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_212_p2" SOURCE="d6.cpp:29" VARIABLE="icmp_ln29" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_218_p2" SOURCE="d6.cpp:29" VARIABLE="add_ln29" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_396_p2" SOURCE="d6.cpp:36" VARIABLE="icmp_ln36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U31" SOURCE="d6.cpp:49" VARIABLE="tmp" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d6.cpp:49" VARIABLE="mul_ln49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_812_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_fu_819_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_fu_824_p2" SOURCE="d6.cpp:49" VARIABLE="arr" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_568_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_fu_442_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U24" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_2_fu_830_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_1_fu_837_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_16_fu_842_p2" SOURCE="d6.cpp:49" VARIABLE="arr_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_448_p3" SOURCE="d6.cpp:50" VARIABLE="select_ln50" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_3_fu_460_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U32" SOURCE="d6.cpp:49" VARIABLE="tmp_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_1_fu_466_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U25" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_3_fu_848_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_2_fu_855_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_17_fu_860_p2" SOURCE="d6.cpp:49" VARIABLE="arr_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_4_fu_476_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U33" SOURCE="d6.cpp:49" VARIABLE="tmp_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_2_fu_482_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U26" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_4_fu_866_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_3_fu_873_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_18_fu_878_p2" SOURCE="d6.cpp:49" VARIABLE="arr_18" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_5_fu_492_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U34" SOURCE="d6.cpp:49" VARIABLE="tmp_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_3_fu_508_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U27" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_5_fu_884_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_4_fu_891_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_19_fu_896_p2" SOURCE="d6.cpp:49" VARIABLE="arr_19" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_518_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U35" SOURCE="d6.cpp:49" VARIABLE="tmp_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_4_fu_524_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U28" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_6_fu_902_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_5_fu_909_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_20_fu_914_p2" SOURCE="d6.cpp:49" VARIABLE="arr_20" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_1_fu_715_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U36" SOURCE="d6.cpp:49" VARIABLE="tmp_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_5_fu_540_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U29" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_7_fu_920_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_6_fu_927_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_21_fu_932_p2" SOURCE="d6.cpp:49" VARIABLE="arr_21" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_7_fu_759_p10" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U37" SOURCE="d6.cpp:49" VARIABLE="tmp_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U30" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_22_fu_938_p2" SOURCE="d6.cpp:49" VARIABLE="arr_22" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_546_p2" SOURCE="d6.cpp:36" VARIABLE="add_ln36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln56_fu_211_p2" SOURCE="d6.cpp:56" VARIABLE="icmp_ln56" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_217_p2" SOURCE="d6.cpp:56" VARIABLE="add_ln56_1" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_243_p2" SOURCE="d6.cpp:56" VARIABLE="empty" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_253_p2" SOURCE="d6.cpp:56" VARIABLE="tmp1" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_263_p2" SOURCE="d6.cpp:56" VARIABLE="empty_32" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_297_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_313_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62_1" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_335_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62_2" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln62_5_fu_361_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62_5" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln62_3_fu_366_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62_3" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln62_6_fu_371_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62_6" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln62_4_fu_376_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62_4" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U66" SOURCE="d6.cpp:62" VARIABLE="mul_ln62" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U66" SOURCE="d6.cpp:62" VARIABLE="mul_ln62_1" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U66" SOURCE="d6.cpp:62" VARIABLE="mul_ln62_2" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_7_fu_425_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62_7" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln62_8_fu_433_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62_8" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_1_fu_437_p2" SOURCE="d6.cpp:62" VARIABLE="arr_1" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_340_p2" SOURCE="d6.cpp:56" VARIABLE="add_ln56" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln70_fu_540_p2" SOURCE="d6.cpp:70" VARIABLE="xor_ln70" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U97" SOURCE="d6.cpp:80" VARIABLE="tmp_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U98" SOURCE="d6.cpp:80" VARIABLE="tmp_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U99" SOURCE="d6.cpp:80" VARIABLE="tmp_s" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_fu_550_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_556_p2" SOURCE="d6.cpp:81" VARIABLE="add_ln81" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_fu_566_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U100" SOURCE="d6.cpp:80" VARIABLE="tmp_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_1_fu_572_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_1_fu_582_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U101" SOURCE="d6.cpp:80" VARIABLE="tmp_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_2_fu_588_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_2_fu_598_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U102" SOURCE="d6.cpp:80" VARIABLE="tmp_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_3_fu_614_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_620_p2" SOURCE="d6.cpp:80" VARIABLE="empty" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U103" SOURCE="d6.cpp:80" VARIABLE="tmp_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U104" SOURCE="d6.cpp:80" VARIABLE="tmp_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_4_fu_626_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_3_fu_636_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U105" SOURCE="d6.cpp:80" VARIABLE="tmp_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_5_fu_642_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_4_fu_652_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U106" SOURCE="d6.cpp:80" VARIABLE="tmp_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_6_fu_668_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_12_fu_1052_p10" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U107" SOURCE="d6.cpp:80" VARIABLE="tmp_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_7_fu_674_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_680_p2" SOURCE="d6.cpp:80" VARIABLE="empty_30" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U108" SOURCE="d6.cpp:80" VARIABLE="tmp_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U109" SOURCE="d6.cpp:80" VARIABLE="tmp_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_8_fu_686_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_6_fu_696_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U110" SOURCE="d6.cpp:80" VARIABLE="tmp_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_9_fu_712_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_7_fu_722_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U111" SOURCE="d6.cpp:80" VARIABLE="tmp_17" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_10_fu_728_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_8_fu_738_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U112" SOURCE="d6.cpp:80" VARIABLE="tmp_18" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_11_fu_754_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_760_p2" SOURCE="d6.cpp:80" VARIABLE="empty_31" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U113" SOURCE="d6.cpp:80" VARIABLE="tmp_20" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U114" SOURCE="d6.cpp:80" VARIABLE="tmp_21" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U71" SOURCE="d6.cpp:80" VARIABLE="mul_ln80" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U72" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U73" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U74" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_1215_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_1221_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_2_fu_1580_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_3_fu_1584_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U75" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U76" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_fu_1227_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_1234_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U77" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U78" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_4_fu_1240_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_5_fu_1246_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_6_fu_1590_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_7_fu_1594_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U79" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U80" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U81" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_1_fu_1252_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_1_fu_1259_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_2_fu_1265_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_2_fu_1272_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U82" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_8_fu_1278_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_9_fu_1284_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_10_fu_1600_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_11_fu_1604_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U83" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U84" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U85" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U86" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_3_fu_1290_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_3_fu_1297_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_4_fu_1303_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_4_fu_1310_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_5_fu_1316_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_5_fu_1323_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_12_fu_1329_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_13_fu_1335_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_14_fu_1610_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_15_fu_1614_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_12_fu_776_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U87" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_16" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_6_fu_1341_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_6_fu_1348_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U88" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_17" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U89" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_18" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U90" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_19" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_7_fu_1354_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_7_fu_1361_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_8_fu_1367_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_8_fu_1374_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_9_fu_1380_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_9_fu_1387_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_16_fu_1393_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_16" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_17_fu_1399_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_17" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_18_fu_1620_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_18" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_19_fu_1624_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_19" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_9_fu_786_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U115" SOURCE="d6.cpp:80" VARIABLE="tmp_23" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_13_fu_792_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U91" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_20" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U92" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_21" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U93" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_22" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_10_fu_1424_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_10_fu_1431_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_11_fu_1437_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_11_fu_1444_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_12_fu_1450_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_12_fu_1457_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_20_fu_1463_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_20" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_21_fu_1630_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_21" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_22_fu_1634_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_22" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_10_fu_802_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U116" SOURCE="d6.cpp:80" VARIABLE="tmp_24" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_14_fu_818_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U94" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_23" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_13_fu_1488_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_13_fu_1495_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U95" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_24" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_14_fu_1501_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_14_fu_1508_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_23_fu_1514_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_23" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_24_fu_1520_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_24" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_26_fu_1534_p10" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U117" SOURCE="d6.cpp:80" VARIABLE="tmp_26" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_15_fu_824_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U96" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_25" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_15_fu_1640_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_15_fu_1647_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_25_fu_1652_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_25" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_830_p2" SOURCE="d6.cpp:67" VARIABLE="add_ln67" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln99_fu_198_p2" SOURCE="d6.cpp:99" VARIABLE="icmp_ln99" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_204_p2" SOURCE="d6.cpp:99" VARIABLE="add_ln99" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_59_1_1_U153" SOURCE="d6.cpp:101" VARIABLE="tmp_s" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_623_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_643_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_724_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_3_fu_744_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_4_fu_764_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_5_fu_784_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_6_fu_898_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_7_fu_918_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_934_p2" SOURCE="d6.cpp:87" VARIABLE="out1_w" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_957_p2" SOURCE="d6.cpp:88" VARIABLE="add_ln88" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_673_p2" SOURCE="d6.cpp:88" VARIABLE="add_ln88_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_981_p2" SOURCE="d6.cpp:88" VARIABLE="out1_w_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_990_p2" SOURCE="d6.cpp:89" VARIABLE="add_ln89" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_693_p2" SOURCE="d6.cpp:89" VARIABLE="add_ln89_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_2_fu_1017_p2" SOURCE="d6.cpp:89" VARIABLE="out1_w_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_3_fu_804_p2" SOURCE="d6.cpp:90" VARIABLE="out1_w_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_4_fu_823_p2" SOURCE="d6.cpp:91" VARIABLE="out1_w_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_5_fu_843_p2" SOURCE="d6.cpp:92" VARIABLE="out1_w_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_6_fu_863_p2" SOURCE="d6.cpp:93" VARIABLE="out1_w_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_1028_p2" SOURCE="d6.cpp:94" VARIABLE="out1_w_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_8_fu_1048_p2" SOURCE="d6.cpp:95" VARIABLE="out1_w_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="mem_m_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="mem" DSP="0" BRAM="8" URAM="0"/>
</BindInfo>
