// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _LS_estimator_HH_
#define _LS_estimator_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "LS_estimator_faddhbi.h"
#include "LS_estimator_fsubibs.h"
#include "LS_estimator_fmuljbC.h"
#include "LS_estimator_fdivkbM.h"
#include "LS_estimator_preabkb.h"

namespace ap_rtl {

struct LS_estimator : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_out< sc_lv<64> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    LS_estimator(sc_module_name name);
    SC_HAS_PROCESS(LS_estimator);

    ~LS_estimator();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    LS_estimator_preabkb* preamble_M_real_U;
    LS_estimator_preabkb* preamble_M_imag_U;
    LS_estimator_preabkb* training_sym_M_real_U;
    LS_estimator_preabkb* training_sym_M_imag_U;
    LS_estimator_preabkb* LS_out_M_real_U;
    LS_estimator_preabkb* LS_out_M_imag_U;
    LS_estimator_faddhbi<1,5,32,32,32>* LS_estimator_faddhbi_U1;
    LS_estimator_faddhbi<1,5,32,32,32>* LS_estimator_faddhbi_U2;
    LS_estimator_fsubibs<1,5,32,32,32>* LS_estimator_fsubibs_U3;
    LS_estimator_fmuljbC<1,4,32,32,32>* LS_estimator_fmuljbC_U4;
    LS_estimator_fmuljbC<1,4,32,32,32>* LS_estimator_fmuljbC_U5;
    LS_estimator_fmuljbC<1,4,32,32,32>* LS_estimator_fmuljbC_U6;
    LS_estimator_fmuljbC<1,4,32,32,32>* LS_estimator_fmuljbC_U7;
    LS_estimator_fmuljbC<1,4,32,32,32>* LS_estimator_fmuljbC_U8;
    LS_estimator_fmuljbC<1,4,32,32,32>* LS_estimator_fmuljbC_U9;
    LS_estimator_fdivkbM<1,16,32,32,32>* LS_estimator_fdivkbM_U10;
    LS_estimator_fdivkbM<1,16,32,32,32>* LS_estimator_fdivkbM_U11;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<64> > in_stream_V_data_0_data_out;
    sc_signal< sc_logic > in_stream_V_data_0_vld_in;
    sc_signal< sc_logic > in_stream_V_data_0_vld_out;
    sc_signal< sc_logic > in_stream_V_data_0_ack_in;
    sc_signal< sc_logic > in_stream_V_data_0_ack_out;
    sc_signal< sc_lv<64> > in_stream_V_data_0_payload_A;
    sc_signal< sc_lv<64> > in_stream_V_data_0_payload_B;
    sc_signal< sc_logic > in_stream_V_data_0_sel_rd;
    sc_signal< sc_logic > in_stream_V_data_0_sel_wr;
    sc_signal< sc_logic > in_stream_V_data_0_sel;
    sc_signal< sc_logic > in_stream_V_data_0_load_A;
    sc_signal< sc_logic > in_stream_V_data_0_load_B;
    sc_signal< sc_lv<2> > in_stream_V_data_0_state;
    sc_signal< sc_logic > in_stream_V_data_0_state_cmp_full;
    sc_signal< sc_logic > in_stream_V_last_V_0_vld_in;
    sc_signal< sc_logic > in_stream_V_last_V_0_ack_out;
    sc_signal< sc_lv<2> > in_stream_V_last_V_0_state;
    sc_signal< sc_lv<64> > out_stream_V_data_1_data_out;
    sc_signal< sc_logic > out_stream_V_data_1_vld_in;
    sc_signal< sc_logic > out_stream_V_data_1_vld_out;
    sc_signal< sc_logic > out_stream_V_data_1_ack_in;
    sc_signal< sc_logic > out_stream_V_data_1_ack_out;
    sc_signal< sc_lv<64> > out_stream_V_data_1_payload_A;
    sc_signal< sc_lv<64> > out_stream_V_data_1_payload_B;
    sc_signal< sc_logic > out_stream_V_data_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_data_1_sel_wr;
    sc_signal< sc_logic > out_stream_V_data_1_sel;
    sc_signal< sc_logic > out_stream_V_data_1_load_A;
    sc_signal< sc_logic > out_stream_V_data_1_load_B;
    sc_signal< sc_lv<2> > out_stream_V_data_1_state;
    sc_signal< sc_logic > out_stream_V_data_1_state_cmp_full;
    sc_signal< sc_lv<1> > out_stream_V_last_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_last_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_last_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_last_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > out_stream_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > out_stream_V_last_V_1_payload_B;
    sc_signal< sc_logic > out_stream_V_last_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_last_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_V_last_V_1_sel;
    sc_signal< sc_logic > out_stream_V_last_V_1_load_A;
    sc_signal< sc_logic > out_stream_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_V_last_V_1_state;
    sc_signal< sc_logic > out_stream_V_last_V_1_state_cmp_full;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_lv<37> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln15_fu_461_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln21_fu_493_p2;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<6> > add_ln10_fu_407_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > add_ln10_1_fu_425_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > add_ln12_fu_443_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<6> > i_fu_467_p2;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<6> > i_1_fu_499_p2;
    sc_signal< bool > ap_block_state6;
    sc_signal< sc_lv<6> > i_2_fu_531_p2;
    sc_signal< sc_lv<6> > i_2_reg_629;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<64> > zext_ln29_fu_537_p1;
    sc_signal< sc_lv<64> > zext_ln29_reg_634;
    sc_signal< sc_lv<1> > icmp_ln28_fu_525_p2;
    sc_signal< sc_lv<32> > preamble_M_real_q0;
    sc_signal< sc_lv<32> > p_r_M_real_reg_660;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > preamble_M_imag_q0;
    sc_signal< sc_lv<32> > p_r_M_imag_reg_666;
    sc_signal< sc_lv<32> > training_sym_M_real_q0;
    sc_signal< sc_lv<32> > p_t_real_reg_672;
    sc_signal< sc_lv<32> > training_sym_M_imag_q0;
    sc_signal< sc_lv<32> > p_t_imag_reg_680;
    sc_signal< sc_lv<32> > grp_fu_361_p2;
    sc_signal< sc_lv<32> > tmp_i_i_reg_688;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<32> > grp_fu_365_p2;
    sc_signal< sc_lv<32> > tmp_1_i_i_reg_693;
    sc_signal< sc_lv<32> > grp_fu_369_p2;
    sc_signal< sc_lv<32> > tmp_3_i_i_reg_698;
    sc_signal< sc_lv<32> > grp_fu_373_p2;
    sc_signal< sc_lv<32> > tmp_4_i_i_reg_703;
    sc_signal< sc_lv<32> > grp_fu_377_p2;
    sc_signal< sc_lv<32> > tmp_6_i_i_reg_708;
    sc_signal< sc_lv<32> > grp_fu_381_p2;
    sc_signal< sc_lv<32> > tmp_7_i_i_reg_713;
    sc_signal< sc_lv<32> > grp_fu_349_p2;
    sc_signal< sc_lv<32> > tmp_2_i_i_reg_718;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<32> > grp_fu_353_p2;
    sc_signal< sc_lv<32> > tmp_5_i_i_reg_723;
    sc_signal< sc_lv<32> > grp_fu_357_p2;
    sc_signal< sc_lv<32> > tmp_8_i_i_reg_729;
    sc_signal< sc_lv<32> > grp_fu_385_p2;
    sc_signal< sc_lv<32> > complex_M_real_writ_reg_734;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<32> > grp_fu_389_p2;
    sc_signal< sc_lv<32> > complex_M_imag_writ_reg_739;
    sc_signal< sc_lv<6> > i_3_fu_551_p2;
    sc_signal< sc_lv<6> > i_3_reg_747;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< bool > ap_block_state35;
    sc_signal< sc_lv<1> > icmp_ln33_fu_545_p2;
    sc_signal< sc_lv<1> > tmp_last_V_fu_563_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_762;
    sc_signal< sc_lv<64> > tmp_data_2_fu_577_p3;
    sc_signal< sc_lv<6> > preamble_M_real_address0;
    sc_signal< sc_logic > preamble_M_real_ce0;
    sc_signal< sc_logic > preamble_M_real_we0;
    sc_signal< sc_lv<32> > preamble_M_real_d0;
    sc_signal< sc_lv<6> > preamble_M_imag_address0;
    sc_signal< sc_logic > preamble_M_imag_ce0;
    sc_signal< sc_logic > preamble_M_imag_we0;
    sc_signal< sc_lv<32> > preamble_M_imag_d0;
    sc_signal< sc_lv<6> > training_sym_M_real_address0;
    sc_signal< sc_logic > training_sym_M_real_ce0;
    sc_signal< sc_logic > training_sym_M_real_we0;
    sc_signal< sc_lv<32> > training_sym_M_real_d0;
    sc_signal< sc_lv<6> > training_sym_M_imag_address0;
    sc_signal< sc_logic > training_sym_M_imag_ce0;
    sc_signal< sc_logic > training_sym_M_imag_we0;
    sc_signal< sc_lv<32> > training_sym_M_imag_d0;
    sc_signal< sc_lv<6> > LS_out_M_real_address0;
    sc_signal< sc_logic > LS_out_M_real_ce0;
    sc_signal< sc_logic > LS_out_M_real_we0;
    sc_signal< sc_lv<32> > LS_out_M_real_d0;
    sc_signal< sc_lv<32> > LS_out_M_real_q0;
    sc_signal< sc_lv<6> > LS_out_M_imag_address0;
    sc_signal< sc_logic > LS_out_M_imag_ce0;
    sc_signal< sc_logic > LS_out_M_imag_we0;
    sc_signal< sc_lv<32> > LS_out_M_imag_d0;
    sc_signal< sc_lv<32> > LS_out_M_imag_q0;
    sc_signal< sc_lv<6> > phi_ln10_reg_272;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln10_fu_419_p2;
    sc_signal< sc_lv<6> > phi_ln10_1_reg_283;
    sc_signal< sc_lv<1> > icmp_ln10_1_fu_437_p2;
    sc_signal< sc_lv<6> > phi_ln12_reg_294;
    sc_signal< sc_lv<1> > icmp_ln12_fu_455_p2;
    sc_signal< sc_lv<6> > i_0_reg_305;
    sc_signal< sc_lv<6> > i3_0_reg_316;
    sc_signal< sc_lv<6> > i5_0_reg_327;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<6> > i6_0_reg_338;
    sc_signal< sc_lv<64> > zext_ln10_fu_413_p1;
    sc_signal< sc_lv<64> > zext_ln10_1_fu_431_p1;
    sc_signal< sc_lv<64> > zext_ln12_fu_449_p1;
    sc_signal< sc_lv<64> > zext_ln18_fu_487_p1;
    sc_signal< sc_lv<64> > zext_ln24_fu_519_p1;
    sc_signal< sc_lv<64> > zext_ln36_fu_557_p1;
    sc_signal< sc_lv<32> > bitcast_ln9_fu_477_p1;
    sc_signal< sc_lv<32> > bitcast_ln9_1_fu_482_p1;
    sc_signal< sc_lv<32> > bitcast_ln9_2_fu_509_p1;
    sc_signal< sc_lv<32> > bitcast_ln9_3_fu_514_p1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<32> > trunc_ln9_fu_473_p1;
    sc_signal< sc_lv<32> > grp_fu_397_p4;
    sc_signal< sc_lv<32> > trunc_ln9_1_fu_505_p1;
    sc_signal< sc_lv<32> > bitcast_ln162_1_fu_573_p1;
    sc_signal< sc_lv<32> > bitcast_ln162_fu_569_p1;
    sc_signal< sc_lv<37> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<37> ap_ST_fsm_state1;
    static const sc_lv<37> ap_ST_fsm_state2;
    static const sc_lv<37> ap_ST_fsm_state3;
    static const sc_lv<37> ap_ST_fsm_state4;
    static const sc_lv<37> ap_ST_fsm_state5;
    static const sc_lv<37> ap_ST_fsm_state6;
    static const sc_lv<37> ap_ST_fsm_state7;
    static const sc_lv<37> ap_ST_fsm_state8;
    static const sc_lv<37> ap_ST_fsm_state9;
    static const sc_lv<37> ap_ST_fsm_state10;
    static const sc_lv<37> ap_ST_fsm_state11;
    static const sc_lv<37> ap_ST_fsm_state12;
    static const sc_lv<37> ap_ST_fsm_state13;
    static const sc_lv<37> ap_ST_fsm_state14;
    static const sc_lv<37> ap_ST_fsm_state15;
    static const sc_lv<37> ap_ST_fsm_state16;
    static const sc_lv<37> ap_ST_fsm_state17;
    static const sc_lv<37> ap_ST_fsm_state18;
    static const sc_lv<37> ap_ST_fsm_state19;
    static const sc_lv<37> ap_ST_fsm_state20;
    static const sc_lv<37> ap_ST_fsm_state21;
    static const sc_lv<37> ap_ST_fsm_state22;
    static const sc_lv<37> ap_ST_fsm_state23;
    static const sc_lv<37> ap_ST_fsm_state24;
    static const sc_lv<37> ap_ST_fsm_state25;
    static const sc_lv<37> ap_ST_fsm_state26;
    static const sc_lv<37> ap_ST_fsm_state27;
    static const sc_lv<37> ap_ST_fsm_state28;
    static const sc_lv<37> ap_ST_fsm_state29;
    static const sc_lv<37> ap_ST_fsm_state30;
    static const sc_lv<37> ap_ST_fsm_state31;
    static const sc_lv<37> ap_ST_fsm_state32;
    static const sc_lv<37> ap_ST_fsm_state33;
    static const sc_lv<37> ap_ST_fsm_state34;
    static const sc_lv<37> ap_ST_fsm_state35;
    static const sc_lv<37> ap_ST_fsm_state36;
    static const sc_lv<37> ap_ST_fsm_state37;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<6> ap_const_lv6_34;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_LS_out_M_imag_address0();
    void thread_LS_out_M_imag_ce0();
    void thread_LS_out_M_imag_d0();
    void thread_LS_out_M_imag_we0();
    void thread_LS_out_M_real_address0();
    void thread_LS_out_M_real_ce0();
    void thread_LS_out_M_real_d0();
    void thread_LS_out_M_real_we0();
    void thread_add_ln10_1_fu_425_p2();
    void thread_add_ln10_fu_407_p2();
    void thread_add_ln12_fu_443_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state35();
    void thread_ap_block_state5();
    void thread_ap_block_state6();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln162_1_fu_573_p1();
    void thread_bitcast_ln162_fu_569_p1();
    void thread_bitcast_ln9_1_fu_482_p1();
    void thread_bitcast_ln9_2_fu_509_p1();
    void thread_bitcast_ln9_3_fu_514_p1();
    void thread_bitcast_ln9_fu_477_p1();
    void thread_grp_fu_397_p4();
    void thread_i_1_fu_499_p2();
    void thread_i_2_fu_531_p2();
    void thread_i_3_fu_551_p2();
    void thread_i_fu_467_p2();
    void thread_icmp_ln10_1_fu_437_p2();
    void thread_icmp_ln10_fu_419_p2();
    void thread_icmp_ln12_fu_455_p2();
    void thread_icmp_ln15_fu_461_p2();
    void thread_icmp_ln21_fu_493_p2();
    void thread_icmp_ln28_fu_525_p2();
    void thread_icmp_ln33_fu_545_p2();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_V_data_0_ack_in();
    void thread_in_stream_V_data_0_ack_out();
    void thread_in_stream_V_data_0_data_out();
    void thread_in_stream_V_data_0_load_A();
    void thread_in_stream_V_data_0_load_B();
    void thread_in_stream_V_data_0_sel();
    void thread_in_stream_V_data_0_state_cmp_full();
    void thread_in_stream_V_data_0_vld_in();
    void thread_in_stream_V_data_0_vld_out();
    void thread_in_stream_V_last_V_0_ack_out();
    void thread_in_stream_V_last_V_0_vld_in();
    void thread_out_stream_TDATA();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TLAST();
    void thread_out_stream_TVALID();
    void thread_out_stream_V_data_1_ack_in();
    void thread_out_stream_V_data_1_ack_out();
    void thread_out_stream_V_data_1_data_out();
    void thread_out_stream_V_data_1_load_A();
    void thread_out_stream_V_data_1_load_B();
    void thread_out_stream_V_data_1_sel();
    void thread_out_stream_V_data_1_state_cmp_full();
    void thread_out_stream_V_data_1_vld_in();
    void thread_out_stream_V_data_1_vld_out();
    void thread_out_stream_V_last_V_1_ack_in();
    void thread_out_stream_V_last_V_1_ack_out();
    void thread_out_stream_V_last_V_1_data_out();
    void thread_out_stream_V_last_V_1_load_A();
    void thread_out_stream_V_last_V_1_load_B();
    void thread_out_stream_V_last_V_1_sel();
    void thread_out_stream_V_last_V_1_state_cmp_full();
    void thread_out_stream_V_last_V_1_vld_in();
    void thread_out_stream_V_last_V_1_vld_out();
    void thread_preamble_M_imag_address0();
    void thread_preamble_M_imag_ce0();
    void thread_preamble_M_imag_d0();
    void thread_preamble_M_imag_we0();
    void thread_preamble_M_real_address0();
    void thread_preamble_M_real_ce0();
    void thread_preamble_M_real_d0();
    void thread_preamble_M_real_we0();
    void thread_tmp_data_2_fu_577_p3();
    void thread_tmp_last_V_fu_563_p2();
    void thread_training_sym_M_imag_address0();
    void thread_training_sym_M_imag_ce0();
    void thread_training_sym_M_imag_d0();
    void thread_training_sym_M_imag_we0();
    void thread_training_sym_M_real_address0();
    void thread_training_sym_M_real_ce0();
    void thread_training_sym_M_real_d0();
    void thread_training_sym_M_real_we0();
    void thread_trunc_ln9_1_fu_505_p1();
    void thread_trunc_ln9_fu_473_p1();
    void thread_zext_ln10_1_fu_431_p1();
    void thread_zext_ln10_fu_413_p1();
    void thread_zext_ln12_fu_449_p1();
    void thread_zext_ln18_fu_487_p1();
    void thread_zext_ln24_fu_519_p1();
    void thread_zext_ln29_fu_537_p1();
    void thread_zext_ln36_fu_557_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
