#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x556a1cb2ac50 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x556a1cb73e50_0 .net "Datos", 15 0, L_0x556a1cb86dd0;  1 drivers
o0x7f9691082908 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x556a1cb73f30_0 .net "Direcciones", 15 0, o0x7f9691082908;  0 drivers
v0x556a1cb73ff0_0 .var "clk", 0 0;
v0x556a1cb74090_0 .var "intr", 7 0;
v0x556a1cb74130_0 .var/i "regid", 31 0;
v0x556a1cb74210 .array/s "registros", 0 15, 15 0;
v0x556a1cb742d0_0 .var "reset", 0 0;
S_0x556a1cb386a0 .scope module, "micpu" "cpu" 2 21, 3 1 0, S_0x556a1cb2ac50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "intr_in";
    .port_info 3 /OUTPUT 16 "Direcciones";
    .port_info 4 /INOUT 16 "Datos";
v0x556a1cb72b00_0 .net "Datos", 15 0, L_0x556a1cb86dd0;  alias, 1 drivers
v0x556a1cb72c30_0 .net "Direcciones", 15 0, o0x7f9691082908;  alias, 0 drivers
v0x556a1cb72cf0_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  1 drivers
v0x556a1cb72d90_0 .net "intr_in", 7 0, v0x556a1cb74090_0;  1 drivers
v0x556a1cb72e80_0 .net "intr_out", 7 0, L_0x556a1cb74cc0;  1 drivers
v0x556a1cb72f70_0 .net "min_bit_a", 7 0, L_0x556a1cb74b30;  1 drivers
v0x556a1cb73030_0 .net "min_bit_s", 7 0, L_0x556a1cb746d0;  1 drivers
v0x556a1cb730f0_0 .net "op_alu", 2 0, v0x556a1cb719c0_0;  1 drivers
v0x556a1cb731b0_0 .net "opcode", 5 0, L_0x556a1cb876e0;  1 drivers
v0x556a1cb73270_0 .net "pop", 0 0, v0x556a1cb71b70_0;  1 drivers
v0x556a1cb73310_0 .net "push", 0 0, v0x556a1cb71cb0_0;  1 drivers
v0x556a1cb733b0_0 .net "reset", 0 0, v0x556a1cb742d0_0;  1 drivers
v0x556a1cb73560_0 .net "s_call_intr", 7 0, v0x556a1cb71da0_0;  1 drivers
v0x556a1cb73620_0 .net "s_inc", 1 0, v0x556a1cb71e90_0;  1 drivers
v0x556a1cb736e0_0 .net "s_inm", 0 0, v0x556a1cb71fa0_0;  1 drivers
v0x556a1cb73780_0 .net "s_intr", 0 0, v0x556a1cb720d0_0;  1 drivers
v0x556a1cb73820_0 .net "s_mux_datos", 0 0, v0x556a1cb72170_0;  1 drivers
v0x556a1cb739d0_0 .net "s_return_intr", 7 0, v0x556a1cb72260_0;  1 drivers
v0x556a1cb73a90_0 .net "s_stack_mux", 0 0, v0x556a1cb72320_0;  1 drivers
v0x556a1cb73b30_0 .net "transceiver_oe", 0 0, v0x556a1cb72410_0;  1 drivers
v0x556a1cb73bd0_0 .net "we3", 0 0, v0x556a1cb72500_0;  1 drivers
v0x556a1cb73c70_0 .net "wez", 0 0, v0x556a1cb725f0_0;  1 drivers
v0x556a1cb73d10_0 .net "z", 0 0, v0x556a1cb66d10_0;  1 drivers
S_0x556a1cb26080 .scope module, "cam_dat" "cd" 3 10, 4 1 0, S_0x556a1cb386a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 1 "transceiver_oe";
    .port_info 5 /INPUT 1 "s_stack_mux";
    .port_info 6 /INPUT 1 "s_mux_alu";
    .port_info 7 /INPUT 1 "s_mux_datos";
    .port_info 8 /INPUT 1 "we3";
    .port_info 9 /INPUT 1 "wez";
    .port_info 10 /INPUT 1 "s_intr";
    .port_info 11 /INPUT 2 "s_inc";
    .port_info 12 /INPUT 8 "intr";
    .port_info 13 /INPUT 3 "op_alu";
    .port_info 14 /OUTPUT 16 "Direcciones";
    .port_info 15 /OUTPUT 1 "z";
    .port_info 16 /OUTPUT 6 "opcode";
    .port_info 17 /INOUT 16 "Datos";
v0x556a1cb6c410_0 .net "Datos", 15 0, L_0x556a1cb86dd0;  alias, 1 drivers
v0x556a1cb6c4f0_0 .net "Direcciones", 15 0, o0x7f9691082908;  alias, 0 drivers
v0x556a1cb6c5b0_0 .net "alu_mux", 15 0, v0x556a1ca88180_0;  1 drivers
v0x556a1cb6c6d0_0 .net "aluffz", 0 0, L_0x556a1cb86af0;  1 drivers
v0x556a1cb6c7c0_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  alias, 1 drivers
v0x556a1cb6c8b0_0 .net "dir_intr", 9 0, v0x556a1cb67140_0;  1 drivers
v0x556a1cb6c9c0_0 .net "instruccion", 31 0, L_0x556a1cb74f90;  1 drivers
v0x556a1cb6ca80_0 .net "intr", 7 0, L_0x556a1cb74cc0;  alias, 1 drivers
v0x556a1cb6cb20_0 .net "mux2mux", 9 0, L_0x556a1cb857a0;  1 drivers
v0x556a1cb6cc50_0 .net "mux_alu", 15 0, L_0x556a1cb86c90;  1 drivers
v0x556a1cb6cd60_0 .net "mux_pc", 9 0, L_0x556a1cb87490;  1 drivers
v0x556a1cb6ce70_0 .net "op_alu", 2 0, v0x556a1cb719c0_0;  alias, 1 drivers
v0x556a1cb6cf30_0 .net "opcode", 5 0, L_0x556a1cb876e0;  alias, 1 drivers
v0x556a1cb6cff0_0 .net "pop", 0 0, v0x556a1cb71b70_0;  alias, 1 drivers
v0x556a1cb6d090_0 .net "push", 0 0, v0x556a1cb71cb0_0;  alias, 1 drivers
v0x556a1cb6d130_0 .net "rd1", 15 0, L_0x556a1cb85ef0;  1 drivers
v0x556a1cb6d1d0_0 .net "rd2", 15 0, L_0x556a1cb865b0;  1 drivers
v0x556a1cb6d2c0_0 .net "reset", 0 0, v0x556a1cb742d0_0;  alias, 1 drivers
v0x556a1cb6d360_0 .net "s_inc", 1 0, v0x556a1cb71e90_0;  alias, 1 drivers
v0x556a1cb6d420_0 .net "s_intr", 0 0, v0x556a1cb720d0_0;  alias, 1 drivers
v0x556a1cb6d4c0_0 .net "s_mux_alu", 0 0, v0x556a1cb71fa0_0;  alias, 1 drivers
v0x556a1cb6d560_0 .net "s_mux_datos", 0 0, v0x556a1cb72170_0;  alias, 1 drivers
v0x556a1cb6d600_0 .net "s_stack_mux", 0 0, v0x556a1cb72320_0;  alias, 1 drivers
v0x556a1cb6d6a0_0 .net "salida_pc", 9 0, v0x556a1cb6a4c0_0;  1 drivers
v0x556a1cb6d7d0_0 .net "stack_mux", 9 0, L_0x556a1cb873f0;  1 drivers
v0x556a1cb6d870_0 .net "sum_mux", 9 0, L_0x556a1cb75050;  1 drivers
v0x556a1cb6d960_0 .net "trans_mux", 15 0, L_0x556a1cb86f90;  1 drivers
v0x556a1cb6da50_0 .net "transceiver_oe", 0 0, v0x556a1cb72410_0;  alias, 1 drivers
v0x556a1cb6daf0_0 .net "wd3", 15 0, L_0x556a1cb86b60;  1 drivers
v0x556a1cb6dbe0_0 .net "we3", 0 0, v0x556a1cb72500_0;  alias, 1 drivers
v0x556a1cb6dc80_0 .net "wez", 0 0, v0x556a1cb725f0_0;  alias, 1 drivers
v0x556a1cb6dd20_0 .net "z", 0 0, v0x556a1cb66d10_0;  alias, 1 drivers
L_0x556a1cb859b0 .part L_0x556a1cb74f90, 0, 10;
L_0x556a1cb86750 .part L_0x556a1cb74f90, 22, 4;
L_0x556a1cb86880 .part L_0x556a1cb74f90, 18, 4;
L_0x556a1cb86920 .part L_0x556a1cb74f90, 14, 4;
L_0x556a1cb86d30 .part L_0x556a1cb74f90, 0, 16;
L_0x556a1cb876e0 .part L_0x556a1cb74f90, 26, 6;
S_0x556a1cac1660 .scope module, "alu_cpu" "alu" 4 23, 5 1 0, S_0x556a1cb26080;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /INPUT 1 "s_inm";
    .port_info 4 /OUTPUT 16 "y";
    .port_info 5 /OUTPUT 1 "zero";
L_0x556a1cb86af0 .functor NOT 1, L_0x556a1cb869c0, C4<0>, C4<0>, C4<0>;
v0x556a1cb3ab10_0 .net *"_ivl_3", 0 0, L_0x556a1cb869c0;  1 drivers
v0x556a1cb2b6f0_0 .net "a", 15 0, L_0x556a1cb86c90;  alias, 1 drivers
v0x556a1cb2b7c0_0 .net "b", 15 0, L_0x556a1cb865b0;  alias, 1 drivers
v0x556a1cb38080_0 .net "op_alu", 2 0, v0x556a1cb719c0_0;  alias, 1 drivers
v0x556a1ca88180_0 .var "s", 15 0;
v0x556a1cb64c10_0 .net "s_inm", 0 0, v0x556a1cb71fa0_0;  alias, 1 drivers
v0x556a1cb64cd0_0 .net "y", 15 0, v0x556a1ca88180_0;  alias, 1 drivers
v0x556a1cb64db0_0 .net "zero", 0 0, L_0x556a1cb86af0;  alias, 1 drivers
E_0x556a1cabe7b0 .event edge, v0x556a1cb38080_0, v0x556a1cb2b7c0_0, v0x556a1cb2b6f0_0;
L_0x556a1cb869c0 .reduce/or v0x556a1ca88180_0;
S_0x556a1cb64f30 .scope module, "banco_registros" "regfile" 4 22, 6 4 0, S_0x556a1cb26080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "wa3";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "ra1";
    .port_info 5 /INPUT 16 "wd3";
    .port_info 6 /OUTPUT 16 "rd1";
    .port_info 7 /OUTPUT 16 "rd2";
v0x556a1cb65270_0 .net *"_ivl_0", 31 0, L_0x556a1cb85a50;  1 drivers
v0x556a1cb65370_0 .net *"_ivl_10", 5 0, L_0x556a1cb85d60;  1 drivers
L_0x7f96910382e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556a1cb65450_0 .net *"_ivl_13", 1 0, L_0x7f96910382e8;  1 drivers
L_0x7f9691038330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556a1cb65510_0 .net/2u *"_ivl_14", 15 0, L_0x7f9691038330;  1 drivers
v0x556a1cb655f0_0 .net *"_ivl_18", 31 0, L_0x556a1cb860c0;  1 drivers
L_0x7f9691038378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556a1cb65720_0 .net *"_ivl_21", 27 0, L_0x7f9691038378;  1 drivers
L_0x7f96910383c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556a1cb65800_0 .net/2u *"_ivl_22", 31 0, L_0x7f96910383c0;  1 drivers
v0x556a1cb658e0_0 .net *"_ivl_24", 0 0, L_0x556a1cb861f0;  1 drivers
v0x556a1cb659a0_0 .net *"_ivl_26", 15 0, L_0x556a1cb86330;  1 drivers
v0x556a1cb65a80_0 .net *"_ivl_28", 5 0, L_0x556a1cb86420;  1 drivers
L_0x7f9691038258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556a1cb65b60_0 .net *"_ivl_3", 27 0, L_0x7f9691038258;  1 drivers
L_0x7f9691038408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556a1cb65c40_0 .net *"_ivl_31", 1 0, L_0x7f9691038408;  1 drivers
L_0x7f9691038450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556a1cb65d20_0 .net/2u *"_ivl_32", 15 0, L_0x7f9691038450;  1 drivers
L_0x7f96910382a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556a1cb65e00_0 .net/2u *"_ivl_4", 31 0, L_0x7f96910382a0;  1 drivers
v0x556a1cb65ee0_0 .net *"_ivl_6", 0 0, L_0x556a1cb85bd0;  1 drivers
v0x556a1cb65fa0_0 .net *"_ivl_8", 15 0, L_0x556a1cb85cc0;  1 drivers
v0x556a1cb66080_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  alias, 1 drivers
v0x556a1cb66140_0 .net "ra1", 3 0, L_0x556a1cb86920;  1 drivers
v0x556a1cb66220_0 .net "ra2", 3 0, L_0x556a1cb86880;  1 drivers
v0x556a1cb66300_0 .net "rd1", 15 0, L_0x556a1cb85ef0;  alias, 1 drivers
v0x556a1cb663e0_0 .net "rd2", 15 0, L_0x556a1cb865b0;  alias, 1 drivers
v0x556a1cb664a0 .array "regb", 15 0, 15 0;
v0x556a1cb66540_0 .net "wa3", 3 0, L_0x556a1cb86750;  1 drivers
v0x556a1cb66620_0 .net "wd3", 15 0, L_0x556a1cb86b60;  alias, 1 drivers
v0x556a1cb66700_0 .net "we3", 0 0, v0x556a1cb72500_0;  alias, 1 drivers
E_0x556a1cabe540 .event posedge, v0x556a1cb66080_0;
L_0x556a1cb85a50 .concat [ 4 28 0 0], L_0x556a1cb86920, L_0x7f9691038258;
L_0x556a1cb85bd0 .cmp/ne 32, L_0x556a1cb85a50, L_0x7f96910382a0;
L_0x556a1cb85cc0 .array/port v0x556a1cb664a0, L_0x556a1cb85d60;
L_0x556a1cb85d60 .concat [ 4 2 0 0], L_0x556a1cb86920, L_0x7f96910382e8;
L_0x556a1cb85ef0 .functor MUXZ 16, L_0x7f9691038330, L_0x556a1cb85cc0, L_0x556a1cb85bd0, C4<>;
L_0x556a1cb860c0 .concat [ 4 28 0 0], L_0x556a1cb86880, L_0x7f9691038378;
L_0x556a1cb861f0 .cmp/ne 32, L_0x556a1cb860c0, L_0x7f96910383c0;
L_0x556a1cb86330 .array/port v0x556a1cb664a0, L_0x556a1cb86420;
L_0x556a1cb86420 .concat [ 4 2 0 0], L_0x556a1cb86880, L_0x7f9691038408;
L_0x556a1cb865b0 .functor MUXZ 16, L_0x7f9691038450, L_0x556a1cb86330, L_0x556a1cb861f0, C4<>;
S_0x556a1cb668c0 .scope module, "ffz" "ffd" 4 26, 6 71 0, S_0x556a1cb26080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x556a1cb66a70_0 .net "carga", 0 0, v0x556a1cb725f0_0;  alias, 1 drivers
v0x556a1cb66b50_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  alias, 1 drivers
v0x556a1cb66c10_0 .net "d", 0 0, L_0x556a1cb86af0;  alias, 1 drivers
v0x556a1cb66d10_0 .var "q", 0 0;
v0x556a1cb66db0_0 .net "reset", 0 0, v0x556a1cb742d0_0;  alias, 1 drivers
E_0x556a1caa91e0 .event posedge, v0x556a1cb66db0_0, v0x556a1cb66080_0;
S_0x556a1cb66f00 .scope module, "intr_deco" "reg_intr" 4 17, 7 1 0, S_0x556a1cb26080;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_selec";
    .port_info 1 /OUTPUT 10 "intr_dir_out";
v0x556a1cb67140_0 .var "intr_dir_out", 9 0;
v0x556a1cb67240_0 .net "intr_selec", 7 0, L_0x556a1cb74cc0;  alias, 1 drivers
E_0x556a1cb50560 .event edge, v0x556a1cb67240_0;
S_0x556a1cb67380 .scope module, "memoria_prog" "memprog" 4 18, 8 3 0, S_0x556a1cb26080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 32 "rd";
L_0x556a1cb74f90 .functor BUFZ 32, L_0x556a1cb74e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556a1cb67600_0 .net *"_ivl_0", 31 0, L_0x556a1cb74e50;  1 drivers
v0x556a1cb67700_0 .net *"_ivl_2", 11 0, L_0x556a1cb74ef0;  1 drivers
L_0x7f96910380a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556a1cb677e0_0 .net *"_ivl_5", 1 0, L_0x7f96910380a8;  1 drivers
v0x556a1cb678a0_0 .net "a", 9 0, v0x556a1cb6a4c0_0;  alias, 1 drivers
v0x556a1cb67980_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  alias, 1 drivers
v0x556a1cb67ac0 .array "mem", 1023 0, 31 0;
v0x556a1cb67b80_0 .net "rd", 31 0, L_0x556a1cb74f90;  alias, 1 drivers
L_0x556a1cb74e50 .array/port v0x556a1cb67ac0, L_0x556a1cb74ef0;
L_0x556a1cb74ef0 .concat [ 10 2 0 0], v0x556a1cb6a4c0_0, L_0x7f96910380a8;
S_0x556a1cb67ce0 .scope module, "mux_a" "mux4" 4 21, 6 60 0, S_0x556a1cb26080;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 10 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 10 "y";
P_0x556a1cb67ec0 .param/l "WIDTH" 0 6 60, +C4<00000000000000000000000000001010>;
L_0x7f9691038138 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x556a1cb67f60_0 .net/2u *"_ivl_0", 1 0, L_0x7f9691038138;  1 drivers
v0x556a1cb68040_0 .net *"_ivl_10", 0 0, L_0x556a1cb85430;  1 drivers
L_0x7f9691038210 .functor BUFT 1, C4<00000000xx>, C4<0>, C4<0>, C4<0>;
v0x556a1cb68100_0 .net *"_ivl_12", 9 0, L_0x7f9691038210;  1 drivers
v0x556a1cb681c0_0 .net *"_ivl_14", 9 0, L_0x556a1cb85520;  1 drivers
v0x556a1cb682a0_0 .net *"_ivl_16", 9 0, L_0x556a1cb85660;  1 drivers
v0x556a1cb683d0_0 .net *"_ivl_2", 0 0, L_0x556a1cb85210;  1 drivers
L_0x7f9691038180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556a1cb68490_0 .net/2u *"_ivl_4", 1 0, L_0x7f9691038180;  1 drivers
v0x556a1cb68570_0 .net *"_ivl_6", 0 0, L_0x556a1cb85340;  1 drivers
L_0x7f96910381c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x556a1cb68630_0 .net/2u *"_ivl_8", 1 0, L_0x7f96910381c8;  1 drivers
v0x556a1cb68710_0 .net "d0", 9 0, L_0x556a1cb859b0;  1 drivers
v0x556a1cb687f0_0 .net "d1", 9 0, L_0x556a1cb75050;  alias, 1 drivers
v0x556a1cb688d0_0 .net "d2", 9 0, v0x556a1cb67140_0;  alias, 1 drivers
v0x556a1cb68990_0 .net "s", 1 0, v0x556a1cb71e90_0;  alias, 1 drivers
v0x556a1cb68a50_0 .net "y", 9 0, L_0x556a1cb857a0;  alias, 1 drivers
L_0x556a1cb85210 .cmp/eq 2, v0x556a1cb71e90_0, L_0x7f9691038138;
L_0x556a1cb85340 .cmp/eq 2, v0x556a1cb71e90_0, L_0x7f9691038180;
L_0x556a1cb85430 .cmp/eq 2, v0x556a1cb71e90_0, L_0x7f96910381c8;
L_0x556a1cb85520 .functor MUXZ 10, L_0x7f9691038210, v0x556a1cb67140_0, L_0x556a1cb85430, C4<>;
L_0x556a1cb85660 .functor MUXZ 10, L_0x556a1cb85520, L_0x556a1cb859b0, L_0x556a1cb85340, C4<>;
L_0x556a1cb857a0 .functor MUXZ 10, L_0x556a1cb85660, L_0x556a1cb75050, L_0x556a1cb85210, C4<>;
S_0x556a1cb68c00 .scope module, "mux_b" "mux2" 4 24, 6 50 0, S_0x556a1cb26080;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x556a1cb68d90 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000010000>;
v0x556a1cb68e60_0 .net "d0", 15 0, v0x556a1ca88180_0;  alias, 1 drivers
v0x556a1cb68f70_0 .net "d1", 15 0, L_0x556a1cb86f90;  alias, 1 drivers
v0x556a1cb69030_0 .net "s", 0 0, v0x556a1cb72170_0;  alias, 1 drivers
v0x556a1cb69100_0 .net "y", 15 0, L_0x556a1cb86b60;  alias, 1 drivers
L_0x556a1cb86b60 .functor MUXZ 16, v0x556a1ca88180_0, L_0x556a1cb86f90, v0x556a1cb72170_0, C4<>;
S_0x556a1cb69280 .scope module, "mux_inm" "mux2" 4 25, 6 50 0, S_0x556a1cb26080;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x556a1cb69460 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000010000>;
v0x556a1cb69530_0 .net "d0", 15 0, L_0x556a1cb85ef0;  alias, 1 drivers
v0x556a1cb69640_0 .net "d1", 15 0, L_0x556a1cb86d30;  1 drivers
v0x556a1cb69700_0 .net "s", 0 0, v0x556a1cb71fa0_0;  alias, 1 drivers
v0x556a1cb69800_0 .net "y", 15 0, L_0x556a1cb86c90;  alias, 1 drivers
L_0x556a1cb86c90 .functor MUXZ 16, L_0x556a1cb85ef0, L_0x556a1cb86d30, v0x556a1cb71fa0_0, C4<>;
S_0x556a1cb69940 .scope module, "mux_pila" "mux2" 4 29, 6 50 0, S_0x556a1cb26080;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x556a1cb67560 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x556a1cb69c30_0 .net "d0", 9 0, L_0x556a1cb857a0;  alias, 1 drivers
v0x556a1cb69d40_0 .net "d1", 9 0, L_0x556a1cb873f0;  alias, 1 drivers
v0x556a1cb69e00_0 .net "s", 0 0, v0x556a1cb72320_0;  alias, 1 drivers
v0x556a1cb69ed0_0 .net "y", 9 0, L_0x556a1cb87490;  alias, 1 drivers
L_0x556a1cb87490 .functor MUXZ 10, L_0x556a1cb857a0, L_0x556a1cb873f0, v0x556a1cb72320_0, C4<>;
S_0x556a1cb6a060 .scope module, "pc" "registro" 4 19, 6 38 0, S_0x556a1cb26080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x556a1cb6a240 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x556a1cb6a310_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  alias, 1 drivers
v0x556a1cb6a3d0_0 .net "d", 9 0, L_0x556a1cb87490;  alias, 1 drivers
v0x556a1cb6a4c0_0 .var "q", 9 0;
v0x556a1cb6a5c0_0 .net "reset", 0 0, v0x556a1cb742d0_0;  alias, 1 drivers
S_0x556a1cb6a6e0 .scope module, "stack" "pila" 4 28, 9 1 0, S_0x556a1cb26080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 1 "s_intr";
    .port_info 5 /INPUT 10 "dato";
    .port_info 6 /OUTPUT 10 "data_out";
v0x556a1cb6a9b0_0 .net *"_ivl_0", 9 0, L_0x556a1cb87090;  1 drivers
L_0x7f9691038498 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x556a1cb6aab0_0 .net/2u *"_ivl_2", 9 0, L_0x7f9691038498;  1 drivers
v0x556a1cb6ab90_0 .net *"_ivl_4", 9 0, L_0x556a1cb87240;  1 drivers
v0x556a1cb6ac50_0 .net *"_ivl_6", 9 0, L_0x556a1cb87350;  1 drivers
v0x556a1cb6ad30_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  alias, 1 drivers
v0x556a1cb6ae20_0 .net "data_out", 9 0, L_0x556a1cb873f0;  alias, 1 drivers
v0x556a1cb6aee0_0 .net "dato", 9 0, v0x556a1cb6a4c0_0;  alias, 1 drivers
v0x556a1cb6af80_0 .net "pop", 0 0, v0x556a1cb71b70_0;  alias, 1 drivers
v0x556a1cb6b040_0 .net "push", 0 0, v0x556a1cb71cb0_0;  alias, 1 drivers
v0x556a1cb6b190_0 .net "reset", 0 0, v0x556a1cb742d0_0;  alias, 1 drivers
v0x556a1cb6b230_0 .net "s_intr", 0 0, v0x556a1cb720d0_0;  alias, 1 drivers
v0x556a1cb6b2f0_0 .var "sp", 15 0;
v0x556a1cb6b3d0 .array "stackmem", 15 0, 9 0;
L_0x556a1cb87090 .array/port v0x556a1cb6b3d0, v0x556a1cb6b2f0_0;
L_0x556a1cb87240 .arith/sub 10, L_0x556a1cb87090, L_0x7f9691038498;
L_0x556a1cb87350 .array/port v0x556a1cb6b3d0, v0x556a1cb6b2f0_0;
L_0x556a1cb873f0 .functor MUXZ 10, L_0x556a1cb87350, L_0x556a1cb87240, v0x556a1cb720d0_0, C4<>;
S_0x556a1cb6b5b0 .scope module, "sumador" "sum" 4 20, 6 30 0, S_0x556a1cb26080;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
v0x556a1cb6b800_0 .net "a", 9 0, v0x556a1cb6a4c0_0;  alias, 1 drivers
L_0x7f96910380f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x556a1cb6b8e0_0 .net "b", 9 0, L_0x7f96910380f0;  1 drivers
v0x556a1cb6b9c0_0 .net "y", 9 0, L_0x556a1cb75050;  alias, 1 drivers
L_0x556a1cb75050 .arith/sum 10, v0x556a1cb6a4c0_0, L_0x7f96910380f0;
S_0x556a1cb6bac0 .scope module, "transc1" "transceiver" 4 27, 6 83 0, S_0x556a1cb26080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "oe";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /INOUT 16 "bidir";
L_0x556a1cb86f90 .functor BUFZ 16, L_0x556a1cb86dd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f9691082758 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x556a1cb6bd40_0 name=_ivl_0
v0x556a1cb6be20_0 .net "bidir", 15 0, L_0x556a1cb86dd0;  alias, 1 drivers
v0x556a1cb6bf00_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  alias, 1 drivers
v0x556a1cb6bfd0_0 .net "in", 15 0, L_0x556a1cb85ef0;  alias, 1 drivers
v0x556a1cb6c0c0_0 .net "oe", 0 0, v0x556a1cb72410_0;  alias, 1 drivers
v0x556a1cb6c1d0_0 .net "out", 15 0, L_0x556a1cb86f90;  alias, 1 drivers
v0x556a1cb6c290_0 .net "reset", 0 0, v0x556a1cb742d0_0;  alias, 1 drivers
L_0x556a1cb86dd0 .functor MUXZ 16, o0x7f9691082758, L_0x556a1cb85ef0, v0x556a1cb72410_0, C4<>;
S_0x556a1cb6e040 .scope module, "gestor_intr" "intr_manager" 3 9, 10 19 0, S_0x556a1cb386a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "interrupt_in";
    .port_info 1 /INPUT 8 "s_return_intr";
    .port_info 2 /INPUT 8 "call_intr";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 8 "min_bit_a";
    .port_info 6 /OUTPUT 8 "min_bit_s";
    .port_info 7 /OUTPUT 8 "interrupt_out";
L_0x556a1cb74cc0 .functor BUFZ 8, L_0x556a1cb74940, C4<00000000>, C4<00000000>, C4<00000000>;
v0x556a1cb70890_0 .net "call_intr", 7 0, v0x556a1cb71da0_0;  alias, 1 drivers
v0x556a1cb70970_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  alias, 1 drivers
v0x556a1cb70a10_0 .net "data_a", 7 0, L_0x556a1cb74940;  1 drivers
v0x556a1cb70b30_0 .net "data_s", 7 0, L_0x556a1cb744e0;  1 drivers
v0x556a1cb70c20_0 .net "interrupt_in", 7 0, v0x556a1cb74090_0;  alias, 1 drivers
v0x556a1cb70d30_0 .net "interrupt_out", 7 0, L_0x556a1cb74cc0;  alias, 1 drivers
v0x556a1cb70e20_0 .net "intr_a", 7 0, v0x556a1cb6e840_0;  1 drivers
v0x556a1cb70f30_0 .net "intr_s", 7 0, v0x556a1cb70680_0;  1 drivers
v0x556a1cb71040_0 .net "min_bit_a", 7 0, L_0x556a1cb74b30;  alias, 1 drivers
v0x556a1cb71100_0 .net "min_bit_s", 7 0, L_0x556a1cb746d0;  alias, 1 drivers
v0x556a1cb711a0_0 .net "reset", 0 0, v0x556a1cb742d0_0;  alias, 1 drivers
v0x556a1cb71240_0 .net "s_return_intr", 7 0, v0x556a1cb72260_0;  alias, 1 drivers
S_0x556a1cb6e360 .scope module, "atencion" "registro" 10 28, 6 38 0, S_0x556a1cb6e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x556a1cb6e540 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x556a1cb288b0_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  alias, 1 drivers
v0x556a1cb6e760_0 .net "d", 7 0, L_0x556a1cb74940;  alias, 1 drivers
v0x556a1cb6e840_0 .var "q", 7 0;
v0x556a1cb6e930_0 .net "reset", 0 0, v0x556a1cb742d0_0;  alias, 1 drivers
S_0x556a1cb6ea80 .scope module, "gestor_a" "manager_a" 10 26, 10 11 0, S_0x556a1cb6e040;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_a";
    .port_info 1 /INPUT 8 "s_return_intr";
    .port_info 2 /INPUT 8 "call_intr";
    .port_info 3 /OUTPUT 8 "min_bit_a";
    .port_info 4 /OUTPUT 8 "data_a";
L_0x556a1cb74860 .functor NOT 8, v0x556a1cb72260_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x556a1cb748d0 .functor AND 8, L_0x556a1cb74860, v0x556a1cb6e840_0, C4<11111111>, C4<11111111>;
L_0x556a1cb74940 .functor OR 8, L_0x556a1cb748d0, v0x556a1cb71da0_0, C4<00000000>, C4<00000000>;
L_0x556a1cb74b30 .functor AND 8, L_0x556a1cb74a90, v0x556a1cb6e840_0, C4<11111111>, C4<11111111>;
v0x556a1cb6ec80_0 .net *"_ivl_0", 7 0, L_0x556a1cb74860;  1 drivers
v0x556a1cb6ed60_0 .net *"_ivl_2", 7 0, L_0x556a1cb748d0;  1 drivers
L_0x7f9691038060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556a1cb6ee40_0 .net *"_ivl_6", 7 0, L_0x7f9691038060;  1 drivers
v0x556a1cb6ef30_0 .net *"_ivl_9", 7 0, L_0x556a1cb74a90;  1 drivers
v0x556a1cb6f010_0 .net "call_intr", 7 0, v0x556a1cb71da0_0;  alias, 1 drivers
v0x556a1cb6f140_0 .net "data_a", 7 0, L_0x556a1cb74940;  alias, 1 drivers
v0x556a1cb6f200_0 .net "intr_a", 7 0, v0x556a1cb6e840_0;  alias, 1 drivers
v0x556a1cb6f2d0_0 .net "min_bit_a", 7 0, L_0x556a1cb74b30;  alias, 1 drivers
v0x556a1cb6f390_0 .net "s_return_intr", 7 0, v0x556a1cb72260_0;  alias, 1 drivers
L_0x556a1cb74a90 .arith/sub 8, L_0x7f9691038060, v0x556a1cb6e840_0;
S_0x556a1cb6f540 .scope module, "gestor_s" "manager_s" 10 25, 10 2 0, S_0x556a1cb6e040;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_in";
    .port_info 1 /INPUT 8 "intr_s";
    .port_info 2 /INPUT 8 "s_return_intr";
    .port_info 3 /OUTPUT 8 "min_bit_s";
    .port_info 4 /OUTPUT 8 "data_s";
L_0x556a1cb74370 .functor NOT 8, v0x556a1cb72260_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x556a1cb74400 .functor AND 8, L_0x556a1cb74370, v0x556a1cb70680_0, C4<11111111>, C4<11111111>;
L_0x556a1cb744e0 .functor OR 8, L_0x556a1cb74400, v0x556a1cb74090_0, C4<00000000>, C4<00000000>;
L_0x556a1cb746d0 .functor AND 8, L_0x556a1cb74630, L_0x556a1cb744e0, C4<11111111>, C4<11111111>;
v0x556a1cb6f700_0 .net *"_ivl_0", 7 0, L_0x556a1cb74370;  1 drivers
v0x556a1cb6f7e0_0 .net *"_ivl_2", 7 0, L_0x556a1cb74400;  1 drivers
L_0x7f9691038018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556a1cb6f8c0_0 .net *"_ivl_6", 7 0, L_0x7f9691038018;  1 drivers
v0x556a1cb6f9b0_0 .net *"_ivl_9", 7 0, L_0x556a1cb74630;  1 drivers
v0x556a1cb6fa90_0 .net "data_s", 7 0, L_0x556a1cb744e0;  alias, 1 drivers
v0x556a1cb6fbc0_0 .net "intr_in", 7 0, v0x556a1cb74090_0;  alias, 1 drivers
v0x556a1cb6fca0_0 .net "intr_s", 7 0, v0x556a1cb70680_0;  alias, 1 drivers
v0x556a1cb6fd80_0 .net "min_bit_s", 7 0, L_0x556a1cb746d0;  alias, 1 drivers
v0x556a1cb6fe60_0 .net "s_return_intr", 7 0, v0x556a1cb72260_0;  alias, 1 drivers
L_0x556a1cb74630 .arith/sub 8, L_0x7f9691038018, L_0x556a1cb744e0;
S_0x556a1cb70060 .scope module, "request" "registro" 10 27, 6 38 0, S_0x556a1cb6e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x556a1cb701f0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x556a1cb703c0_0 .net "clk", 0 0, v0x556a1cb73ff0_0;  alias, 1 drivers
v0x556a1cb70590_0 .net "d", 7 0, L_0x556a1cb744e0;  alias, 1 drivers
v0x556a1cb70680_0 .var "q", 7 0;
v0x556a1cb70780_0 .net "reset", 0 0, v0x556a1cb742d0_0;  alias, 1 drivers
S_0x556a1cb71430 .scope module, "uni_control" "uc" 3 11, 11 1 0, S_0x556a1cb386a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /INPUT 8 "min_bit_a";
    .port_info 3 /INPUT 8 "min_bit_s";
    .port_info 4 /OUTPUT 8 "s_return_intr";
    .port_info 5 /OUTPUT 8 "s_call_intr";
    .port_info 6 /OUTPUT 1 "s_mux_datos";
    .port_info 7 /OUTPUT 1 "s_inm";
    .port_info 8 /OUTPUT 1 "we3";
    .port_info 9 /OUTPUT 1 "wez";
    .port_info 10 /OUTPUT 1 "s_stack_mux";
    .port_info 11 /OUTPUT 1 "transceiver_oe";
    .port_info 12 /OUTPUT 1 "push";
    .port_info 13 /OUTPUT 1 "pop";
    .port_info 14 /OUTPUT 1 "s_intr";
    .port_info 15 /OUTPUT 2 "s_inc";
    .port_info 16 /OUTPUT 3 "op_alu";
v0x556a1cb71780_0 .net "min_bit_a", 7 0, L_0x556a1cb74b30;  alias, 1 drivers
v0x556a1cb718b0_0 .net "min_bit_s", 7 0, L_0x556a1cb746d0;  alias, 1 drivers
v0x556a1cb719c0_0 .var "op_alu", 2 0;
v0x556a1cb71ab0_0 .net "opcode", 5 0, L_0x556a1cb876e0;  alias, 1 drivers
v0x556a1cb71b70_0 .var "pop", 0 0;
v0x556a1cb71cb0_0 .var "push", 0 0;
v0x556a1cb71da0_0 .var "s_call_intr", 7 0;
v0x556a1cb71e90_0 .var "s_inc", 1 0;
v0x556a1cb71fa0_0 .var "s_inm", 0 0;
v0x556a1cb720d0_0 .var "s_intr", 0 0;
v0x556a1cb72170_0 .var "s_mux_datos", 0 0;
v0x556a1cb72260_0 .var "s_return_intr", 7 0;
v0x556a1cb72320_0 .var "s_stack_mux", 0 0;
v0x556a1cb72410_0 .var "transceiver_oe", 0 0;
v0x556a1cb72500_0 .var "we3", 0 0;
v0x556a1cb725f0_0 .var "wez", 0 0;
v0x556a1cb726e0_0 .net "z", 0 0, v0x556a1cb66d10_0;  alias, 1 drivers
E_0x556a1cb6a8c0 .event edge, v0x556a1cb6f2d0_0, v0x556a1cb6cf30_0;
    .scope S_0x556a1cb70060;
T_0 ;
    %wait E_0x556a1caa91e0;
    %load/vec4 v0x556a1cb70780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556a1cb70680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556a1cb70590_0;
    %assign/vec4 v0x556a1cb70680_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556a1cb6e360;
T_1 ;
    %wait E_0x556a1caa91e0;
    %load/vec4 v0x556a1cb6e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556a1cb6e840_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556a1cb6e760_0;
    %assign/vec4 v0x556a1cb6e840_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556a1cb66f00;
T_2 ;
    %wait E_0x556a1cb50560;
    %load/vec4 v0x556a1cb67240_0;
    %dup/vec4;
    %pushi/vec4 255, 254, 8;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 254, 252, 8;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 252, 248, 8;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 248, 240, 8;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 240, 224, 8;
    %cmp/x;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 224, 192, 8;
    %cmp/x;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 192, 128, 8;
    %cmp/x;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/x;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x556a1cb67140_0, 0, 10;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 1008, 0, 10;
    %store/vec4 v0x556a1cb67140_0, 0, 10;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 1010, 0, 10;
    %store/vec4 v0x556a1cb67140_0, 0, 10;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1012, 0, 10;
    %store/vec4 v0x556a1cb67140_0, 0, 10;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 1014, 0, 10;
    %store/vec4 v0x556a1cb67140_0, 0, 10;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 1016, 0, 10;
    %store/vec4 v0x556a1cb67140_0, 0, 10;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 1018, 0, 10;
    %store/vec4 v0x556a1cb67140_0, 0, 10;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 1020, 0, 10;
    %store/vec4 v0x556a1cb67140_0, 0, 10;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x556a1cb67140_0, 0, 10;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556a1cb67380;
T_3 ;
    %vpi_call 8 11 "$readmemb", "progfile.mem", v0x556a1cb67ac0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x556a1cb6a060;
T_4 ;
    %wait E_0x556a1caa91e0;
    %load/vec4 v0x556a1cb6a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x556a1cb6a4c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x556a1cb6a3d0_0;
    %assign/vec4 v0x556a1cb6a4c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556a1cb64f30;
T_5 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x556a1cb664a0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x556a1cb64f30;
T_6 ;
    %wait E_0x556a1cabe540;
    %load/vec4 v0x556a1cb66700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x556a1cb66620_0;
    %load/vec4 v0x556a1cb66540_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556a1cb664a0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556a1cac1660;
T_7 ;
    %wait E_0x556a1cabe7b0;
    %load/vec4 v0x556a1cb38080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x556a1ca88180_0, 0, 16;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x556a1cb2b6f0_0;
    %store/vec4 v0x556a1ca88180_0, 0, 16;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x556a1cb2b6f0_0;
    %inv;
    %store/vec4 v0x556a1ca88180_0, 0, 16;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x556a1cb2b6f0_0;
    %load/vec4 v0x556a1cb2b7c0_0;
    %add;
    %store/vec4 v0x556a1ca88180_0, 0, 16;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x556a1cb64c10_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x556a1cb2b7c0_0;
    %load/vec4 v0x556a1cb2b6f0_0;
    %sub;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %load/vec4 v0x556a1cb2b6f0_0;
    %load/vec4 v0x556a1cb2b7c0_0;
    %sub;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x556a1ca88180_0, 0, 16;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x556a1cb2b6f0_0;
    %load/vec4 v0x556a1cb2b7c0_0;
    %and;
    %store/vec4 v0x556a1ca88180_0, 0, 16;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x556a1cb2b6f0_0;
    %load/vec4 v0x556a1cb2b7c0_0;
    %or;
    %store/vec4 v0x556a1ca88180_0, 0, 16;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x556a1cb2b6f0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x556a1ca88180_0, 0, 16;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x556a1cb2b7c0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x556a1ca88180_0, 0, 16;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x556a1cb668c0;
T_8 ;
    %wait E_0x556a1caa91e0;
    %load/vec4 v0x556a1cb66db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556a1cb66d10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556a1cb66a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x556a1cb66c10_0;
    %assign/vec4 v0x556a1cb66d10_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556a1cb6a6e0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556a1cb6b2f0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x556a1cb6a6e0;
T_10 ;
    %wait E_0x556a1caa91e0;
    %load/vec4 v0x556a1cb6b040_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x556a1cb6b2f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x556a1cb6b2f0_0, 0;
    %load/vec4 v0x556a1cb6aee0_0;
    %addi 1, 0, 10;
    %load/vec4 v0x556a1cb6b2f0_0;
    %pad/u 17;
    %addi 1, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556a1cb6b3d0, 0, 4;
T_10.0 ;
    %load/vec4 v0x556a1cb6af80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x556a1cb6b2f0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x556a1cb6b2f0_0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556a1cb71430;
T_11 ;
    %wait E_0x556a1cb6a8c0;
    %load/vec4 v0x556a1cb718b0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x556a1cb71780_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x556a1cb718b0_0;
    %load/vec4 v0x556a1cb71780_0;
    %cmp/u;
    %flag_or 5, 8;
    %jmp/0xz  T_11.0, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %load/vec4 v0x556a1cb718b0_0;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x556a1cb71ab0_0;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_11.8, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/x;
    %jmp/1 T_11.9, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/x;
    %jmp/1 T_11.10, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/x;
    %jmp/1 T_11.11, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/x;
    %jmp/1 T_11.12, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/x;
    %jmp/1 T_11.13, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/x;
    %jmp/1 T_11.14, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/x;
    %jmp/1 T_11.15, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_11.16, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_11.17, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/x;
    %jmp/1 T_11.18, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/x;
    %jmp/1 T_11.19, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/x;
    %jmp/1 T_11.20, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/x;
    %jmp/1 T_11.21, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.14 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.15 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.17 ;
    %load/vec4 v0x556a1cb726e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.24, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.18 ;
    %load/vec4 v0x556a1cb726e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.26, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.27, 8;
T_11.26 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.27, 8;
 ; End of false expr.
    %blend;
T_11.27;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.19 ;
    %load/vec4 v0x556a1cb726e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.28, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.29, 8;
T_11.28 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.29, 8;
 ; End of false expr.
    %blend;
T_11.29;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.20 ;
    %load/vec4 v0x556a1cb726e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.30, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.31, 8;
T_11.30 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.31, 8;
 ; End of false expr.
    %blend;
T_11.31;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.21 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556a1cb71e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb72500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb725f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556a1cb719c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb72320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb71cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb71b70_0, 0, 1;
    %load/vec4 v0x556a1cb71780_0;
    %store/vec4 v0x556a1cb72260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb71da0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb720d0_0, 0, 1;
    %jmp T_11.23;
T_11.23 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x556a1cb2ac50;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb73ff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb73ff0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x556a1cb2ac50;
T_13 ;
    %vpi_call 2 27 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556a1cb74130_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x556a1cb74130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 31 "$dumpvars", 16'b0000000000000000, &A<v0x556a1cb664a0, v0x556a1cb74130_0 > {0 0 0};
    %vpi_call 2 32 "$dumpvars", 10'b0000000000, &A<v0x556a1cb6b3d0, v0x556a1cb74130_0 > {0 0 0};
    %load/vec4 v0x556a1cb74130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556a1cb74130_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a1cb742d0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a1cb742d0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x556a1cb74090_0, 0, 8;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb74090_0, 0, 8;
    %delay 18500, 0;
    %pushi/vec4 162, 0, 8;
    %store/vec4 v0x556a1cb74090_0, 0, 8;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556a1cb74090_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x556a1cb2ac50;
T_14 ;
    %delay 5400000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556a1cb74130_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x556a1cb74130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.1, 5;
    %ix/getv/s 4, v0x556a1cb74130_0;
    %load/vec4a v0x556a1cb664a0, 4;
    %ix/getv/s 4, v0x556a1cb74130_0;
    %store/vec4a v0x556a1cb74210, 4, 0;
    %load/vec4 v0x556a1cb74130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556a1cb74130_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556a1cb74130_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x556a1cb74130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 2 59 "$write", "R%d = %d\012", v0x556a1cb74130_0, &A<v0x556a1cb74210, v0x556a1cb74130_0 > {0 0 0};
    %load/vec4 v0x556a1cb74130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556a1cb74130_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "regfile_intr.v";
    "memprog.v";
    "pila.v";
    "intr_management.v";
    "uc.v";
