module t_flip_flop (
    input wire t,        // T input
    input wire clk,      // Clock input
    input wire reset,    // Asynchronous reset input
    output reg q         // Output
);
    always @(posedge clk or posedge reset) begin
        if (reset)
            q <= 0;
        else if (t)
            q <= ~q;     // Toggle the output if T is 1
    end
endmodule
