
MAP_F411_blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000005e0  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000778  08000778  00010778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000788  08000788  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000788  08000788  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000788  08000788  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000788  08000788  00010788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800078c  0800078c  0001078c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000790  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000794  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000794  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000010d2  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000448  00000000  00000000  00021149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000b8  00000000  00000000  00021598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000078  00000000  00000000  00021650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000de89  00000000  00000000  000216c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000116a  00000000  00000000  0002f551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00050437  00000000  00000000  000306bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000001a8  00000000  00000000  00080af4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00080c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000760 	.word	0x08000760

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08000760 	.word	0x08000760

080001d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001dc:	4b06      	ldr	r3, [pc, #24]	; (80001f8 <SystemInit+0x20>)
 80001de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001e2:	4a05      	ldr	r2, [pc, #20]	; (80001f8 <SystemInit+0x20>)
 80001e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f4:	4770      	bx	lr
 80001f6:	bf00      	nop
 80001f8:	e000ed00 	.word	0xe000ed00

080001fc <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	b087      	sub	sp, #28
 8000200:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000202:	2300      	movs	r3, #0
 8000204:	613b      	str	r3, [r7, #16]
 8000206:	2300      	movs	r3, #0
 8000208:	617b      	str	r3, [r7, #20]
 800020a:	2302      	movs	r3, #2
 800020c:	60fb      	str	r3, [r7, #12]
 800020e:	2300      	movs	r3, #0
 8000210:	60bb      	str	r3, [r7, #8]
 8000212:	2302      	movs	r3, #2
 8000214:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000216:	4b34      	ldr	r3, [pc, #208]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 8000218:	689b      	ldr	r3, [r3, #8]
 800021a:	f003 030c 	and.w	r3, r3, #12
 800021e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000220:	693b      	ldr	r3, [r7, #16]
 8000222:	2b08      	cmp	r3, #8
 8000224:	d011      	beq.n	800024a <SystemCoreClockUpdate+0x4e>
 8000226:	693b      	ldr	r3, [r7, #16]
 8000228:	2b08      	cmp	r3, #8
 800022a:	d844      	bhi.n	80002b6 <SystemCoreClockUpdate+0xba>
 800022c:	693b      	ldr	r3, [r7, #16]
 800022e:	2b00      	cmp	r3, #0
 8000230:	d003      	beq.n	800023a <SystemCoreClockUpdate+0x3e>
 8000232:	693b      	ldr	r3, [r7, #16]
 8000234:	2b04      	cmp	r3, #4
 8000236:	d004      	beq.n	8000242 <SystemCoreClockUpdate+0x46>
 8000238:	e03d      	b.n	80002b6 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800023a:	4b2c      	ldr	r3, [pc, #176]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 800023c:	4a2c      	ldr	r2, [pc, #176]	; (80002f0 <SystemCoreClockUpdate+0xf4>)
 800023e:	601a      	str	r2, [r3, #0]
      break;
 8000240:	e03d      	b.n	80002be <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000242:	4b2a      	ldr	r3, [pc, #168]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 8000244:	4a2b      	ldr	r2, [pc, #172]	; (80002f4 <SystemCoreClockUpdate+0xf8>)
 8000246:	601a      	str	r2, [r3, #0]
      break;
 8000248:	e039      	b.n	80002be <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800024a:	4b27      	ldr	r3, [pc, #156]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 800024c:	685b      	ldr	r3, [r3, #4]
 800024e:	0d9b      	lsrs	r3, r3, #22
 8000250:	f003 0301 	and.w	r3, r3, #1
 8000254:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000256:	4b24      	ldr	r3, [pc, #144]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 8000258:	685b      	ldr	r3, [r3, #4]
 800025a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800025e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000260:	68bb      	ldr	r3, [r7, #8]
 8000262:	2b00      	cmp	r3, #0
 8000264:	d00c      	beq.n	8000280 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000266:	4a23      	ldr	r2, [pc, #140]	; (80002f4 <SystemCoreClockUpdate+0xf8>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	fbb2 f3f3 	udiv	r3, r2, r3
 800026e:	4a1e      	ldr	r2, [pc, #120]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 8000270:	6852      	ldr	r2, [r2, #4]
 8000272:	0992      	lsrs	r2, r2, #6
 8000274:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000278:	fb02 f303 	mul.w	r3, r2, r3
 800027c:	617b      	str	r3, [r7, #20]
 800027e:	e00b      	b.n	8000298 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000280:	4a1b      	ldr	r2, [pc, #108]	; (80002f0 <SystemCoreClockUpdate+0xf4>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	fbb2 f3f3 	udiv	r3, r2, r3
 8000288:	4a17      	ldr	r2, [pc, #92]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 800028a:	6852      	ldr	r2, [r2, #4]
 800028c:	0992      	lsrs	r2, r2, #6
 800028e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000292:	fb02 f303 	mul.w	r3, r2, r3
 8000296:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000298:	4b13      	ldr	r3, [pc, #76]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	0c1b      	lsrs	r3, r3, #16
 800029e:	f003 0303 	and.w	r3, r3, #3
 80002a2:	3301      	adds	r3, #1
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002a8:	697a      	ldr	r2, [r7, #20]
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80002b0:	4a0e      	ldr	r2, [pc, #56]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 80002b2:	6013      	str	r3, [r2, #0]
      break;
 80002b4:	e003      	b.n	80002be <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002b6:	4b0d      	ldr	r3, [pc, #52]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 80002b8:	4a0d      	ldr	r2, [pc, #52]	; (80002f0 <SystemCoreClockUpdate+0xf4>)
 80002ba:	601a      	str	r2, [r3, #0]
      break;
 80002bc:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80002be:	4b0a      	ldr	r3, [pc, #40]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 80002c0:	689b      	ldr	r3, [r3, #8]
 80002c2:	091b      	lsrs	r3, r3, #4
 80002c4:	f003 030f 	and.w	r3, r3, #15
 80002c8:	4a0b      	ldr	r2, [pc, #44]	; (80002f8 <SystemCoreClockUpdate+0xfc>)
 80002ca:	5cd3      	ldrb	r3, [r2, r3]
 80002cc:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80002ce:	4b07      	ldr	r3, [pc, #28]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 80002d0:	681a      	ldr	r2, [r3, #0]
 80002d2:	693b      	ldr	r3, [r7, #16]
 80002d4:	fa22 f303 	lsr.w	r3, r2, r3
 80002d8:	4a04      	ldr	r2, [pc, #16]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 80002da:	6013      	str	r3, [r2, #0]
}
 80002dc:	bf00      	nop
 80002de:	371c      	adds	r7, #28
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr
 80002e8:	40023800 	.word	0x40023800
 80002ec:	20000000 	.word	0x20000000
 80002f0:	00f42400 	.word	0x00f42400
 80002f4:	017d7840 	.word	0x017d7840
 80002f8:	08000778 	.word	0x08000778

080002fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
 8000302:	4603      	mov	r3, r0
 8000304:	6039      	str	r1, [r7, #0]
 8000306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800030c:	2b00      	cmp	r3, #0
 800030e:	db0a      	blt.n	8000326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000310:	683b      	ldr	r3, [r7, #0]
 8000312:	b2da      	uxtb	r2, r3
 8000314:	490c      	ldr	r1, [pc, #48]	; (8000348 <__NVIC_SetPriority+0x4c>)
 8000316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800031a:	0112      	lsls	r2, r2, #4
 800031c:	b2d2      	uxtb	r2, r2
 800031e:	440b      	add	r3, r1
 8000320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000324:	e00a      	b.n	800033c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000326:	683b      	ldr	r3, [r7, #0]
 8000328:	b2da      	uxtb	r2, r3
 800032a:	4908      	ldr	r1, [pc, #32]	; (800034c <__NVIC_SetPriority+0x50>)
 800032c:	79fb      	ldrb	r3, [r7, #7]
 800032e:	f003 030f 	and.w	r3, r3, #15
 8000332:	3b04      	subs	r3, #4
 8000334:	0112      	lsls	r2, r2, #4
 8000336:	b2d2      	uxtb	r2, r2
 8000338:	440b      	add	r3, r1
 800033a:	761a      	strb	r2, [r3, #24]
}
 800033c:	bf00      	nop
 800033e:	370c      	adds	r7, #12
 8000340:	46bd      	mov	sp, r7
 8000342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000346:	4770      	bx	lr
 8000348:	e000e100 	.word	0xe000e100
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	3b01      	subs	r3, #1
 800035c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000360:	d301      	bcc.n	8000366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000362:	2301      	movs	r3, #1
 8000364:	e00f      	b.n	8000386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000366:	4a0a      	ldr	r2, [pc, #40]	; (8000390 <SysTick_Config+0x40>)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	3b01      	subs	r3, #1
 800036c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800036e:	210f      	movs	r1, #15
 8000370:	f04f 30ff 	mov.w	r0, #4294967295
 8000374:	f7ff ffc2 	bl	80002fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000378:	4b05      	ldr	r3, [pc, #20]	; (8000390 <SysTick_Config+0x40>)
 800037a:	2200      	movs	r2, #0
 800037c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800037e:	4b04      	ldr	r3, [pc, #16]	; (8000390 <SysTick_Config+0x40>)
 8000380:	2207      	movs	r2, #7
 8000382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000384:	2300      	movs	r3, #0
}
 8000386:	4618      	mov	r0, r3
 8000388:	3708      	adds	r7, #8
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	e000e010 	.word	0xe000e010

08000394 <SysTick_Handler>:
#include "map_shield.h"

volatile uint32_t _ticks = 0;

void SysTick_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
	_ticks++;
 8000398:	4b04      	ldr	r3, [pc, #16]	; (80003ac <SysTick_Handler+0x18>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	3301      	adds	r3, #1
 800039e:	4a03      	ldr	r2, [pc, #12]	; (80003ac <SysTick_Handler+0x18>)
 80003a0:	6013      	str	r3, [r2, #0]
}
 80003a2:	bf00      	nop
 80003a4:	46bd      	mov	sp, r7
 80003a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003aa:	4770      	bx	lr
 80003ac:	20000020 	.word	0x20000020

080003b0 <main>:

int main(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
	uint32_t tm = 0;
 80003b6:	2300      	movs	r3, #0
 80003b8:	607b      	str	r3, [r7, #4]
	SystemCoreClockUpdate();
 80003ba:	f7ff ff1f 	bl	80001fc <SystemCoreClockUpdate>

	//SysTick->LOAD = 16000000 -1;
	//SysTick->LOAD = SystemCoreClock / 3 -1;
	//SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk | SysTick_CTRL_CLKSOURCE_Msk;

	SysTick_Config(SystemCoreClock /1000);
 80003be:	4b0e      	ldr	r3, [pc, #56]	; (80003f8 <main+0x48>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	4a0e      	ldr	r2, [pc, #56]	; (80003fc <main+0x4c>)
 80003c4:	fba2 2303 	umull	r2, r3, r2, r3
 80003c8:	099b      	lsrs	r3, r3, #6
 80003ca:	4618      	mov	r0, r3
 80003cc:	f7ff ffc0 	bl	8000350 <SysTick_Config>

	STM_SetPinGPIO(RGB_BLUE,ioPortOutputPP);
 80003d0:	2200      	movs	r2, #0
 80003d2:	210d      	movs	r1, #13
 80003d4:	480a      	ldr	r0, [pc, #40]	; (8000400 <main+0x50>)
 80003d6:	f000 f841 	bl	800045c <STM_SetPinGPIO>
	//STM_SetPinGPIO(RGB_GREEN,ioPortOutputPP);
		//GPIOWrite(RGB_GREEN, 0);

	  while (1)
	  {
		  if((_ticks - 500)>= tm)
 80003da:	4b0a      	ldr	r3, [pc, #40]	; (8000404 <main+0x54>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 80003e2:	687a      	ldr	r2, [r7, #4]
 80003e4:	429a      	cmp	r2, r3
 80003e6:	d8f8      	bhi.n	80003da <main+0x2a>
		  {
			  tm = _ticks;
 80003e8:	4b06      	ldr	r3, [pc, #24]	; (8000404 <main+0x54>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	607b      	str	r3, [r7, #4]
			  GPIOToggle(RGB_BLUE);
 80003ee:	210d      	movs	r1, #13
 80003f0:	4803      	ldr	r0, [pc, #12]	; (8000400 <main+0x50>)
 80003f2:	f000 f97d 	bl	80006f0 <GPIOToggle>
		  if((_ticks - 500)>= tm)
 80003f6:	e7f0      	b.n	80003da <main+0x2a>
 80003f8:	20000000 	.word	0x20000000
 80003fc:	10624dd3 	.word	0x10624dd3
 8000400:	40020400 	.word	0x40020400
 8000404:	20000020 	.word	0x20000020

08000408 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000408:	480d      	ldr	r0, [pc, #52]	; (8000440 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800040a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800040c:	f7ff fee4 	bl	80001d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000410:	480c      	ldr	r0, [pc, #48]	; (8000444 <LoopForever+0x6>)
  ldr r1, =_edata
 8000412:	490d      	ldr	r1, [pc, #52]	; (8000448 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000414:	4a0d      	ldr	r2, [pc, #52]	; (800044c <LoopForever+0xe>)
  movs r3, #0
 8000416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000418:	e002      	b.n	8000420 <LoopCopyDataInit>

0800041a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800041a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800041c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800041e:	3304      	adds	r3, #4

08000420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000424:	d3f9      	bcc.n	800041a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000426:	4a0a      	ldr	r2, [pc, #40]	; (8000450 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000428:	4c0a      	ldr	r4, [pc, #40]	; (8000454 <LoopForever+0x16>)
  movs r3, #0
 800042a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800042c:	e001      	b.n	8000432 <LoopFillZerobss>

0800042e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800042e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000430:	3204      	adds	r2, #4

08000432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000434:	d3fb      	bcc.n	800042e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000436:	f000 f96f 	bl	8000718 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800043a:	f7ff ffb9 	bl	80003b0 <main>

0800043e <LoopForever>:

LoopForever:
  b LoopForever
 800043e:	e7fe      	b.n	800043e <LoopForever>
  ldr   r0, =_estack
 8000440:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000444:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000448:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800044c:	08000790 	.word	0x08000790
  ldr r2, =_sbss
 8000450:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000454:	20000024 	.word	0x20000024

08000458 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000458:	e7fe      	b.n	8000458 <ADC_IRQHandler>
	...

0800045c <STM_SetPinGPIO>:
#include "stm_core.h"

bool STM_SetPinGPIO(GPIO_TypeDef *pgpio, uint32_t bitnum, eIoPortModes mode)
{
 800045c:	b480      	push	{r7}
 800045e:	b087      	sub	sp, #28
 8000460:	af00      	add	r7, sp, #0
 8000462:	60f8      	str	r0, [r7, #12]
 8000464:	60b9      	str	r1, [r7, #8]
 8000466:	4613      	mov	r3, r2
 8000468:	71fb      	strb	r3, [r7, #7]
	uint32_t enr_mask = 0; // hodnota do xxENR registru
 800046a:	2300      	movs	r3, #0
 800046c:	617b      	str	r3, [r7, #20]
	uint32_t rstr_mask = 0; // hodnota do xxRSTR registru
 800046e:	2300      	movs	r3, #0
 8000470:	613b      	str	r3, [r7, #16]
	switch((uint32_t)pgpio) // detekce, ktery GPIO
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	4a97      	ldr	r2, [pc, #604]	; (80006d4 <STM_SetPinGPIO+0x278>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d034      	beq.n	80004e4 <STM_SetPinGPIO+0x88>
 800047a:	4a96      	ldr	r2, [pc, #600]	; (80006d4 <STM_SetPinGPIO+0x278>)
 800047c:	4293      	cmp	r3, r2
 800047e:	d836      	bhi.n	80004ee <STM_SetPinGPIO+0x92>
 8000480:	4a95      	ldr	r2, [pc, #596]	; (80006d8 <STM_SetPinGPIO+0x27c>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d029      	beq.n	80004da <STM_SetPinGPIO+0x7e>
 8000486:	4a94      	ldr	r2, [pc, #592]	; (80006d8 <STM_SetPinGPIO+0x27c>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d830      	bhi.n	80004ee <STM_SetPinGPIO+0x92>
 800048c:	4a93      	ldr	r2, [pc, #588]	; (80006dc <STM_SetPinGPIO+0x280>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d01e      	beq.n	80004d0 <STM_SetPinGPIO+0x74>
 8000492:	4a92      	ldr	r2, [pc, #584]	; (80006dc <STM_SetPinGPIO+0x280>)
 8000494:	4293      	cmp	r3, r2
 8000496:	d82a      	bhi.n	80004ee <STM_SetPinGPIO+0x92>
 8000498:	4a91      	ldr	r2, [pc, #580]	; (80006e0 <STM_SetPinGPIO+0x284>)
 800049a:	4293      	cmp	r3, r2
 800049c:	d013      	beq.n	80004c6 <STM_SetPinGPIO+0x6a>
 800049e:	4a90      	ldr	r2, [pc, #576]	; (80006e0 <STM_SetPinGPIO+0x284>)
 80004a0:	4293      	cmp	r3, r2
 80004a2:	d824      	bhi.n	80004ee <STM_SetPinGPIO+0x92>
 80004a4:	4a8f      	ldr	r2, [pc, #572]	; (80006e4 <STM_SetPinGPIO+0x288>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d003      	beq.n	80004b2 <STM_SetPinGPIO+0x56>
 80004aa:	4a8f      	ldr	r2, [pc, #572]	; (80006e8 <STM_SetPinGPIO+0x28c>)
 80004ac:	4293      	cmp	r3, r2
 80004ae:	d005      	beq.n	80004bc <STM_SetPinGPIO+0x60>
 80004b0:	e01d      	b.n	80004ee <STM_SetPinGPIO+0x92>
	{
		case (uint32_t)GPIOA:
				enr_mask = RCC_AHB1ENR_GPIOAEN;
 80004b2:	2301      	movs	r3, #1
 80004b4:	617b      	str	r3, [r7, #20]
			rstr_mask = RCC_AHB1RSTR_GPIOARST;
 80004b6:	2301      	movs	r3, #1
 80004b8:	613b      	str	r3, [r7, #16]
			break;
 80004ba:	e018      	b.n	80004ee <STM_SetPinGPIO+0x92>
		case (uint32_t)GPIOB:
				enr_mask = RCC_AHB1ENR_GPIOBEN;
 80004bc:	2302      	movs	r3, #2
 80004be:	617b      	str	r3, [r7, #20]
			rstr_mask = RCC_AHB1RSTR_GPIOBRST;
 80004c0:	2302      	movs	r3, #2
 80004c2:	613b      	str	r3, [r7, #16]
			break;
 80004c4:	e013      	b.n	80004ee <STM_SetPinGPIO+0x92>
		case (uint32_t)GPIOC:
				enr_mask = RCC_AHB1ENR_GPIOCEN;
 80004c6:	2304      	movs	r3, #4
 80004c8:	617b      	str	r3, [r7, #20]
			rstr_mask = RCC_AHB1RSTR_GPIOCRST;
 80004ca:	2304      	movs	r3, #4
 80004cc:	613b      	str	r3, [r7, #16]
			break;
 80004ce:	e00e      	b.n	80004ee <STM_SetPinGPIO+0x92>
		case (uint32_t)GPIOD:
				enr_mask = RCC_AHB1ENR_GPIODEN;
 80004d0:	2308      	movs	r3, #8
 80004d2:	617b      	str	r3, [r7, #20]
			rstr_mask = RCC_AHB1RSTR_GPIODRST;
 80004d4:	2308      	movs	r3, #8
 80004d6:	613b      	str	r3, [r7, #16]
			break;
 80004d8:	e009      	b.n	80004ee <STM_SetPinGPIO+0x92>
		case (uint32_t)GPIOE:
				enr_mask = RCC_AHB1ENR_GPIOEEN;
 80004da:	2310      	movs	r3, #16
 80004dc:	617b      	str	r3, [r7, #20]
			rstr_mask = RCC_AHB1RSTR_GPIOERST;
 80004de:	2310      	movs	r3, #16
 80004e0:	613b      	str	r3, [r7, #16]
			break;
 80004e2:	e004      	b.n	80004ee <STM_SetPinGPIO+0x92>
			rstr_mask = RCC_AHB1RSTR_GPIOGRST;
			break;
	#endif

		case (uint32_t)GPIOH:
				enr_mask = RCC_AHB1ENR_GPIOHEN;
 80004e4:	2380      	movs	r3, #128	; 0x80
 80004e6:	617b      	str	r3, [r7, #20]
				rstr_mask = RCC_AHB1RSTR_GPIOHRST;
 80004e8:	2380      	movs	r3, #128	; 0x80
 80004ea:	613b      	str	r3, [r7, #16]
				break;
 80004ec:	bf00      	nop
	}


	if ((enr_mask == 0) || (rstr_mask == 0)) // nevybran GPIO
 80004ee:	697b      	ldr	r3, [r7, #20]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d002      	beq.n	80004fa <STM_SetPinGPIO+0x9e>
 80004f4:	693b      	ldr	r3, [r7, #16]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d101      	bne.n	80004fe <STM_SetPinGPIO+0xa2>
	return false; // vrat priznak chyby
 80004fa:	2300      	movs	r3, #0
 80004fc:	e0e4      	b.n	80006c8 <STM_SetPinGPIO+0x26c>

	if (!(RCC->AHB1ENR & enr_mask)) // inicializace vybraneho
 80004fe:	4b7b      	ldr	r3, [pc, #492]	; (80006ec <STM_SetPinGPIO+0x290>)
 8000500:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000502:	697b      	ldr	r3, [r7, #20]
 8000504:	4013      	ands	r3, r2
 8000506:	2b00      	cmp	r3, #0
 8000508:	d112      	bne.n	8000530 <STM_SetPinGPIO+0xd4>
	{
	RCC->AHB1ENR |= enr_mask; // povolit hodiny periferie
 800050a:	4b78      	ldr	r3, [pc, #480]	; (80006ec <STM_SetPinGPIO+0x290>)
 800050c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800050e:	4977      	ldr	r1, [pc, #476]	; (80006ec <STM_SetPinGPIO+0x290>)
 8000510:	697b      	ldr	r3, [r7, #20]
 8000512:	4313      	orrs	r3, r2
 8000514:	630b      	str	r3, [r1, #48]	; 0x30
	RCC->AHB1RSTR |= rstr_mask; // proved reset periferie
 8000516:	4b75      	ldr	r3, [pc, #468]	; (80006ec <STM_SetPinGPIO+0x290>)
 8000518:	691a      	ldr	r2, [r3, #16]
 800051a:	4974      	ldr	r1, [pc, #464]	; (80006ec <STM_SetPinGPIO+0x290>)
 800051c:	693b      	ldr	r3, [r7, #16]
 800051e:	4313      	orrs	r3, r2
 8000520:	610b      	str	r3, [r1, #16]
	RCC->AHB1RSTR &= ~rstr_mask; // a konec resetu
 8000522:	4b72      	ldr	r3, [pc, #456]	; (80006ec <STM_SetPinGPIO+0x290>)
 8000524:	691a      	ldr	r2, [r3, #16]
 8000526:	693b      	ldr	r3, [r7, #16]
 8000528:	43db      	mvns	r3, r3
 800052a:	4970      	ldr	r1, [pc, #448]	; (80006ec <STM_SetPinGPIO+0x290>)
 800052c:	4013      	ands	r3, r2
 800052e:	610b      	str	r3, [r1, #16]
	}
	// pokracovani inicializace konkretniho vystupu

	// nastaveni registru podle typu vystupu/vstupu
	switch(mode)
 8000530:	79fb      	ldrb	r3, [r7, #7]
 8000532:	2b07      	cmp	r3, #7
 8000534:	f200 80c5 	bhi.w	80006c2 <STM_SetPinGPIO+0x266>
 8000538:	a201      	add	r2, pc, #4	; (adr r2, 8000540 <STM_SetPinGPIO+0xe4>)
 800053a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800053e:	bf00      	nop
 8000540:	08000561 	.word	0x08000561
 8000544:	08000561 	.word	0x08000561
 8000548:	0800063f 	.word	0x0800063f
 800054c:	08000627 	.word	0x08000627
 8000550:	080005cf 	.word	0x080005cf
 8000554:	080005fb 	.word	0x080005fb
 8000558:	08000655 	.word	0x08000655
 800055c:	08000655 	.word	0x08000655
	{
		case ioPortOutputOC:
		case ioPortOutputPP:
			pgpio->MODER |= 0x01 << (2 * bitnum); // 01 = output
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	68ba      	ldr	r2, [r7, #8]
 8000566:	0052      	lsls	r2, r2, #1
 8000568:	2101      	movs	r1, #1
 800056a:	fa01 f202 	lsl.w	r2, r1, r2
 800056e:	431a      	orrs	r2, r3
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	601a      	str	r2, [r3, #0]
			pgpio->OSPEEDR |= 0x03 << (2 * bitnum); // 11 = high speed
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	689b      	ldr	r3, [r3, #8]
 8000578:	68ba      	ldr	r2, [r7, #8]
 800057a:	0052      	lsls	r2, r2, #1
 800057c:	2103      	movs	r1, #3
 800057e:	fa01 f202 	lsl.w	r2, r1, r2
 8000582:	431a      	orrs	r2, r3
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	609a      	str	r2, [r3, #8]
			pgpio->PUPDR &= ~(0x03 << (2 * bitnum)); // 00 = no pu/pd
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	68db      	ldr	r3, [r3, #12]
 800058c:	68ba      	ldr	r2, [r7, #8]
 800058e:	0052      	lsls	r2, r2, #1
 8000590:	2103      	movs	r1, #3
 8000592:	fa01 f202 	lsl.w	r2, r1, r2
 8000596:	43d2      	mvns	r2, r2
 8000598:	401a      	ands	r2, r3
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	60da      	str	r2, [r3, #12]
			if (mode == ioPortOutputOC) // open collector (drain) ?
 800059e:	79fb      	ldrb	r3, [r7, #7]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d109      	bne.n	80005b8 <STM_SetPinGPIO+0x15c>
				pgpio->OTYPER |= 0x01 << bitnum; // 1 = OC/Open drain
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	2101      	movs	r1, #1
 80005aa:	68ba      	ldr	r2, [r7, #8]
 80005ac:	fa01 f202 	lsl.w	r2, r1, r2
 80005b0:	431a      	orrs	r2, r3
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	605a      	str	r2, [r3, #4]
			else
				pgpio->OTYPER &= ~(0x01 << bitnum); // 0 = push-pull
			break;
 80005b6:	e086      	b.n	80006c6 <STM_SetPinGPIO+0x26a>
				pgpio->OTYPER &= ~(0x01 << bitnum); // 0 = push-pull
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	685b      	ldr	r3, [r3, #4]
 80005bc:	2101      	movs	r1, #1
 80005be:	68ba      	ldr	r2, [r7, #8]
 80005c0:	fa01 f202 	lsl.w	r2, r1, r2
 80005c4:	43d2      	mvns	r2, r2
 80005c6:	401a      	ands	r2, r3
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	605a      	str	r2, [r3, #4]
			break;
 80005cc:	e07b      	b.n	80006c6 <STM_SetPinGPIO+0x26a>
		case ioPortInputPU: // moder bits 00 = input
			pgpio->PUPDR &= ~(0x03 << (2 * bitnum)); // clear bits
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	68db      	ldr	r3, [r3, #12]
 80005d2:	68ba      	ldr	r2, [r7, #8]
 80005d4:	0052      	lsls	r2, r2, #1
 80005d6:	2103      	movs	r1, #3
 80005d8:	fa01 f202 	lsl.w	r2, r1, r2
 80005dc:	43d2      	mvns	r2, r2
 80005de:	401a      	ands	r2, r3
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	60da      	str	r2, [r3, #12]
			pgpio->PUPDR |= 0x01 << (2 * bitnum); // 01 = pull-up
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	68ba      	ldr	r2, [r7, #8]
 80005ea:	0052      	lsls	r2, r2, #1
 80005ec:	2101      	movs	r1, #1
 80005ee:	fa01 f202 	lsl.w	r2, r1, r2
 80005f2:	431a      	orrs	r2, r3
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	60da      	str	r2, [r3, #12]
			break;
 80005f8:	e065      	b.n	80006c6 <STM_SetPinGPIO+0x26a>
		case ioPortInputPD:
			pgpio->PUPDR &= ~(0x03 << (2 * bitnum)); // clear bits
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	68db      	ldr	r3, [r3, #12]
 80005fe:	68ba      	ldr	r2, [r7, #8]
 8000600:	0052      	lsls	r2, r2, #1
 8000602:	2103      	movs	r1, #3
 8000604:	fa01 f202 	lsl.w	r2, r1, r2
 8000608:	43d2      	mvns	r2, r2
 800060a:	401a      	ands	r2, r3
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	60da      	str	r2, [r3, #12]
			pgpio->PUPDR |= 0x02 << (2 * bitnum); // 10 = pull-down
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	68ba      	ldr	r2, [r7, #8]
 8000616:	0052      	lsls	r2, r2, #1
 8000618:	2102      	movs	r1, #2
 800061a:	fa01 f202 	lsl.w	r2, r1, r2
 800061e:	431a      	orrs	r2, r3
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	60da      	str	r2, [r3, #12]
			break;
 8000624:	e04f      	b.n	80006c6 <STM_SetPinGPIO+0x26a>
		case ioPortInputFloat: // 00 = input mode, nothing to do
			pgpio->PUPDR &= ~(0x03 << (2 * bitnum)); // 00 = no pull-up/dn
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	68db      	ldr	r3, [r3, #12]
 800062a:	68ba      	ldr	r2, [r7, #8]
 800062c:	0052      	lsls	r2, r2, #1
 800062e:	2103      	movs	r1, #3
 8000630:	fa01 f202 	lsl.w	r2, r1, r2
 8000634:	43d2      	mvns	r2, r2
 8000636:	401a      	ands	r2, r3
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	60da      	str	r2, [r3, #12]
			break;
 800063c:	e043      	b.n	80006c6 <STM_SetPinGPIO+0x26a>
		case ioPortAnalog:
			pgpio->MODER |= 0x03 << (2 * bitnum); // 11 - analog mode
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	68ba      	ldr	r2, [r7, #8]
 8000644:	0052      	lsls	r2, r2, #1
 8000646:	2103      	movs	r1, #3
 8000648:	fa01 f202 	lsl.w	r2, r1, r2
 800064c:	431a      	orrs	r2, r3
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	601a      	str	r2, [r3, #0]
			break;
 8000652:	e038      	b.n	80006c6 <STM_SetPinGPIO+0x26a>
	// other modes
	// Alternative modes
		case ioPortAlternatePP:
		case ioPortAlternateOC:
			pgpio->MODER |= 0x02 << (2 * bitnum); // set bits
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	68ba      	ldr	r2, [r7, #8]
 800065a:	0052      	lsls	r2, r2, #1
 800065c:	2102      	movs	r1, #2
 800065e:	fa01 f202 	lsl.w	r2, r1, r2
 8000662:	431a      	orrs	r2, r3
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	601a      	str	r2, [r3, #0]
			if (mode == ioPortAlternateOC)
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	2b07      	cmp	r3, #7
 800066c:	d109      	bne.n	8000682 <STM_SetPinGPIO+0x226>
				pgpio->OTYPER |= 0x01 << bitnum; // 1 = open-drain
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	685b      	ldr	r3, [r3, #4]
 8000672:	2101      	movs	r1, #1
 8000674:	68ba      	ldr	r2, [r7, #8]
 8000676:	fa01 f202 	lsl.w	r2, r1, r2
 800067a:	431a      	orrs	r2, r3
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	605a      	str	r2, [r3, #4]
 8000680:	e009      	b.n	8000696 <STM_SetPinGPIO+0x23a>
			else
				pgpio->OTYPER &= ~(0x01 << bitnum); // 0 = push-pull
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	685b      	ldr	r3, [r3, #4]
 8000686:	2101      	movs	r1, #1
 8000688:	68ba      	ldr	r2, [r7, #8]
 800068a:	fa01 f202 	lsl.w	r2, r1, r2
 800068e:	43d2      	mvns	r2, r2
 8000690:	401a      	ands	r2, r3
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	605a      	str	r2, [r3, #4]
			pgpio->OSPEEDR |= 0x03 << (2 * bitnum); // high-speed = 11
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	689b      	ldr	r3, [r3, #8]
 800069a:	68ba      	ldr	r2, [r7, #8]
 800069c:	0052      	lsls	r2, r2, #1
 800069e:	2103      	movs	r1, #3
 80006a0:	fa01 f202 	lsl.w	r2, r1, r2
 80006a4:	431a      	orrs	r2, r3
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	609a      	str	r2, [r3, #8]
			pgpio->PUPDR &= ~(0x03 << (2 * bitnum)); // 00 = no pull-up/pull-down
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	68db      	ldr	r3, [r3, #12]
 80006ae:	68ba      	ldr	r2, [r7, #8]
 80006b0:	0052      	lsls	r2, r2, #1
 80006b2:	2103      	movs	r1, #3
 80006b4:	fa01 f202 	lsl.w	r2, r1, r2
 80006b8:	43d2      	mvns	r2, r2
 80006ba:	401a      	ands	r2, r3
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	60da      	str	r2, [r3, #12]
	// don't forget set AFR registers !!!
			break;
 80006c0:	e001      	b.n	80006c6 <STM_SetPinGPIO+0x26a>
		default: // unknown mode ?
			return false; // return "fail"
 80006c2:	2300      	movs	r3, #0
 80006c4:	e000      	b.n	80006c8 <STM_SetPinGPIO+0x26c>
	}
	return true; // return "OK"
 80006c6:	2301      	movs	r3, #1
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	371c      	adds	r7, #28
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	40021c00 	.word	0x40021c00
 80006d8:	40021000 	.word	0x40021000
 80006dc:	40020c00 	.word	0x40020c00
 80006e0:	40020800 	.word	0x40020800
 80006e4:	40020000 	.word	0x40020000
 80006e8:	40020400 	.word	0x40020400
 80006ec:	40023800 	.word	0x40023800

080006f0 <GPIOToggle>:
	else
		pgpio->ODR &= ~(1 << bitnum);
}

void GPIOToggle(GPIO_TypeDef *pgpio, uint32_t bitnum)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	6039      	str	r1, [r7, #0]
	if (pgpio->ODR & 1 << bitnum)
		pgpio->ODR &= ~(1 << bitnum);
	else
		pgpio->ODR |= 1 << bitnum;
#elif TOGGLE_MODE == 2
	pgpio->ODR ^= 1 << bitnum;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	695b      	ldr	r3, [r3, #20]
 80006fe:	2101      	movs	r1, #1
 8000700:	683a      	ldr	r2, [r7, #0]
 8000702:	fa01 f202 	lsl.w	r2, r1, r2
 8000706:	405a      	eors	r2, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	615a      	str	r2, [r3, #20]
#elif TOGGLE_MODE == 3
#else
#error TOGGLE_MODE not set
#endif

}
 800070c:	bf00      	nop
 800070e:	370c      	adds	r7, #12
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr

08000718 <__libc_init_array>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	4d0d      	ldr	r5, [pc, #52]	; (8000750 <__libc_init_array+0x38>)
 800071c:	4c0d      	ldr	r4, [pc, #52]	; (8000754 <__libc_init_array+0x3c>)
 800071e:	1b64      	subs	r4, r4, r5
 8000720:	10a4      	asrs	r4, r4, #2
 8000722:	2600      	movs	r6, #0
 8000724:	42a6      	cmp	r6, r4
 8000726:	d109      	bne.n	800073c <__libc_init_array+0x24>
 8000728:	4d0b      	ldr	r5, [pc, #44]	; (8000758 <__libc_init_array+0x40>)
 800072a:	4c0c      	ldr	r4, [pc, #48]	; (800075c <__libc_init_array+0x44>)
 800072c:	f000 f818 	bl	8000760 <_init>
 8000730:	1b64      	subs	r4, r4, r5
 8000732:	10a4      	asrs	r4, r4, #2
 8000734:	2600      	movs	r6, #0
 8000736:	42a6      	cmp	r6, r4
 8000738:	d105      	bne.n	8000746 <__libc_init_array+0x2e>
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000740:	4798      	blx	r3
 8000742:	3601      	adds	r6, #1
 8000744:	e7ee      	b.n	8000724 <__libc_init_array+0xc>
 8000746:	f855 3b04 	ldr.w	r3, [r5], #4
 800074a:	4798      	blx	r3
 800074c:	3601      	adds	r6, #1
 800074e:	e7f2      	b.n	8000736 <__libc_init_array+0x1e>
 8000750:	08000788 	.word	0x08000788
 8000754:	08000788 	.word	0x08000788
 8000758:	08000788 	.word	0x08000788
 800075c:	0800078c 	.word	0x0800078c

08000760 <_init>:
 8000760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000762:	bf00      	nop
 8000764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000766:	bc08      	pop	{r3}
 8000768:	469e      	mov	lr, r3
 800076a:	4770      	bx	lr

0800076c <_fini>:
 800076c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800076e:	bf00      	nop
 8000770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000772:	bc08      	pop	{r3}
 8000774:	469e      	mov	lr, r3
 8000776:	4770      	bx	lr
