time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
3,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
3,2 added to ready queue,enqueue,2,,"['1', '2']",[],"[None, None]","[None, None]"
3,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]","[None, None]"
3,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
5,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']","[None, None]"
5,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '2']",[],"[None, None]","[None, None]"
5,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]","[None, None]"
5,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
7,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
7,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '2']","[None, None]"
7,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '1', '2']",[],"[None, None]","[None, None]"
7,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '2']",[],"['3', None]","[None, None]"
7,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['2'],[],"['3', '1']","[None, None]"
9,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '3']",[],"[None, '1']","[None, None]"
9,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '3', '1']",[],"[None, None]","[None, None]"
9,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['3', '1']",[],"['2', None]","[None, None]"
9,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['1'],[],"['2', '3']","[None, None]"
11,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '2']",[],"[None, '3']","[None, None]"
11,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '2', '3']",[],"[None, None]","[None, None]"
11,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '3']",[],"['1', None]","[None, None]"
11,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['3'],[],"['1', '2']","[None, None]"
12,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['3'],['1'],"[None, '2']","[None, None]"
12,2 finished CPU → wait queue,cpu_to_io,2,CPU1,['3'],"['1', '2']","[None, None]","[None, None]"
12,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['1', '2']","['3', None]","[None, None]"
12,1 dispatched to IO0,dispatch_io,1,IO0,[],['2'],"['3', None]","['1', None]"
12,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"['3', None]","['1', '2']"
14,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","['1', '2']"
14,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['1', '2']"
15,4 added to ready queue,enqueue,4,,['4'],[],"['3', None]","['1', '2']"
15,5 added to ready queue,enqueue,5,,"['4', '5']",[],"['3', None]","['1', '2']"
15,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['5'],[],"['3', '4']","['1', '2']"
16,3 finished CPU → wait queue,cpu_to_io,3,CPU0,['5'],['3'],"[None, '4']","['1', '2']"
16,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['5', '4']",['3'],"[None, None]","['1', '2']"
16,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['4'],['3'],"['5', None]","['1', '2']"
16,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['3'],"['5', '4']","['1', '2']"
18,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['3'],"[None, '4']","['1', '2']"
18,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '4']",['3'],"[None, None]","['1', '2']"
18,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['4'],['3'],"['5', None]","['1', '2']"
18,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['3'],"['5', '4']","['1', '2']"
20,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['3'],"[None, '4']","['1', '2']"
20,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '4']",['3'],"[None, None]","['1', '2']"
20,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['4'],['3'],"['5', None]","['1', '2']"
20,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['3'],"['5', '4']","['1', '2']"
21,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],['3'],"[None, '4']","['1', '2']"
21,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['3'],"['5', '4']","['1', '2']"
22,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],['3'],"['5', None]","['1', '2']"
22,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['3'],"['5', '4']","['1', '2']"
23,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['3'],"[None, '4']","['1', '2']"
23,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['3'],"['5', '4']","['1', '2']"
24,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],['3'],"['5', None]","['1', '2']"
24,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['3'],"['5', '4']","['1', '2']"
25,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['3'],"[None, '4']","['1', '2']"
25,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['3'],"['5', '4']","['1', '2']"
26,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],['3'],"['5', None]","['1', '2']"
26,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '1']",['3'],"['5', None]","[None, '2']"
26,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],['3'],"['5', '4']","[None, '2']"
26,3 dispatched to IO0,dispatch_io,3,IO0,['1'],[],"['5', '4']","['3', '2']"
27,6 added to ready queue,enqueue,6,,"['1', '6']",[],"['5', '4']","['3', '2']"
27,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '6', '5']",[],"[None, '4']","['3', '2']"
27,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['1', '6', '5', '4']",[],"[None, None]","['3', '2']"
27,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '5', '4']",[],"['1', None]","['3', '2']"
27,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '4']",[],"['1', '6']","['3', '2']"
28,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['5', '4']",['1'],"[None, '6']","['3', '2']"
28,2 finished I/O → ready queue,io_to_ready,2,IO1,"['5', '4', '2']",['1'],"[None, '6']","['3', None]"
28,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '2']",['1'],"['5', '6']","['3', None]"
28,1 dispatched to IO1,dispatch_io,1,IO1,"['4', '2']",[],"['5', '6']","['3', '1']"
29,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['4', '2']",['5'],"[None, '6']","['3', '1']"
29,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['4', '2']","['5', '6']","[None, None]","['3', '1']"
29,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],"['5', '6']","['4', None]","['3', '1']"
29,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['5', '6']","['4', '2']","['3', '1']"
31,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '6']","[None, '2']","['3', '1']"
31,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '2']","['5', '6']","[None, None]","['3', '1']"
31,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],"['5', '6']","['4', None]","['3', '1']"
31,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['5', '6']","['4', '2']","['3', '1']"
32,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],"['5', '6', '2']","['4', None]","['3', '1']"
33,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '6', '2']","[None, None]","['3', '1']"
33,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['5', '6', '2']","['4', None]","['3', '1']"
35,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '6', '2']","[None, None]","['3', '1']"
35,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['5', '6', '2']","['4', None]","['3', '1']"
37,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '6', '2']","[None, None]","['3', '1']"
37,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['5', '6', '2']","['4', None]","['3', '1']"
39,7 added to ready queue,enqueue,7,,['7'],"['5', '6', '2']","['4', None]","['3', '1']"
39,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['7', '4']","['5', '6', '2']","[None, None]","['3', '1']"
39,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['4'],"['5', '6', '2']","['7', None]","['3', '1']"
39,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['5', '6', '2']","['7', '4']","['3', '1']"
41,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '2']","[None, '4']","['3', '1']"
41,4 finished CPU → wait queue,cpu_to_io,4,CPU1,['7'],"['5', '6', '2', '4']","[None, None]","['3', '1']"
41,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '2', '4']","['7', None]","['3', '1']"
42,8 added to ready queue,enqueue,8,,['8'],"['5', '6', '2', '4']","['7', None]","['3', '1']"
42,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['5', '6', '2', '4']","['7', '8']","['3', '1']"
43,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '2', '4']","[None, '8']","['3', '1']"
43,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '2', '4']","['7', '8']","['3', '1']"
44,9 added to ready queue,enqueue,9,,['9'],"['5', '6', '2', '4']","['7', '8']","['3', '1']"
44,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '8']","['5', '6', '2', '4']","['7', None]","['3', '1']"
44,3 finished I/O → ready queue,io_to_ready,3,IO0,"['9', '8', '3']","['5', '6', '2', '4']","['7', None]","[None, '1']"
44,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '3']","['5', '6', '2', '4']","['7', '9']","[None, '1']"
44,5 dispatched to IO0,dispatch_io,5,IO0,"['8', '3']","['6', '2', '4']","['7', '9']","['5', '1']"
45,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['8', '3', '7']","['6', '2', '4']","[None, '9']","['5', '1']"
45,1 finished I/O → ready queue,io_to_ready,1,IO1,"['8', '3', '7', '1']","['6', '2', '4']","[None, '9']","['5', None]"
45,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '7', '1']","['6', '2', '4']","['8', '9']","['5', None]"
45,6 dispatched to IO1,dispatch_io,6,IO1,"['3', '7', '1']","['2', '4']","['8', '9']","['5', '6']"
46,10 added to ready queue,enqueue,10,,"['3', '7', '1', '10']","['2', '4']","['8', '9']","['5', '6']"
46,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '7', '1', '10', '9']","['2', '4']","['8', None]","['5', '6']"
46,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['7', '1', '10', '9']","['2', '4']","['8', '3']","['5', '6']"
47,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '1', '10', '9', '8']","['2', '4']","[None, '3']","['5', '6']"
47,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '10', '9', '8']","['2', '4']","['7', '3']","['5', '6']"
48,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '10', '9', '8', '3']","['2', '4']","['7', None]","['5', '6']"
48,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '9', '8', '3']","['2', '4']","['7', '1']","['5', '6']"
49,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '9', '8', '3', '7']","['2', '4']","[None, '1']","['5', '6']"
49,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '8', '3', '7']","['2', '4']","['10', '1']","['5', '6']"
50,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '8', '3', '7', '1']","['2', '4']","['10', None]","['5', '6']"
50,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '3', '7', '1']","['2', '4']","['10', '9']","['5', '6']"
51,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '3', '7', '1', '10']","['2', '4']","[None, '9']","['5', '6']"
51,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '7', '1', '10']","['2', '4']","['8', '9']","['5', '6']"
52,11 added to ready queue,enqueue,11,,"['3', '7', '1', '10', '11']","['2', '4']","['8', '9']","['5', '6']"
52,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '7', '1', '10', '11', '9']","['2', '4']","['8', None]","['5', '6']"
52,6 finished I/O → ready queue,io_to_ready,6,IO1,"['3', '7', '1', '10', '11', '9', '6']","['2', '4']","['8', None]","['5', None]"
52,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['7', '1', '10', '11', '9', '6']","['2', '4']","['8', '3']","['5', None]"
52,2 dispatched to IO1,dispatch_io,2,IO1,"['7', '1', '10', '11', '9', '6']",['4'],"['8', '3']","['5', '2']"
53,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['7', '1', '10', '11', '9', '6']","['4', '8']","[None, '3']","['5', '2']"
53,3 finished all bursts,finished,3,CPU1,"['7', '1', '10', '11', '9', '6']","['4', '8']","[None, None]","['5', '2']"
53,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '10', '11', '9', '6']","['4', '8']","['7', None]","['5', '2']"
53,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '11', '9', '6']","['4', '8']","['7', '1']","['5', '2']"
55,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '11', '9', '6', '7']","['4', '8']","[None, '1']","['5', '2']"
55,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['10', '11', '9', '6', '7', '1']","['4', '8']","[None, None]","['5', '2']"
55,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '9', '6', '7', '1']","['4', '8']","['10', None]","['5', '2']"
55,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '6', '7', '1']","['4', '8']","['10', '11']","['5', '2']"
56,12 added to ready queue,enqueue,12,,"['9', '6', '7', '1', '12']","['4', '8']","['10', '11']","['5', '2']"
57,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['9', '6', '7', '1', '12', '10']","['4', '8']","[None, '11']","['5', '2']"
57,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['9', '6', '7', '1', '12', '10', '11']","['4', '8']","[None, None]","['5', '2']"
57,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '7', '1', '12', '10', '11']","['4', '8']","['9', None]","['5', '2']"
57,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '1', '12', '10', '11']","['4', '8']","['9', '6']","['5', '2']"
59,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '1', '12', '10', '11', '9']","['4', '8']","[None, '6']","['5', '2']"
59,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '1', '12', '10', '11', '9', '6']","['4', '8']","[None, None]","['5', '2']"
59,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '12', '10', '11', '9', '6']","['4', '8']","['7', None]","['5', '2']"
59,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '10', '11', '9', '6']","['4', '8']","['7', '1']","['5', '2']"
61,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['12', '10', '11', '9', '6', '7']","['4', '8']","[None, '1']","['5', '2']"
61,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '10', '11', '9', '6', '7', '1']","['4', '8']","[None, None]","['5', '2']"
61,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['10', '11', '9', '6', '7', '1']","['4', '8']","['12', None]","['5', '2']"
61,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '9', '6', '7', '1']","['4', '8']","['12', '10']","['5', '2']"
62,5 finished I/O → ready queue,io_to_ready,5,IO0,"['11', '9', '6', '7', '1', '5']","['4', '8']","['12', '10']","[None, '2']"
62,4 dispatched to IO0,dispatch_io,4,IO0,"['11', '9', '6', '7', '1', '5']",['8'],"['12', '10']","['4', '2']"
63,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '9', '6', '7', '1', '5', '12']",['8'],"[None, '10']","['4', '2']"
63,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '9', '6', '7', '1', '5', '12', '10']",['8'],"[None, None]","['4', '2']"
63,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '6', '7', '1', '5', '12', '10']",['8'],"['11', None]","['4', '2']"
63,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '7', '1', '5', '12', '10']",['8'],"['11', '9']","['4', '2']"
64,13 added to ready queue,enqueue,13,,"['6', '7', '1', '5', '12', '10', '13']",['8'],"['11', '9']","['4', '2']"
64,2 finished I/O → ready queue,io_to_ready,2,IO1,"['6', '7', '1', '5', '12', '10', '13', '2']",['8'],"['11', '9']","['4', None]"
64,8 dispatched to IO1,dispatch_io,8,IO1,"['6', '7', '1', '5', '12', '10', '13', '2']",[],"['11', '9']","['4', '8']"
65,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['6', '7', '1', '5', '12', '10', '13', '2', '11']",[],"[None, '9']","['4', '8']"
65,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '7', '1', '5', '12', '10', '13', '2', '11', '9']",[],"[None, None]","['4', '8']"
65,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '1', '5', '12', '10', '13', '2', '11', '9']",[],"['6', None]","['4', '8']"
65,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '5', '12', '10', '13', '2', '11', '9']",[],"['6', '7']","['4', '8']"
67,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['1', '5', '12', '10', '13', '2', '11', '9']",['6'],"[None, '7']","['4', '8']"
67,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['1', '5', '12', '10', '13', '2', '11', '9', '7']",['6'],"[None, None]","['4', '8']"
67,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '12', '10', '13', '2', '11', '9', '7']",['6'],"['1', None]","['4', '8']"
67,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['12', '10', '13', '2', '11', '9', '7']",['6'],"['1', '5']","['4', '8']"
68,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['12', '10', '13', '2', '11', '9', '7', '1']",['6'],"[None, '5']","['4', '8']"
68,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['10', '13', '2', '11', '9', '7', '1']",['6'],"['12', '5']","['4', '8']"
69,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '13', '2', '11', '9', '7', '1', '5']",['6'],"['12', None]","['4', '8']"
69,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '2', '11', '9', '7', '1', '5']",['6'],"['12', '10']","['4', '8']"
70,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '2', '11', '9', '7', '1', '5', '12']",['6'],"[None, '10']","['4', '8']"
70,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '11', '9', '7', '1', '5', '12']",['6'],"['13', '10']","['4', '8']"
71,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '11', '9', '7', '1', '5', '12', '10']",['6'],"['13', None]","['4', '8']"
71,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['11', '9', '7', '1', '5', '12', '10']",['6'],"['13', '2']","['4', '8']"
72,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '9', '7', '1', '5', '12', '10', '13']",['6'],"[None, '2']","['4', '8']"
72,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '7', '1', '5', '12', '10', '13']",['6'],"['11', '2']","['4', '8']"
73,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '7', '1', '5', '12', '10', '13', '2']",['6'],"['11', None]","['4', '8']"
73,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['7', '1', '5', '12', '10', '13', '2']",['6'],"['11', '9']","['4', '8']"
74,14 added to ready queue,enqueue,14,,"['7', '1', '5', '12', '10', '13', '2', '14']",['6'],"['11', '9']","['4', '8']"
74,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['7', '1', '5', '12', '10', '13', '2', '14', '11']",['6'],"[None, '9']","['4', '8']"
74,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['7', '1', '5', '12', '10', '13', '2', '14', '11', '9']",['6'],"[None, None]","['4', '8']"
74,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '5', '12', '10', '13', '2', '14', '11', '9']",['6'],"['7', None]","['4', '8']"
74,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '12', '10', '13', '2', '14', '11', '9']",['6'],"['7', '1']","['4', '8']"
75,8 finished I/O → ready queue,io_to_ready,8,IO1,"['5', '12', '10', '13', '2', '14', '11', '9', '8']",['6'],"['7', '1']","['4', None]"
75,6 dispatched to IO1,dispatch_io,6,IO1,"['5', '12', '10', '13', '2', '14', '11', '9', '8']",[],"['7', '1']","['4', '6']"
76,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '12', '10', '13', '2', '14', '11', '9', '8', '7']",[],"[None, '1']","['4', '6']"
76,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '12', '10', '13', '2', '14', '11', '9', '8', '7', '1']",[],"[None, None]","['4', '6']"
76,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '10', '13', '2', '14', '11', '9', '8', '7', '1']",[],"['5', None]","['4', '6']"
76,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['10', '13', '2', '14', '11', '9', '8', '7', '1']",[],"['5', '12']","['4', '6']"
77,4 finished I/O → ready queue,io_to_ready,4,IO0,"['10', '13', '2', '14', '11', '9', '8', '7', '1', '4']",[],"['5', '12']","[None, '6']"
78,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['10', '13', '2', '14', '11', '9', '8', '7', '1', '4', '5']",[],"[None, '12']","[None, '6']"
78,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['10', '13', '2', '14', '11', '9', '8', '7', '1', '4', '5', '12']",[],"[None, None]","[None, '6']"
78,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '2', '14', '11', '9', '8', '7', '1', '4', '5', '12']",[],"['10', None]","[None, '6']"
78,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['2', '14', '11', '9', '8', '7', '1', '4', '5', '12']",[],"['10', '13']","[None, '6']"
79,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['2', '14', '11', '9', '8', '7', '1', '4', '5', '12']",['10'],"[None, '13']","[None, '6']"
79,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '11', '9', '8', '7', '1', '4', '5', '12']",['10'],"['2', '13']","[None, '6']"
79,10 dispatched to IO0,dispatch_io,10,IO0,"['14', '11', '9', '8', '7', '1', '4', '5', '12']",[],"['2', '13']","['10', '6']"
80,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['14', '11', '9', '8', '7', '1', '4', '5', '12']",['13'],"['2', None]","['10', '6']"
80,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '9', '8', '7', '1', '4', '5', '12']",['13'],"['2', '14']","['10', '6']"
81,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['11', '9', '8', '7', '1', '4', '5', '12', '2']",['13'],"[None, '14']","['10', '6']"
81,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '8', '7', '1', '4', '5', '12', '2']",['13'],"['11', '14']","['10', '6']"
82,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['9', '8', '7', '1', '4', '5', '12', '2', '14']",['13'],"['11', None]","['10', '6']"
82,6 finished I/O → ready queue,io_to_ready,6,IO1,"['9', '8', '7', '1', '4', '5', '12', '2', '14', '6']",['13'],"['11', None]","['10', None]"
82,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '7', '1', '4', '5', '12', '2', '14', '6']",['13'],"['11', '9']","['10', None]"
82,13 dispatched to IO1,dispatch_io,13,IO1,"['8', '7', '1', '4', '5', '12', '2', '14', '6']",[],"['11', '9']","['10', '13']"
83,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['8', '7', '1', '4', '5', '12', '2', '14', '6', '11']",[],"[None, '9']","['10', '13']"
83,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '1', '4', '5', '12', '2', '14', '6', '11']",[],"['8', '9']","['10', '13']"
84,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '1', '4', '5', '12', '2', '14', '6', '11', '9']",[],"['8', None]","['10', '13']"
84,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '4', '5', '12', '2', '14', '6', '11', '9']",[],"['8', '7']","['10', '13']"
85,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '4', '5', '12', '2', '14', '6', '11', '9', '8']",[],"[None, '7']","['10', '13']"
85,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '5', '12', '2', '14', '6', '11', '9', '8']",[],"['1', '7']","['10', '13']"
86,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['4', '5', '12', '2', '14', '6', '11', '9', '8', '7']",[],"['1', None]","['10', '13']"
86,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '12', '2', '14', '6', '11', '9', '8', '7']",[],"['1', '4']","['10', '13']"
87,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '12', '2', '14', '6', '11', '9', '8', '7', '1']",[],"[None, '4']","['10', '13']"
87,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '2', '14', '6', '11', '9', '8', '7', '1']",[],"['5', '4']","['10', '13']"
88,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['12', '2', '14', '6', '11', '9', '8', '7', '1', '4']",[],"['5', None]","['10', '13']"
88,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '14', '6', '11', '9', '8', '7', '1', '4']",[],"['5', '12']","['10', '13']"
89,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['2', '14', '6', '11', '9', '8', '7', '1', '4', '5']",[],"[None, '12']","['10', '13']"
89,10 finished I/O → ready queue,io_to_ready,10,IO0,"['2', '14', '6', '11', '9', '8', '7', '1', '4', '5', '10']",[],"[None, '12']","[None, '13']"
89,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '6', '11', '9', '8', '7', '1', '4', '5', '10']",[],"['2', '12']","[None, '13']"
90,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '6', '11', '9', '8', '7', '1', '4', '5', '10', '12']",[],"['2', None]","[None, '13']"
90,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['6', '11', '9', '8', '7', '1', '4', '5', '10', '12']",[],"['2', '14']","[None, '13']"
91,15 added to ready queue,enqueue,15,,"['6', '11', '9', '8', '7', '1', '4', '5', '10', '12', '15']",[],"['2', '14']","[None, '13']"
91,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '11', '9', '8', '7', '1', '4', '5', '10', '12', '15', '2']",[],"[None, '14']","[None, '13']"
91,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '9', '8', '7', '1', '4', '5', '10', '12', '15', '2']",[],"['6', '14']","[None, '13']"
92,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '9', '8', '7', '1', '4', '5', '10', '12', '15', '2', '14']",[],"['6', None]","[None, '13']"
92,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '8', '7', '1', '4', '5', '10', '12', '15', '2', '14']",[],"['6', '11']","[None, '13']"
93,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '8', '7', '1', '4', '5', '10', '12', '15', '2', '14', '6']",[],"[None, '11']","[None, '13']"
93,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '7', '1', '4', '5', '10', '12', '15', '2', '14', '6']",[],"['9', '11']","[None, '13']"
94,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['8', '7', '1', '4', '5', '10', '12', '15', '2', '14', '6', '11']",[],"['9', None]","[None, '13']"
94,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '1', '4', '5', '10', '12', '15', '2', '14', '6', '11']",[],"['9', '8']","[None, '13']"
95,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '1', '4', '5', '10', '12', '15', '2', '14', '6', '11', '9']",[],"[None, '8']","[None, '13']"
95,13 finished I/O → ready queue,io_to_ready,13,IO1,"['7', '1', '4', '5', '10', '12', '15', '2', '14', '6', '11', '9', '13']",[],"[None, '8']","[None, None]"
95,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '4', '5', '10', '12', '15', '2', '14', '6', '11', '9', '13']",[],"['7', '8']","[None, None]"
96,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['1', '4', '5', '10', '12', '15', '2', '14', '6', '11', '9', '13', '8']",[],"['7', None]","[None, None]"
96,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '5', '10', '12', '15', '2', '14', '6', '11', '9', '13', '8']",[],"['7', '1']","[None, None]"
97,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['4', '5', '10', '12', '15', '2', '14', '6', '11', '9', '13', '8', '7']",[],"[None, '1']","[None, None]"
97,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '10', '12', '15', '2', '14', '6', '11', '9', '13', '8', '7']",[],"['4', '1']","[None, None]"
98,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '10', '12', '15', '2', '14', '6', '11', '9', '13', '8', '7', '1']",[],"['4', None]","[None, None]"
98,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '12', '15', '2', '14', '6', '11', '9', '13', '8', '7', '1']",[],"['4', '5']","[None, None]"
99,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '12', '15', '2', '14', '6', '11', '9', '13', '8', '7', '1', '4']",[],"[None, '5']","[None, None]"
99,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '15', '2', '14', '6', '11', '9', '13', '8', '7', '1', '4']",[],"['10', '5']","[None, None]"
100,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['12', '15', '2', '14', '6', '11', '9', '13', '8', '7', '1', '4', '5']",[],"['10', None]","[None, None]"
100,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '2', '14', '6', '11', '9', '13', '8', '7', '1', '4', '5']",[],"['10', '12']","[None, None]"
101,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '2', '14', '6', '11', '9', '13', '8', '7', '1', '4', '5', '10']",[],"[None, '12']","[None, None]"
101,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['15', '2', '14', '6', '11', '9', '13', '8', '7', '1', '4', '5', '10', '12']",[],"[None, None]","[None, None]"
101,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '14', '6', '11', '9', '13', '8', '7', '1', '4', '5', '10', '12']",[],"['15', None]","[None, None]"
101,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '6', '11', '9', '13', '8', '7', '1', '4', '5', '10', '12']",[],"['15', '2']","[None, None]"
102,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['14', '6', '11', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2']",[],"['15', None]","[None, None]"
102,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['6', '11', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2']",[],"['15', '14']","[None, None]"
103,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['6', '11', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15']",[],"[None, '14']","[None, None]"
103,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['6', '11', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15']",['14'],"[None, None]","[None, None]"
103,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15']",['14'],"['6', None]","[None, None]"
103,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15']",['14'],"['6', '11']","[None, None]"
103,14 dispatched to IO0,dispatch_io,14,IO0,"['9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15']",[],"['6', '11']","['14', None]"
105,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15']",['6'],"[None, '11']","['14', None]"
105,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '11']",['6'],"[None, None]","['14', None]"
105,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '11']",['6'],"['9', None]","['14', None]"
105,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '11']",['6'],"['9', '13']","['14', None]"
105,6 dispatched to IO1,dispatch_io,6,IO1,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '11']",[],"['9', '13']","['14', '6']"
106,16 added to ready queue,enqueue,16,,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '11', '16']",[],"['9', '13']","['14', '6']"
106,6 finished I/O → ready queue,io_to_ready,6,IO1,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '11', '16', '6']",[],"['9', '13']","['14', None]"
107,17 added to ready queue,enqueue,17,,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '11', '16', '6', '17']",[],"['9', '13']","['14', None]"
107,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '11', '16', '6', '17', '9']",[],"[None, '13']","['14', None]"
107,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '11', '16', '6', '17', '9', '13']",[],"[None, None]","['14', None]"
107,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '1', '4', '5', '10', '12', '2', '15', '11', '16', '6', '17', '9', '13']",[],"['8', None]","['14', None]"
107,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '4', '5', '10', '12', '2', '15', '11', '16', '6', '17', '9', '13']",[],"['8', '7']","['14', None]"
109,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '4', '5', '10', '12', '2', '15', '11', '16', '6', '17', '9', '13', '8']",[],"[None, '7']","['14', None]"
109,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['1', '4', '5', '10', '12', '2', '15', '11', '16', '6', '17', '9', '13', '8', '7']",[],"[None, None]","['14', None]"
109,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '5', '10', '12', '2', '15', '11', '16', '6', '17', '9', '13', '8', '7']",[],"['1', None]","['14', None]"
109,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '10', '12', '2', '15', '11', '16', '6', '17', '9', '13', '8', '7']",[],"['1', '4']","['14', None]"
110,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['5', '10', '12', '2', '15', '11', '16', '6', '17', '9', '13', '8', '7', '1']",[],"[None, '4']","['14', None]"
110,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '12', '2', '15', '11', '16', '6', '17', '9', '13', '8', '7', '1']",[],"['5', '4']","['14', None]"
111,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['10', '12', '2', '15', '11', '16', '6', '17', '9', '13', '8', '7', '1', '4']",[],"['5', None]","['14', None]"
111,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '2', '15', '11', '16', '6', '17', '9', '13', '8', '7', '1', '4']",[],"['5', '10']","['14', None]"
112,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['12', '2', '15', '11', '16', '6', '17', '9', '13', '8', '7', '1', '4', '5']",[],"[None, '10']","['14', None]"
112,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '15', '11', '16', '6', '17', '9', '13', '8', '7', '1', '4', '5']",[],"['12', '10']","['14', None]"
113,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '15', '11', '16', '6', '17', '9', '13', '8', '7', '1', '4', '5', '10']",[],"['12', None]","['14', None]"
113,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '11', '16', '6', '17', '9', '13', '8', '7', '1', '4', '5', '10']",[],"['12', '2']","['14', None]"
114,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '11', '16', '6', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12']",[],"[None, '2']","['14', None]"
114,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['11', '16', '6', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12']",[],"['15', '2']","['14', None]"
115,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['11', '16', '6', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2']",[],"['15', None]","['14', None]"
115,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['16', '6', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2']",[],"['15', '11']","['14', None]"
116,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '6', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15']",[],"[None, '11']","['14', None]"
116,14 finished I/O → ready queue,io_to_ready,14,IO0,"['16', '6', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14']",[],"[None, '11']","[None, None]"
116,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14']",[],"['16', '11']","[None, None]"
117,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['6', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11']",[],"['16', None]","[None, None]"
117,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11']",[],"['16', '6']","[None, None]"
118,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16']",[],"[None, '6']","[None, None]"
118,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16']",[],"['17', '6']","[None, None]"
119,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '6']",[],"['17', None]","[None, None]"
119,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '6']",[],"['17', '9']","[None, None]"
120,18 added to ready queue,enqueue,18,,"['13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '6', '18']",[],"['17', '9']","[None, None]"
120,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17']",[],"[None, '9']","[None, None]"
120,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17']",[],"['13', '9']","[None, None]"
121,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9']",[],"['13', None]","[None, None]"
121,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9']",[],"['13', '8']","[None, None]"
122,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13']",[],"[None, '8']","[None, None]"
122,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13']",[],"['7', '8']","[None, None]"
123,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8']",[],"['7', None]","[None, None]"
123,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8']",[],"['7', '1']","[None, None]"
124,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['4', '5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7']",[],"[None, '1']","[None, None]"
124,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7']",[],"['4', '1']","[None, None]"
125,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1']",[],"['4', None]","[None, None]"
125,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1']",[],"['4', '5']","[None, None]"
126,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4']",[],"[None, '5']","[None, None]"
126,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4']",[],"['10', '5']","[None, None]"
127,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['12', '2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5']",[],"['10', None]","[None, None]"
127,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5']",[],"['10', '12']","[None, None]"
128,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['2', '15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10']",[],"[None, '12']","[None, None]"
128,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10']",[],"['2', '12']","[None, None]"
129,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12']",[],"['2', None]","[None, None]"
129,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12']",[],"['2', '15']","[None, None]"
130,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['14', '11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2']",[],"[None, '15']","[None, None]"
130,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2']",[],"['14', '15']","[None, None]"
131,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['11', '16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15']",[],"['14', None]","[None, None]"
131,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15']",[],"['14', '11']","[None, None]"
132,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['16', '6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14']",[],"[None, '11']","[None, None]"
132,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14']",[],"['16', '11']","[None, None]"
133,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['6', '18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11']",[],"['16', None]","[None, None]"
133,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11']",[],"['16', '6']","[None, None]"
134,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['18', '17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16']",[],"[None, '6']","[None, None]"
134,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16']",[],"['18', '6']","[None, None]"
135,19 added to ready queue,enqueue,19,,"['17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19']",[],"['18', '6']","[None, None]"
135,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['17', '9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6']",[],"['18', None]","[None, None]"
135,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6']",[],"['18', '17']","[None, None]"
136,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['9', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18']",[],"[None, '17']","[None, None]"
136,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18']",[],"['9', '17']","[None, None]"
137,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17']",[],"['9', None]","[None, None]"
137,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17']",[],"['9', '13']","[None, None]"
138,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9']",[],"[None, '13']","[None, None]"
138,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9']",[],"['8', '13']","[None, None]"
139,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['7', '1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13']",[],"['8', None]","[None, None]"
139,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13']",[],"['8', '7']","[None, None]"
140,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8']",[],"[None, '7']","[None, None]"
140,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['1', '4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8']",['7'],"[None, None]","[None, None]"
140,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8']",['7'],"['1', None]","[None, None]"
140,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8']",['7'],"['1', '4']","[None, None]"
140,7 dispatched to IO0,dispatch_io,7,IO0,"['5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8']",[],"['1', '4']","['7', None]"
141,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['5', '10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1']",[],"[None, '4']","['7', None]"
141,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1']",[],"['5', '4']","['7', None]"
142,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4']",[],"['5', None]","['7', None]"
142,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4']",[],"['5', '10']","['7', None]"
143,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['12', '2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4']",['5'],"[None, '10']","['7', None]"
143,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4']",['5'],"['12', '10']","['7', None]"
143,5 dispatched to IO1,dispatch_io,5,IO1,"['2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4']",[],"['12', '10']","['7', '5']"
144,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4', '10']",[],"['12', None]","['7', '5']"
144,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4', '10']",[],"['12', '2']","['7', '5']"
145,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4', '10', '12']",[],"[None, '2']","['7', '5']"
145,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4', '10', '12']",[],"['15', '2']","['7', '5']"
146,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['14', '11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4', '10', '12', '2']",[],"['15', None]","['7', '5']"
146,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4', '10', '12', '2']",[],"['15', '14']","['7', '5']"
147,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['11', '16', '19', '6', '18', '17', '9', '13', '8', '1', '4', '10', '12', '2', '15']",[],"[None, '14']","['7', '5']"
147,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['16', '19', '6', '18', '17', '9', '13', '8', '1', '4', '10', '12', '2', '15']",[],"['11', '14']","['7', '5']"
148,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['16', '19', '6', '18', '17', '9', '13', '8', '1', '4', '10', '12', '2', '15', '11']",[],"[None, '14']","['7', '5']"
148,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['16', '19', '6', '18', '17', '9', '13', '8', '1', '4', '10', '12', '2', '15', '11', '14']",[],"[None, None]","['7', '5']"
148,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['19', '6', '18', '17', '9', '13', '8', '1', '4', '10', '12', '2', '15', '11', '14']",[],"['16', None]","['7', '5']"
148,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['6', '18', '17', '9', '13', '8', '1', '4', '10', '12', '2', '15', '11', '14']",[],"['16', '19']","['7', '5']"
150,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['6', '18', '17', '9', '13', '8', '1', '4', '10', '12', '2', '15', '11', '14', '16']",[],"[None, '19']","['7', '5']"
150,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['6', '18', '17', '9', '13', '8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19']",[],"[None, None]","['7', '5']"
150,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['18', '17', '9', '13', '8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19']",[],"['6', None]","['7', '5']"
150,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '9', '13', '8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19']",[],"['6', '18']","['7', '5']"
151,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['17', '9', '13', '8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19']",['6'],"[None, '18']","['7', '5']"
151,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '13', '8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19']",['6'],"['17', '18']","['7', '5']"
152,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['9', '13', '8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19', '18']",['6'],"['17', None]","['7', '5']"
152,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19', '18']",['6'],"['17', '9']","['7', '5']"
153,20 added to ready queue,enqueue,20,,"['13', '8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19', '18', '20']",['6'],"['17', '9']","['7', '5']"
153,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17']",['6'],"[None, '9']","['7', '5']"
153,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17']",['6'],"['13', '9']","['7', '5']"
154,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['8', '1', '4', '10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17']","['6', '9']","['13', None]","['7', '5']"
154,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '4', '10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17']","['6', '9']","['13', '8']","['7', '5']"
155,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['1', '4', '10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17', '13']","['6', '9']","[None, '8']","['7', '5']"
155,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['1', '4', '10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8']","['6', '9']","[None, None]","['7', '5']"
155,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8']","['6', '9']","['1', None]","['7', '5']"
155,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8']","['6', '9']","['1', '4']","['7', '5']"
156,7 finished I/O → ready queue,io_to_ready,7,IO0,"['10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7']","['6', '9']","['1', '4']","[None, '5']"
156,6 dispatched to IO0,dispatch_io,6,IO0,"['10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7']",['9'],"['1', '4']","['6', '5']"
157,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1']",['9'],"[None, '4']","['6', '5']"
157,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['10', '12', '2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4']",['9'],"[None, None]","['6', '5']"
157,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4']",['9'],"['10', None]","['6', '5']"
157,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4']",['9'],"['10', '12']","['6', '5']"
158,5 finished I/O → ready queue,io_to_ready,5,IO1,"['2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5']",['9'],"['10', '12']","['6', None]"
158,9 dispatched to IO1,dispatch_io,9,IO1,"['2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5']",[],"['10', '12']","['6', '9']"
159,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10']",[],"[None, '12']","['6', '9']"
159,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['2', '15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12']",[],"[None, None]","['6', '9']"
159,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12']",[],"['2', None]","['6', '9']"
159,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12']",[],"['2', '15']","['6', '9']"
161,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2']",[],"[None, '15']","['6', '9']"
161,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15']",[],"[None, None]","['6', '9']"
161,6 finished I/O → ready queue,io_to_ready,6,IO0,"['11', '14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6']",[],"[None, None]","[None, '9']"
161,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['14', '16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6']",[],"['11', None]","[None, '9']"
161,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6']",[],"['11', '14']","[None, '9']"
162,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['16', '19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6']",['14'],"['11', None]","[None, '9']"
162,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6']",['14'],"['11', '16']","[None, '9']"
162,14 dispatched to IO0,dispatch_io,14,IO0,"['19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6']",[],"['11', '16']","['14', '9']"
163,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['19', '18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11']",[],"[None, '16']","['14', '9']"
163,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11']",[],"['19', '16']","['14', '9']"
164,21 added to ready queue,enqueue,21,,"['18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21']",[],"['19', '16']","['14', '9']"
164,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['18', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16']",[],"['19', None]","['14', '9']"
164,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16']",[],"['19', '18']","['14', '9']"
165,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19']",[],"[None, '18']","['14', '9']"
165,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19']",['18'],"[None, None]","['14', '9']"
165,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19']",['18'],"['20', None]","['14', '9']"
165,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19']",['18'],"['20', '17']","['14', '9']"
167,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20']",['18'],"[None, '17']","['14', '9']"
167,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['13', '8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17']",['18'],"[None, None]","['14', '9']"
167,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17']",['18'],"['13', None]","['14', '9']"
167,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17']",['18'],"['13', '8']","['14', '9']"
169,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13']",['18'],"[None, '8']","['14', '9']"
169,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8']",['18'],"[None, None]","['14', '9']"
169,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8']",['18'],"['7', None]","['14', '9']"
169,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8']",['18'],"['7', '1']","['14', '9']"
171,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7']",['18'],"[None, '1']","['14', '9']"
171,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['4', '5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1']",['18'],"[None, None]","['14', '9']"
171,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1']",['18'],"['4', None]","['14', '9']"
171,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1']",['18'],"['4', '5']","['14', '9']"
173,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4']",['18'],"[None, '5']","['14', '9']"
173,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5']",['18'],"[None, None]","['14', '9']"
173,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5']",['18'],"['10', None]","['14', '9']"
173,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5']",['18'],"['10', '12']","['14', '9']"
175,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10']",['18'],"[None, '12']","['14', '9']"
175,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12']",['18'],"[None, None]","['14', '9']"
175,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12']",['18'],"['2', None]","['14', '9']"
175,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12']",['18'],"['2', '15']","['14', '9']"
176,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['6', '11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12']","['18', '15']","['2', None]","['14', '9']"
176,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12']","['18', '15']","['2', '6']","['14', '9']"
177,22 added to ready queue,enqueue,22,,"['11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22']","['18', '15']","['2', '6']","['14', '9']"
177,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['11', '21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2']","['18', '15']","[None, '6']","['14', '9']"
177,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2']","['18', '15']","['11', '6']","['14', '9']"
178,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['21', '16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6']","['18', '15']","['11', None]","['14', '9']"
178,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6']","['18', '15']","['11', '21']","['14', '9']"
179,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['16', '19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11']","['18', '15']","[None, '21']","['14', '9']"
179,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11']","['18', '15']","['16', '21']","['14', '9']"
180,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21']","['18', '15']","['16', None]","['14', '9']"
180,14 finished I/O → ready queue,io_to_ready,14,IO0,"['19', '20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14']","['18', '15']","['16', None]","[None, '9']"
180,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14']","['18', '15']","['16', '19']","[None, '9']"
180,18 dispatched to IO0,dispatch_io,18,IO0,"['20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14']",['15'],"['16', '19']","['18', '9']"
181,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16']",['15'],"[None, '19']","['18', '9']"
181,9 finished I/O → ready queue,io_to_ready,9,IO1,"['20', '17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9']",['15'],"[None, '19']","['18', None]"
181,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9']",['15'],"['20', '19']","['18', None]"
181,15 dispatched to IO1,dispatch_io,15,IO1,"['17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9']",[],"['20', '19']","['18', '15']"
182,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['17', '13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19']",[],"['20', None]","['18', '15']"
182,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19']",[],"['20', '17']","['18', '15']"
183,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['13', '8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20']",[],"[None, '17']","['18', '15']"
183,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20']",[],"['13', '17']","['18', '15']"
184,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['8', '7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17']",[],"['13', None]","['18', '15']"
184,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17']",[],"['13', '8']","['18', '15']"
185,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['7', '1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13']",[],"[None, '8']","['18', '15']"
185,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13']",[],"['7', '8']","['18', '15']"
186,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8']",[],"['7', None]","['18', '15']"
186,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8']",[],"['7', '1']","['18', '15']"
187,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['4', '5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7']",[],"[None, '1']","['18', '15']"
187,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7']",[],"['4', '1']","['18', '15']"
188,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1']",[],"['4', None]","['18', '15']"
188,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1']",[],"['4', '5']","['18', '15']"
189,23 added to ready queue,enqueue,23,,"['10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23']",[],"['4', '5']","['18', '15']"
189,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4']",[],"[None, '5']","['18', '15']"
189,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['10', '12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4']",['5'],"[None, None]","['18', '15']"
189,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4']",['5'],"['10', None]","['18', '15']"
189,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4']",['5'],"['10', '12']","['18', '15']"
191,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4']","['5', '10']","[None, '12']","['18', '15']"
191,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12']","['5', '10']","[None, None]","['18', '15']"
191,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['2', '6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12']","['5', '10']","['22', None]","['18', '15']"
191,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12']","['5', '10']","['22', '2']","['18', '15']"
193,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22']","['5', '10']","[None, '2']","['18', '15']"
193,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['6', '11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2']","['5', '10']","[None, None]","['18', '15']"
193,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2']","['5', '10']","['6', None]","['18', '15']"
193,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2']","['5', '10']","['6', '11']","['18', '15']"
194,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['21', '14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2']","['5', '10', '11']","['6', None]","['18', '15']"
194,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2']","['5', '10', '11']","['6', '21']","['18', '15']"
195,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2']","['5', '10', '11', '6']","[None, '21']","['18', '15']"
195,18 finished I/O → ready queue,io_to_ready,18,IO0,"['14', '16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18']","['5', '10', '11', '6']","[None, '21']","[None, '15']"
195,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18']","['5', '10', '11', '6']","['14', '21']","[None, '15']"
195,5 dispatched to IO0,dispatch_io,5,IO0,"['16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18']","['10', '11', '6']","['14', '21']","['5', '15']"
196,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21']","['10', '11', '6']","['14', None]","['5', '15']"
196,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21']","['10', '11', '6']","['14', '16']","['5', '15']"
197,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['9', '19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14']","['10', '11', '6']","[None, '16']","['5', '15']"
197,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14']","['10', '11', '6']","['9', '16']","['5', '15']"
198,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['19', '20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16']","['10', '11', '6']","['9', None]","['5', '15']"
198,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16']","['10', '11', '6']","['9', '19']","['5', '15']"
199,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9']","['10', '11', '6']","[None, '19']","['5', '15']"
199,15 finished I/O → ready queue,io_to_ready,15,IO1,"['20', '17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15']","['10', '11', '6']","[None, '19']","['5', None]"
199,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15']","['10', '11', '6']","['20', '19']","['5', None]"
199,10 dispatched to IO1,dispatch_io,10,IO1,"['17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15']","['11', '6']","['20', '19']","['5', '10']"
200,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19']","['11', '6']","['20', None]","['5', '10']"
200,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19']","['11', '6']","['20', '17']","['5', '10']"
201,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['13', '8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20']","['11', '6']","[None, '17']","['5', '10']"
201,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20']","['11', '6']","['13', '17']","['5', '10']"
202,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['8', '7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17']","['11', '6']","['13', None]","['5', '10']"
202,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17']","['11', '6']","['13', '8']","['5', '10']"
203,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13']","['11', '6']","[None, '8']","['5', '10']"
203,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['7', '1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13']","['11', '6', '8']","[None, None]","['5', '10']"
203,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13']","['11', '6', '8']","['7', None]","['5', '10']"
203,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13']","['11', '6', '8']","['7', '1']","['5', '10']"
204,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['23', '4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13']","['11', '6', '8', '1']","['7', None]","['5', '10']"
204,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13']","['11', '6', '8', '1']","['7', '23']","['5', '10']"
205,24 added to ready queue,enqueue,24,,"['4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24']","['11', '6', '8', '1']","['7', '23']","['5', '10']"
205,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['4', '12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7']","['11', '6', '8', '1']","[None, '23']","['5', '10']"
205,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7']","['11', '6', '8', '1']","['4', '23']","['5', '10']"
206,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23']","['11', '6', '8', '1']","['4', None]","['5', '10']"
206,10 finished I/O → ready queue,io_to_ready,10,IO1,"['12', '22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10']","['11', '6', '8', '1']","['4', None]","['5', None]"
206,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10']","['11', '6', '8', '1']","['4', '12']","['5', None]"
206,11 dispatched to IO1,dispatch_io,11,IO1,"['22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10']","['6', '8', '1']","['4', '12']","['5', '11']"
207,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['22', '2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10']","['6', '8', '1', '4']","[None, '12']","['5', '11']"
207,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10']","['6', '8', '1', '4']","['22', '12']","['5', '11']"
208,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12']","['6', '8', '1', '4']","['22', None]","['5', '11']"
208,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12']","['6', '8', '1', '4']","['22', '2']","['5', '11']"
209,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['18', '21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22']","['6', '8', '1', '4']","[None, '2']","['5', '11']"
209,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22']","['6', '8', '1', '4']","['18', '2']","['5', '11']"
210,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18']","['6', '8', '1', '4']","[None, '2']","['5', '11']"
210,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2']","['6', '8', '1', '4']","[None, None]","['5', '11']"
210,5 finished I/O → ready queue,io_to_ready,5,IO0,"['21', '14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5']","['6', '8', '1', '4']","[None, None]","[None, '11']"
210,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5']","['6', '8', '1', '4']","['21', None]","[None, '11']"
210,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5']","['6', '8', '1', '4']","['21', '14']","[None, '11']"
210,6 dispatched to IO0,dispatch_io,6,IO0,"['16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5']","['8', '1', '4']","['21', '14']","['6', '11']"
212,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21']","['8', '1', '4']","[None, '14']","['6', '11']"
212,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['16', '9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21']","['8', '1', '4', '14']","[None, None]","['6', '11']"
212,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['9', '15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21']","['8', '1', '4', '14']","['16', None]","['6', '11']"
212,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21']","['8', '1', '4', '14']","['16', '9']","['6', '11']"
213,6 finished I/O → ready queue,io_to_ready,6,IO0,"['15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6']","['8', '1', '4', '14']","['16', '9']","[None, '11']"
213,8 dispatched to IO0,dispatch_io,8,IO0,"['15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6']","['1', '4', '14']","['16', '9']","['8', '11']"
214,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16']","['1', '4', '14']","[None, '9']","['8', '11']"
214,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9']","['1', '4', '14']","[None, None]","['8', '11']"
214,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['19', '20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9']","['1', '4', '14']","['15', None]","['8', '11']"
214,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9']","['1', '4', '14']","['15', '19']","['8', '11']"
216,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15']","['1', '4', '14']","[None, '19']","['8', '11']"
216,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19']","['1', '4', '14']","[None, None]","['8', '11']"
216,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19']","['1', '4', '14']","['20', None]","['8', '11']"
216,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19']","['1', '4', '14']","['20', '17']","['8', '11']"
217,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['13', '24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19']","['1', '4', '14', '17']","['20', None]","['8', '11']"
217,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19']","['1', '4', '14', '17']","['20', '13']","['8', '11']"
218,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20']","['1', '4', '14', '17']","[None, '13']","['8', '11']"
218,11 finished I/O → ready queue,io_to_ready,11,IO1,"['24', '7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11']","['1', '4', '14', '17']","[None, '13']","['8', None]"
218,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11']","['1', '4', '14', '17']","['24', '13']","['8', None]"
218,1 dispatched to IO1,dispatch_io,1,IO1,"['7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11']","['4', '14', '17']","['24', '13']","['8', '1']"
219,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['7', '23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11']","['4', '14', '17', '13']","['24', None]","['8', '1']"
219,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11']","['4', '14', '17', '13']","['24', '7']","['8', '1']"
220,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['23', '10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24']","['4', '14', '17', '13']","[None, '7']","['8', '1']"
220,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24']","['4', '14', '17', '13']","['23', '7']","['8', '1']"
221,25 added to ready queue,enqueue,25,,"['10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25']","['4', '14', '17', '13']","['23', '7']","['8', '1']"
221,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['10', '12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7']","['4', '14', '17', '13']","['23', None]","['8', '1']"
221,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7']","['4', '14', '17', '13']","['23', '10']","['8', '1']"
222,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23']","['4', '14', '17', '13']","[None, '10']","['8', '1']"
222,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23']","['4', '14', '17', '13']","['12', '10']","['8', '1']"
223,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['22', '18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10']","['4', '14', '17', '13']","['12', None]","['8', '1']"
223,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10']","['4', '14', '17', '13']","['12', '22']","['8', '1']"
224,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12']","['4', '14', '17', '13']","[None, '22']","['8', '1']"
224,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12']","['4', '14', '17', '13']","['18', '22']","['8', '1']"
225,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12']","['4', '14', '17', '13', '18']","[None, '22']","['8', '1']"
225,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['2', '5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12']","['4', '14', '17', '13', '18', '22']","[None, None]","['8', '1']"
225,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12']","['4', '14', '17', '13', '18', '22']","['2', None]","['8', '1']"
225,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12']","['4', '14', '17', '13', '18', '22']","['2', '5']","['8', '1']"
227,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12']","['4', '14', '17', '13', '18', '22', '2']","[None, '5']","['8', '1']"
227,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['21', '6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5']","['4', '14', '17', '13', '18', '22', '2']","[None, None]","['8', '1']"
227,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5']","['4', '14', '17', '13', '18', '22', '2']","['21', None]","['8', '1']"
227,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5']","['4', '14', '17', '13', '18', '22', '2']","['21', '6']","['8', '1']"
228,8 finished I/O → ready queue,io_to_ready,8,IO0,"['16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5', '8']","['4', '14', '17', '13', '18', '22', '2']","['21', '6']","[None, '1']"
228,4 dispatched to IO0,dispatch_io,4,IO0,"['16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5', '8']","['14', '17', '13', '18', '22', '2']","['21', '6']","['4', '1']"
229,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5', '8', '21']","['14', '17', '13', '18', '22', '2']","[None, '6']","['4', '1']"
229,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['16', '9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5', '8', '21']","['14', '17', '13', '18', '22', '2', '6']","[None, None]","['4', '1']"
229,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['9', '15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5', '8', '21']","['14', '17', '13', '18', '22', '2', '6']","['16', None]","['4', '1']"
229,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5', '8', '21']","['14', '17', '13', '18', '22', '2', '6']","['16', '9']","['4', '1']"
231,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5', '8', '21', '16']","['14', '17', '13', '18', '22', '2', '6']","[None, '9']","['4', '1']"
231,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '19', '20', '11', '24', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9']","['14', '17', '13', '18', '22', '2', '6']","[None, None]","['4', '1']"
231,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['19', '20', '11', '24', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9']","['14', '17', '13', '18', '22', '2', '6']","['15', None]","['4', '1']"
231,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '11', '24', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9']","['14', '17', '13', '18', '22', '2', '6']","['15', '19']","['4', '1']"
232,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['20', '11', '24', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9']","['14', '17', '13', '18', '22', '2', '6', '19']","['15', None]","['4', '1']"
232,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '24', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9']","['14', '17', '13', '18', '22', '2', '6', '19']","['15', '20']","['4', '1']"
233,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['11', '24', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15']","['14', '17', '13', '18', '22', '2', '6', '19']","[None, '20']","['4', '1']"
233,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['24', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15']","['14', '17', '13', '18', '22', '2', '6', '19']","['11', '20']","['4', '1']"
234,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['24', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20']","['14', '17', '13', '18', '22', '2', '6', '19']","['11', None]","['4', '1']"
234,1 finished I/O → ready queue,io_to_ready,1,IO1,"['24', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '1']","['14', '17', '13', '18', '22', '2', '6', '19']","['11', None]","['4', None]"
234,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '1']","['14', '17', '13', '18', '22', '2', '6', '19']","['11', '24']","['4', None]"
234,14 dispatched to IO1,dispatch_io,14,IO1,"['25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '1']","['17', '13', '18', '22', '2', '6', '19']","['11', '24']","['4', '14']"
235,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '1', '11']","['17', '13', '18', '22', '2', '6', '19']","[None, '24']","['4', '14']"
235,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '1', '11']","['17', '13', '18', '22', '2', '6', '19']","['25', '24']","['4', '14']"
236,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '1', '11']","['17', '13', '18', '22', '2', '6', '19', '24']","['25', None]","['4', '14']"
236,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '1', '11']","['17', '13', '18', '22', '2', '6', '19', '24']","['25', '7']","['4', '14']"
237,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '1', '11', '25']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, '7']","['4', '14']"
237,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['10', '12', '5', '8', '21', '16', '9', '15', '20', '1', '11', '25']","['17', '13', '18', '22', '2', '6', '19', '24']","['23', '7']","['4', '14']"
238,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['10', '12', '5', '8', '21', '16', '9', '15', '20', '1', '11', '25', '7']","['17', '13', '18', '22', '2', '6', '19', '24']","['23', None]","['4', '14']"
238,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '5', '8', '21', '16', '9', '15', '20', '1', '11', '25', '7']","['17', '13', '18', '22', '2', '6', '19', '24']","['23', '10']","['4', '14']"
239,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '5', '8', '21', '16', '9', '15', '20', '1', '11', '25', '7', '23']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, '10']","['4', '14']"
239,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['12', '5', '8', '21', '16', '9', '15', '20', '1', '11', '25', '7', '23', '10']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, None]","['4', '14']"
239,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['5', '8', '21', '16', '9', '15', '20', '1', '11', '25', '7', '23', '10']","['17', '13', '18', '22', '2', '6', '19', '24']","['12', None]","['4', '14']"
239,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '21', '16', '9', '15', '20', '1', '11', '25', '7', '23', '10']","['17', '13', '18', '22', '2', '6', '19', '24']","['12', '5']","['4', '14']"
241,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '21', '16', '9', '15', '20', '1', '11', '25', '7', '23', '10', '12']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, '5']","['4', '14']"
241,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '21', '16', '9', '15', '20', '1', '11', '25', '7', '23', '10', '12', '5']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, None]","['4', '14']"
241,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['21', '16', '9', '15', '20', '1', '11', '25', '7', '23', '10', '12', '5']","['17', '13', '18', '22', '2', '6', '19', '24']","['8', None]","['4', '14']"
241,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '9', '15', '20', '1', '11', '25', '7', '23', '10', '12', '5']","['17', '13', '18', '22', '2', '6', '19', '24']","['8', '21']","['4', '14']"
243,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['16', '9', '15', '20', '1', '11', '25', '7', '23', '10', '12', '5', '8']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, '21']","['4', '14']"
243,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '9', '15', '20', '1', '11', '25', '7', '23', '10', '12', '5', '8', '21']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, None]","['4', '14']"
243,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['9', '15', '20', '1', '11', '25', '7', '23', '10', '12', '5', '8', '21']","['17', '13', '18', '22', '2', '6', '19', '24']","['16', None]","['4', '14']"
243,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '20', '1', '11', '25', '7', '23', '10', '12', '5', '8', '21']","['17', '13', '18', '22', '2', '6', '19', '24']","['16', '9']","['4', '14']"
245,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['15', '20', '1', '11', '25', '7', '23', '10', '12', '5', '8', '21', '16']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, '9']","['4', '14']"
245,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '20', '1', '11', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, None]","['4', '14']"
245,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '1', '11', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9']","['17', '13', '18', '22', '2', '6', '19', '24']","['15', None]","['4', '14']"
245,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['1', '11', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9']","['17', '13', '18', '22', '2', '6', '19', '24']","['15', '20']","['4', '14']"
247,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['1', '11', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, '20']","['4', '14']"
247,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['1', '11', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20']","['17', '13', '18', '22', '2', '6', '19', '24']","[None, None]","['4', '14']"
247,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['11', '25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20']","['17', '13', '18', '22', '2', '6', '19', '24']","['1', None]","['4', '14']"
247,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20']","['17', '13', '18', '22', '2', '6', '19', '24']","['1', '11']","['4', '14']"
248,4 finished I/O → ready queue,io_to_ready,4,IO0,"['25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '4']","['17', '13', '18', '22', '2', '6', '19', '24']","['1', '11']","[None, '14']"
248,17 dispatched to IO0,dispatch_io,17,IO0,"['25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '4']","['13', '18', '22', '2', '6', '19', '24']","['1', '11']","['17', '14']"
249,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '4', '1']","['13', '18', '22', '2', '6', '19', '24']","[None, '11']","['17', '14']"
249,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['25', '7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '4', '1']","['13', '18', '22', '2', '6', '19', '24', '11']","[None, None]","['17', '14']"
249,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['7', '23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '4', '1']","['13', '18', '22', '2', '6', '19', '24', '11']","['25', None]","['17', '14']"
249,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '4', '1']","['13', '18', '22', '2', '6', '19', '24', '11']","['25', '7']","['17', '14']"
251,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '4', '1', '25']","['13', '18', '22', '2', '6', '19', '24', '11']","[None, '7']","['17', '14']"
251,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['23', '10', '12', '5', '8', '21', '16', '9', '15', '20', '4', '1', '25']","['13', '18', '22', '2', '6', '19', '24', '11', '7']","[None, None]","['17', '14']"
251,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['10', '12', '5', '8', '21', '16', '9', '15', '20', '4', '1', '25']","['13', '18', '22', '2', '6', '19', '24', '11', '7']","['23', None]","['17', '14']"
251,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '5', '8', '21', '16', '9', '15', '20', '4', '1', '25']","['13', '18', '22', '2', '6', '19', '24', '11', '7']","['23', '10']","['17', '14']"
253,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '5', '8', '21', '16', '9', '15', '20', '4', '1', '25', '23']","['13', '18', '22', '2', '6', '19', '24', '11', '7']","[None, '10']","['17', '14']"
253,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '5', '8', '21', '16', '9', '15', '20', '4', '1', '25', '23', '10']","['13', '18', '22', '2', '6', '19', '24', '11', '7']","[None, None]","['17', '14']"
253,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['5', '8', '21', '16', '9', '15', '20', '4', '1', '25', '23', '10']","['13', '18', '22', '2', '6', '19', '24', '11', '7']","['12', None]","['17', '14']"
253,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '21', '16', '9', '15', '20', '4', '1', '25', '23', '10']","['13', '18', '22', '2', '6', '19', '24', '11', '7']","['12', '5']","['17', '14']"
254,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['8', '21', '16', '9', '15', '20', '4', '1', '25', '23', '10']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12']","[None, '5']","['17', '14']"
254,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['21', '16', '9', '15', '20', '4', '1', '25', '23', '10']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12']","['8', '5']","['17', '14']"
255,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['21', '16', '9', '15', '20', '4', '1', '25', '23', '10', '5']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12']","['8', None]","['17', '14']"
255,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '9', '15', '20', '4', '1', '25', '23', '10', '5']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12']","['8', '21']","['17', '14']"
256,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['16', '9', '15', '20', '4', '1', '25', '23', '10', '5', '8']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12']","[None, '21']","['17', '14']"
256,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['9', '15', '20', '4', '1', '25', '23', '10', '5', '8']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12']","['16', '21']","['17', '14']"
257,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['9', '15', '20', '4', '1', '25', '23', '10', '5', '8']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12', '16']","[None, '21']","['17', '14']"
257,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['9', '15', '20', '4', '1', '25', '23', '10', '5', '8', '21']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12', '16']","[None, None]","['17', '14']"
257,14 finished I/O → ready queue,io_to_ready,14,IO1,"['9', '15', '20', '4', '1', '25', '23', '10', '5', '8', '21', '14']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12', '16']","[None, None]","['17', None]"
257,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['15', '20', '4', '1', '25', '23', '10', '5', '8', '21', '14']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12', '16']","['9', None]","['17', None]"
257,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['20', '4', '1', '25', '23', '10', '5', '8', '21', '14']","['13', '18', '22', '2', '6', '19', '24', '11', '7', '12', '16']","['9', '15']","['17', None]"
257,13 dispatched to IO1,dispatch_io,13,IO1,"['20', '4', '1', '25', '23', '10', '5', '8', '21', '14']","['18', '22', '2', '6', '19', '24', '11', '7', '12', '16']","['9', '15']","['17', '13']"
259,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['20', '4', '1', '25', '23', '10', '5', '8', '21', '14', '9']","['18', '22', '2', '6', '19', '24', '11', '7', '12', '16']","[None, '15']","['17', '13']"
259,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['20', '4', '1', '25', '23', '10', '5', '8', '21', '14', '9']","['18', '22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","[None, None]","['17', '13']"
259,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '1', '25', '23', '10', '5', '8', '21', '14', '9']","['18', '22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","['20', None]","['17', '13']"
259,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '25', '23', '10', '5', '8', '21', '14', '9']","['18', '22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","['20', '4']","['17', '13']"
261,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['1', '25', '23', '10', '5', '8', '21', '14', '9', '20']","['18', '22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","[None, '4']","['17', '13']"
261,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '25', '23', '10', '5', '8', '21', '14', '9', '20', '4']","['18', '22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","[None, None]","['17', '13']"
261,17 finished I/O → ready queue,io_to_ready,17,IO0,"['1', '25', '23', '10', '5', '8', '21', '14', '9', '20', '4', '17']","['18', '22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","[None, None]","[None, '13']"
261,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '23', '10', '5', '8', '21', '14', '9', '20', '4', '17']","['18', '22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","['1', None]","[None, '13']"
261,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['23', '10', '5', '8', '21', '14', '9', '20', '4', '17']","['18', '22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","['1', '25']","[None, '13']"
261,18 dispatched to IO0,dispatch_io,18,IO0,"['23', '10', '5', '8', '21', '14', '9', '20', '4', '17']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","['1', '25']","['18', '13']"
263,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['23', '10', '5', '8', '21', '14', '9', '20', '4', '17', '1']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","[None, '25']","['18', '13']"
263,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['23', '10', '5', '8', '21', '14', '9', '20', '4', '17', '1', '25']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","[None, None]","['18', '13']"
263,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['10', '5', '8', '21', '14', '9', '20', '4', '17', '1', '25']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","['23', None]","['18', '13']"
263,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '8', '21', '14', '9', '20', '4', '17', '1', '25']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15']","['23', '10']","['18', '13']"
264,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['5', '8', '21', '14', '9', '20', '4', '17', '1', '25']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23']","[None, '10']","['18', '13']"
264,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '21', '14', '9', '20', '4', '17', '1', '25']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23']","['5', '10']","['18', '13']"
265,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '21', '14', '9', '20', '4', '17', '1', '25', '10']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23']","['5', None]","['18', '13']"
265,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['21', '14', '9', '20', '4', '17', '1', '25', '10']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23']","['5', '8']","['18', '13']"
266,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['21', '14', '9', '20', '4', '17', '1', '25', '10']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5']","[None, '8']","['18', '13']"
266,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '9', '20', '4', '17', '1', '25', '10']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5']","['21', '8']","['18', '13']"
267,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['14', '9', '20', '4', '17', '1', '25', '10']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21']","[None, '8']","['18', '13']"
267,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['14', '9', '20', '4', '17', '1', '25', '10']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","[None, None]","['18', '13']"
267,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '20', '4', '17', '1', '25', '10']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['14', None]","['18', '13']"
267,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['20', '4', '17', '1', '25', '10']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['14', '9']","['18', '13']"
268,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['20', '4', '17', '1', '25', '10', '9']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['14', None]","['18', '13']"
268,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['4', '17', '1', '25', '10', '9']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['14', '20']","['18', '13']"
269,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['4', '17', '1', '25', '10', '9', '14']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","[None, '20']","['18', '13']"
269,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['17', '1', '25', '10', '9', '14']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['4', '20']","['18', '13']"
270,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['17', '1', '25', '10', '9', '14', '20']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['4', None]","['18', '13']"
270,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['1', '25', '10', '9', '14', '20']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['4', '17']","['18', '13']"
271,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '25', '10', '9', '14', '20', '4']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","[None, '17']","['18', '13']"
271,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '10', '9', '14', '20', '4']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['1', '17']","['18', '13']"
272,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '10', '9', '14', '20', '4', '17']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['1', None]","['18', '13']"
272,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '9', '14', '20', '4', '17']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['1', '25']","['18', '13']"
273,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '9', '14', '20', '4', '17', '1']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","[None, '25']","['18', '13']"
273,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['10', '9', '14', '20', '4', '17', '1', '25']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","[None, None]","['18', '13']"
273,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '14', '20', '4', '17', '1', '25']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['10', None]","['18', '13']"
273,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['14', '20', '4', '17', '1', '25']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['10', '9']","['18', '13']"
274,18 finished I/O → ready queue,io_to_ready,18,IO0,"['14', '20', '4', '17', '1', '25', '18']","['22', '2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['10', '9']","[None, '13']"
274,22 dispatched to IO0,dispatch_io,22,IO0,"['14', '20', '4', '17', '1', '25', '18']","['2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8']","['10', '9']","['22', '13']"
275,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['14', '20', '4', '17', '1', '25', '18']","['2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","[None, '9']","['22', '13']"
275,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['14', '20', '4', '17', '1', '25', '18', '9']","['2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","[None, None]","['22', '13']"
275,13 finished I/O → ready queue,io_to_ready,13,IO1,"['14', '20', '4', '17', '1', '25', '18', '9', '13']","['2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","[None, None]","['22', None]"
275,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['20', '4', '17', '1', '25', '18', '9', '13']","['2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","['14', None]","['22', None]"
275,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['4', '17', '1', '25', '18', '9', '13']","['2', '6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","['14', '20']","['22', None]"
275,2 dispatched to IO1,dispatch_io,2,IO1,"['4', '17', '1', '25', '18', '9', '13']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","['14', '20']","['22', '2']"
277,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['4', '17', '1', '25', '18', '9', '13', '14']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","[None, '20']","['22', '2']"
277,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['4', '17', '1', '25', '18', '9', '13', '14', '20']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","[None, None]","['22', '2']"
277,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['17', '1', '25', '18', '9', '13', '14', '20']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","['4', None]","['22', '2']"
277,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['1', '25', '18', '9', '13', '14', '20']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","['4', '17']","['22', '2']"
279,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '25', '18', '9', '13', '14', '20', '4']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","[None, '17']","['22', '2']"
279,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['1', '25', '18', '9', '13', '14', '20', '4', '17']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","[None, None]","['22', '2']"
279,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '18', '9', '13', '14', '20', '4', '17']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","['1', None]","['22', '2']"
279,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '9', '13', '14', '20', '4', '17']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10']","['1', '25']","['22', '2']"
281,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['18', '9', '13', '14', '20', '4', '17']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, '25']","['22', '2']"
281,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '9', '13', '14', '20', '4', '17', '25']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, None]","['22', '2']"
281,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '13', '14', '20', '4', '17', '25']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['18', None]","['22', '2']"
281,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '14', '20', '4', '17', '25']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['18', '9']","['22', '2']"
283,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '14', '20', '4', '17', '25', '18']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, '9']","['22', '2']"
283,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['13', '14', '20', '4', '17', '25', '18', '9']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, None]","['22', '2']"
283,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '20', '4', '17', '25', '18', '9']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['13', None]","['22', '2']"
283,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '4', '17', '25', '18', '9']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['13', '14']","['22', '2']"
285,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '4', '17', '25', '18', '9', '13']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, '14']","['22', '2']"
285,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['20', '4', '17', '25', '18', '9', '13', '14']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, None]","['22', '2']"
285,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '17', '25', '18', '9', '13', '14']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['20', None]","['22', '2']"
285,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['17', '25', '18', '9', '13', '14']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['20', '4']","['22', '2']"
286,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['17', '25', '18', '9', '13', '14', '20']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, '4']","['22', '2']"
286,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['25', '18', '9', '13', '14', '20']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['17', '4']","['22', '2']"
287,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['25', '18', '9', '13', '14', '20', '4']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['17', None]","['22', '2']"
287,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '9', '13', '14', '20', '4']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['17', '25']","['22', '2']"
288,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '9', '13', '14', '20', '4', '17']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, '25']","['22', '2']"
288,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '13', '14', '20', '4', '17']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['18', '25']","['22', '2']"
289,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['9', '13', '14', '20', '4', '17', '25']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['18', None]","['22', '2']"
289,2 finished I/O → ready queue,io_to_ready,2,IO1,"['9', '13', '14', '20', '4', '17', '25', '2']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['18', None]","['22', None]"
289,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '14', '20', '4', '17', '25', '2']","['6', '19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['18', '9']","['22', None]"
289,6 dispatched to IO1,dispatch_io,6,IO1,"['13', '14', '20', '4', '17', '25', '2']","['19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['18', '9']","['22', '6']"
290,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '14', '20', '4', '17', '25', '2', '18']","['19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, '9']","['22', '6']"
290,22 finished I/O → ready queue,io_to_ready,22,IO0,"['13', '14', '20', '4', '17', '25', '2', '18', '22']","['19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, '9']","[None, '6']"
290,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '20', '4', '17', '25', '2', '18', '22']","['19', '24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['13', '9']","[None, '6']"
290,19 dispatched to IO0,dispatch_io,19,IO0,"['14', '20', '4', '17', '25', '2', '18', '22']","['24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['13', '9']","['19', '6']"
291,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['14', '20', '4', '17', '25', '2', '18', '22', '9']","['24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['13', None]","['19', '6']"
291,6 finished I/O → ready queue,io_to_ready,6,IO1,"['14', '20', '4', '17', '25', '2', '18', '22', '9', '6']","['24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['13', None]","['19', None]"
291,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '4', '17', '25', '2', '18', '22', '9', '6']","['24', '11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['13', '14']","['19', None]"
291,24 dispatched to IO1,dispatch_io,24,IO1,"['20', '4', '17', '25', '2', '18', '22', '9', '6']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['13', '14']","['19', '24']"
292,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '4', '17', '25', '2', '18', '22', '9', '6', '13']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","[None, '14']","['19', '24']"
292,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '17', '25', '2', '18', '22', '9', '6', '13']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1']","['20', '14']","['19', '24']"
293,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['4', '17', '25', '2', '18', '22', '9', '6', '13']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","['20', None]","['19', '24']"
293,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['17', '25', '2', '18', '22', '9', '6', '13']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","['20', '4']","['19', '24']"
294,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['17', '25', '2', '18', '22', '9', '6', '13', '20']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","[None, '4']","['19', '24']"
294,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['25', '2', '18', '22', '9', '6', '13', '20']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","['17', '4']","['19', '24']"
295,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['25', '2', '18', '22', '9', '6', '13', '20', '4']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","['17', None]","['19', '24']"
295,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['2', '18', '22', '9', '6', '13', '20', '4']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","['17', '25']","['19', '24']"
296,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '18', '22', '9', '6', '13', '20', '4', '17']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","[None, '25']","['19', '24']"
296,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['18', '22', '9', '6', '13', '20', '4', '17']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","['2', '25']","['19', '24']"
297,2 finished all bursts,finished,2,CPU0,"['18', '22', '9', '6', '13', '20', '4', '17']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","[None, '25']","['19', '24']"
297,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['18', '22', '9', '6', '13', '20', '4', '17', '25']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","[None, None]","['19', '24']"
297,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '9', '6', '13', '20', '4', '17', '25']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","['18', None]","['19', '24']"
297,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['9', '6', '13', '20', '4', '17', '25']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","['18', '22']","['19', '24']"
299,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['9', '6', '13', '20', '4', '17', '25', '18']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","[None, '22']","['19', '24']"
299,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['9', '6', '13', '20', '4', '17', '25', '18', '22']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","[None, None]","['19', '24']"
299,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '13', '20', '4', '17', '25', '18', '22']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","['9', None]","['19', '24']"
299,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '20', '4', '17', '25', '18', '22']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14']","['9', '6']","['19', '24']"
301,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['13', '20', '4', '17', '25', '18', '22']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9']","[None, '6']","['19', '24']"
301,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '20', '4', '17', '25', '18', '22', '6']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9']","[None, None]","['19', '24']"
301,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '4', '17', '25', '18', '22', '6']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9']","['13', None]","['19', '24']"
301,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['4', '17', '25', '18', '22', '6']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9']","['13', '20']","['19', '24']"
303,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '17', '25', '18', '22', '6', '13']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9']","[None, '20']","['19', '24']"
303,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['4', '17', '25', '18', '22', '6', '13', '20']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9']","[None, None]","['19', '24']"
303,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['17', '25', '18', '22', '6', '13', '20']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9']","['4', None]","['19', '24']"
303,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['25', '18', '22', '6', '13', '20']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9']","['4', '17']","['19', '24']"
304,19 finished I/O → ready queue,io_to_ready,19,IO0,"['25', '18', '22', '6', '13', '20', '19']","['11', '7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9']","['4', '17']","[None, '24']"
304,11 dispatched to IO0,dispatch_io,11,IO0,"['25', '18', '22', '6', '13', '20', '19']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9']","['4', '17']","['11', '24']"
305,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['25', '18', '22', '6', '13', '20', '19']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","[None, '17']","['11', '24']"
305,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '18', '22', '6', '13', '20', '19', '17']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","[None, None]","['11', '24']"
305,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '22', '6', '13', '20', '19', '17']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['25', None]","['11', '24']"
305,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['22', '6', '13', '20', '19', '17']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['25', '18']","['11', '24']"
307,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['22', '6', '13', '20', '19', '17', '25']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","[None, '18']","['11', '24']"
307,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['22', '6', '13', '20', '19', '17', '25', '18']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","[None, None]","['11', '24']"
307,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '13', '20', '19', '17', '25', '18']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['22', None]","['11', '24']"
307,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '20', '19', '17', '25', '18']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['22', '6']","['11', '24']"
308,6 finished all bursts,finished,6,CPU1,"['13', '20', '19', '17', '25', '18']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['22', None]","['11', '24']"
308,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '19', '17', '25', '18']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['22', '13']","['11', '24']"
309,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['20', '19', '17', '25', '18', '22']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","[None, '13']","['11', '24']"
309,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['20', '19', '17', '25', '18', '22', '13']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","[None, None]","['11', '24']"
309,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '17', '25', '18', '22', '13']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['20', None]","['11', '24']"
309,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '25', '18', '22', '13']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['20', '19']","['11', '24']"
311,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['17', '25', '18', '22', '13', '20']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","[None, '19']","['11', '24']"
311,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '25', '18', '22', '13', '20', '19']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","[None, None]","['11', '24']"
311,24 finished I/O → ready queue,io_to_ready,24,IO1,"['17', '25', '18', '22', '13', '20', '19', '24']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","[None, None]","['11', None]"
311,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['25', '18', '22', '13', '20', '19', '24']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['17', None]","['11', None]"
311,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '22', '13', '20', '19', '24']","['7', '12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['17', '25']","['11', None]"
311,7 dispatched to IO1,dispatch_io,7,IO1,"['18', '22', '13', '20', '19', '24']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4']","['17', '25']","['11', '7']"
313,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['18', '22', '13', '20', '19', '24']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","[None, '25']","['11', '7']"
313,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '22', '13', '20', '19', '24', '25']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","[None, None]","['11', '7']"
313,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '13', '20', '19', '24', '25']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['18', None]","['11', '7']"
313,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['13', '20', '19', '24', '25']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['18', '22']","['11', '7']"
315,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '20', '19', '24', '25', '18']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","[None, '22']","['11', '7']"
315,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['13', '20', '19', '24', '25', '18', '22']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","[None, None]","['11', '7']"
315,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '19', '24', '25', '18', '22']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['13', None]","['11', '7']"
315,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['19', '24', '25', '18', '22']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['13', '20']","['11', '7']"
317,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['19', '24', '25', '18', '22', '13']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","[None, '20']","['11', '7']"
317,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['19', '24', '25', '18', '22', '13', '20']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","[None, None]","['11', '7']"
317,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['24', '25', '18', '22', '13', '20']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['19', None]","['11', '7']"
317,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '18', '22', '13', '20']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['19', '24']","['11', '7']"
319,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['25', '18', '22', '13', '20', '19']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","[None, '24']","['11', '7']"
319,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['25', '18', '22', '13', '20', '19', '24']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","[None, None]","['11', '7']"
319,11 finished I/O → ready queue,io_to_ready,11,IO0,"['25', '18', '22', '13', '20', '19', '24', '11']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","[None, None]","[None, '7']"
319,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '22', '13', '20', '19', '24', '11']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['25', None]","[None, '7']"
319,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['22', '13', '20', '19', '24', '11']","['12', '16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['25', '18']","[None, '7']"
319,12 dispatched to IO0,dispatch_io,12,IO0,"['22', '13', '20', '19', '24', '11']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['25', '18']","['12', '7']"
320,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['22', '13', '20', '19', '24', '11', '18']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['25', None]","['12', '7']"
320,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['13', '20', '19', '24', '11', '18']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","['25', '22']","['12', '7']"
321,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['13', '20', '19', '24', '11', '18', '25']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17']","[None, '22']","['12', '7']"
321,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['13', '20', '19', '24', '11', '18', '25']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22']","[None, None]","['12', '7']"
321,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '19', '24', '11', '18', '25']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22']","['13', None]","['12', '7']"
321,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['19', '24', '11', '18', '25']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22']","['13', '20']","['12', '7']"
323,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['19', '24', '11', '18', '25', '13']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22']","[None, '20']","['12', '7']"
323,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['19', '24', '11', '18', '25', '13', '20']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22']","[None, None]","['12', '7']"
323,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['24', '11', '18', '25', '13', '20']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22']","['19', None]","['12', '7']"
323,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['11', '18', '25', '13', '20']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22']","['19', '24']","['12', '7']"
325,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['11', '18', '25', '13', '20', '19']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22']","[None, '24']","['12', '7']"
325,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['11', '18', '25', '13', '20', '19']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","[None, None]","['12', '7']"
325,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['18', '25', '13', '20', '19']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","['11', None]","['12', '7']"
325,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['25', '13', '20', '19']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","['11', '18']","['12', '7']"
327,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['25', '13', '20', '19', '11']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","[None, '18']","['12', '7']"
327,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['25', '13', '20', '19', '11', '18']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","[None, None]","['12', '7']"
327,7 finished I/O → ready queue,io_to_ready,7,IO1,"['25', '13', '20', '19', '11', '18', '7']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","[None, None]","['12', None]"
327,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['13', '20', '19', '11', '18', '7']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","['25', None]","['12', None]"
327,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '19', '11', '18', '7']","['16', '15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","['25', '13']","['12', None]"
327,16 dispatched to IO1,dispatch_io,16,IO1,"['20', '19', '11', '18', '7']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","['25', '13']","['12', '16']"
328,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['20', '19', '11', '18', '7', '13']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","['25', None]","['12', '16']"
328,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['19', '11', '18', '7', '13']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","['25', '20']","['12', '16']"
329,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['19', '11', '18', '7', '13', '25']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","[None, '20']","['12', '16']"
329,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '18', '7', '13', '25']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24']","['19', '20']","['12', '16']"
330,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['11', '18', '7', '13', '25']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","[None, '20']","['12', '16']"
330,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['11', '18', '7', '13', '25', '20']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","[None, None]","['12', '16']"
330,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['18', '7', '13', '25', '20']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","['11', None]","['12', '16']"
330,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '13', '25', '20']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","['11', '18']","['12', '16']"
332,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['7', '13', '25', '20', '11']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","[None, '18']","['12', '16']"
332,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['7', '13', '25', '20', '11', '18']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","[None, None]","['12', '16']"
332,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '25', '20', '11', '18']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","['7', None]","['12', '16']"
332,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['25', '20', '11', '18']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","['7', '13']","['12', '16']"
334,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['25', '20', '11', '18', '7']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","[None, '13']","['12', '16']"
334,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['25', '20', '11', '18', '7', '13']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","[None, None]","['12', '16']"
334,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['20', '11', '18', '7', '13']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","['25', None]","['12', '16']"
334,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '18', '7', '13']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","['25', '20']","['12', '16']"
335,12 finished I/O → ready queue,io_to_ready,12,IO0,"['11', '18', '7', '13', '12']","['15', '23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","['25', '20']","[None, '16']"
335,15 dispatched to IO0,dispatch_io,15,IO0,"['11', '18', '7', '13', '12']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","['25', '20']","['15', '16']"
336,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['11', '18', '7', '13', '12', '25']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","[None, '20']","['15', '16']"
336,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['11', '18', '7', '13', '12', '25', '20']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","[None, None]","['15', '16']"
336,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['18', '7', '13', '12', '25', '20']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","['11', None]","['15', '16']"
336,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '13', '12', '25', '20']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19']","['11', '18']","['15', '16']"
337,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['7', '13', '12', '25', '20']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '18']","['15', '16']"
337,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '12', '25', '20']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['7', '18']","['15', '16']"
338,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['13', '12', '25', '20', '18']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['7', None]","['15', '16']"
338,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '25', '20', '18']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['7', '13']","['15', '16']"
339,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['12', '25', '20', '18', '7']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '13']","['15', '16']"
339,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['25', '20', '18', '7']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', '13']","['15', '16']"
340,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['25', '20', '18', '7', '13']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', None]","['15', '16']"
340,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '18', '7', '13']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', '25']","['15', '16']"
341,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '18', '7', '13', '12']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '25']","['15', '16']"
341,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['18', '7', '13', '12']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['20', '25']","['15', '16']"
342,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '7', '13', '12', '25']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['20', None]","['15', '16']"
342,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '13', '12', '25']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['20', '18']","['15', '16']"
343,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['7', '13', '12', '25', '20']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '18']","['15', '16']"
343,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '12', '25', '20']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['7', '18']","['15', '16']"
344,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['13', '12', '25', '20', '7']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '18']","['15', '16']"
344,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['13', '12', '25', '20', '7', '18']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['15', '16']"
344,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['12', '25', '20', '7', '18']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['13', None]","['15', '16']"
344,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['25', '20', '7', '18']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['13', '12']","['15', '16']"
346,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['25', '20', '7', '18', '13']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '12']","['15', '16']"
346,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '20', '7', '18', '13', '12']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['15', '16']"
346,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['20', '7', '18', '13', '12']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['25', None]","['15', '16']"
346,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['7', '18', '13', '12']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['25', '20']","['15', '16']"
348,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['7', '18', '13', '12', '25']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '20']","['15', '16']"
348,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['7', '18', '13', '12', '25', '20']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['15', '16']"
348,16 finished I/O → ready queue,io_to_ready,16,IO1,"['7', '18', '13', '12', '25', '20', '16']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['15', None]"
348,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['18', '13', '12', '25', '20', '16']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['7', None]","['15', None]"
348,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '12', '25', '20', '16']","['23', '5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['7', '18']","['15', None]"
348,23 dispatched to IO1,dispatch_io,23,IO1,"['13', '12', '25', '20', '16']","['5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['7', '18']","['15', '23']"
349,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['13', '12', '25', '20', '16', '18']","['5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['7', None]","['15', '23']"
349,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '25', '20', '16', '18']","['5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['7', '13']","['15', '23']"
350,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['12', '25', '20', '16', '18', '7']","['5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '13']","['15', '23']"
350,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['12', '25', '20', '16', '18', '7', '13']","['5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['15', '23']"
350,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['25', '20', '16', '18', '7', '13']","['5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', None]","['15', '23']"
350,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '16', '18', '7', '13']","['5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', '25']","['15', '23']"
351,15 finished I/O → ready queue,io_to_ready,15,IO0,"['20', '16', '18', '7', '13', '15']","['5', '21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', '25']","[None, '23']"
351,5 dispatched to IO0,dispatch_io,5,IO0,"['20', '16', '18', '7', '13', '15']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', '25']","['5', '23']"
352,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '16', '18', '7', '13', '15', '12']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '25']","['5', '23']"
352,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['20', '16', '18', '7', '13', '15', '12', '25']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['5', '23']"
352,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['16', '18', '7', '13', '15', '12', '25']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['20', None]","['5', '23']"
352,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '7', '13', '15', '12', '25']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['20', '16']","['5', '23']"
354,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['18', '7', '13', '15', '12', '25', '20']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '16']","['5', '23']"
354,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '7', '13', '15', '12', '25', '20', '16']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['5', '23']"
354,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '13', '15', '12', '25', '20', '16']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['18', None]","['5', '23']"
354,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '15', '12', '25', '20', '16']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['18', '7']","['5', '23']"
356,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '15', '12', '25', '20', '16', '18']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '7']","['5', '23']"
356,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '15', '12', '25', '20', '16', '18', '7']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['5', '23']"
356,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '12', '25', '20', '16', '18', '7']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['13', None]","['5', '23']"
356,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '25', '20', '16', '18', '7']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['13', '15']","['5', '23']"
358,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '25', '20', '16', '18', '7', '13']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '15']","['5', '23']"
358,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['12', '25', '20', '16', '18', '7', '13', '15']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['5', '23']"
358,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['25', '20', '16', '18', '7', '13', '15']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', None]","['5', '23']"
358,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '16', '18', '7', '13', '15']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', '25']","['5', '23']"
360,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '16', '18', '7', '13', '15', '12']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '25']","['5', '23']"
360,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['20', '16', '18', '7', '13', '15', '12', '25']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['5', '23']"
360,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['16', '18', '7', '13', '15', '12', '25']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['20', None]","['5', '23']"
360,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '7', '13', '15', '12', '25']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['20', '16']","['5', '23']"
362,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['18', '7', '13', '15', '12', '25', '20']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '16']","['5', '23']"
362,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '7', '13', '15', '12', '25', '20', '16']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['5', '23']"
362,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '13', '15', '12', '25', '20', '16']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['18', None]","['5', '23']"
362,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '15', '12', '25', '20', '16']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['18', '7']","['5', '23']"
364,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '15', '12', '25', '20', '16', '18']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '7']","['5', '23']"
364,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '15', '12', '25', '20', '16', '18', '7']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['5', '23']"
364,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '12', '25', '20', '16', '18', '7']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['13', None]","['5', '23']"
364,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '25', '20', '16', '18', '7']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['13', '15']","['5', '23']"
365,13 finished all bursts,finished,13,CPU0,"['12', '25', '20', '16', '18', '7']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '15']","['5', '23']"
365,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['25', '20', '16', '18', '7']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', '15']","['5', '23']"
366,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['25', '20', '16', '18', '7', '15']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', None]","['5', '23']"
366,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '16', '18', '7', '15']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['12', '25']","['5', '23']"
367,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '16', '18', '7', '15', '12']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '25']","['5', '23']"
367,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['20', '16', '18', '7', '15', '12', '25']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['5', '23']"
367,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['16', '18', '7', '15', '12', '25']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['20', None]","['5', '23']"
367,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '7', '15', '12', '25']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['20', '16']","['5', '23']"
369,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['18', '7', '15', '12', '25', '20']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '16']","['5', '23']"
369,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '7', '15', '12', '25', '20', '16']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['5', '23']"
369,5 finished I/O → ready queue,io_to_ready,5,IO0,"['18', '7', '15', '12', '25', '20', '16', '5']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","[None, '23']"
369,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '15', '12', '25', '20', '16', '5']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['18', None]","[None, '23']"
369,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['15', '12', '25', '20', '16', '5']","['21', '8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['18', '7']","[None, '23']"
369,21 dispatched to IO0,dispatch_io,21,IO0,"['15', '12', '25', '20', '16', '5']","['8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['18', '7']","['21', '23']"
371,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '12', '25', '20', '16', '5', '18']","['8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '7']","['21', '23']"
371,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['15', '12', '25', '20', '16', '5', '18', '7']","['8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['21', '23']"
371,23 finished I/O → ready queue,io_to_ready,23,IO1,"['15', '12', '25', '20', '16', '5', '18', '7', '23']","['8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, None]","['21', None]"
371,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['12', '25', '20', '16', '5', '18', '7', '23']","['8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['15', None]","['21', None]"
371,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['25', '20', '16', '5', '18', '7', '23']","['8', '10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['15', '12']","['21', None]"
371,8 dispatched to IO1,dispatch_io,8,IO1,"['25', '20', '16', '5', '18', '7', '23']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","['15', '12']","['21', '8']"
372,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['25', '20', '16', '5', '18', '7', '23', '15']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11']","[None, '12']","['21', '8']"
372,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['25', '20', '16', '5', '18', '7', '23', '15']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12']","[None, None]","['21', '8']"
372,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['20', '16', '5', '18', '7', '23', '15']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12']","['25', None]","['21', '8']"
372,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '5', '18', '7', '23', '15']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12']","['25', '20']","['21', '8']"
374,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['16', '5', '18', '7', '23', '15', '25']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12']","[None, '20']","['21', '8']"
374,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['16', '5', '18', '7', '23', '15', '25', '20']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12']","[None, None]","['21', '8']"
374,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '18', '7', '23', '15', '25', '20']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12']","['16', None]","['21', '8']"
374,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['18', '7', '23', '15', '25', '20']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12']","['16', '5']","['21', '8']"
376,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['18', '7', '23', '15', '25', '20']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '5']","['21', '8']"
376,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['18', '7', '23', '15', '25', '20', '5']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, None]","['21', '8']"
376,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '23', '15', '25', '20', '5']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['18', None]","['21', '8']"
376,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '15', '25', '20', '5']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['18', '7']","['21', '8']"
377,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['23', '15', '25', '20', '5', '18']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '7']","['21', '8']"
377,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '25', '20', '5', '18']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['23', '7']","['21', '8']"
378,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['15', '25', '20', '5', '18', '7']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['23', None]","['21', '8']"
378,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['25', '20', '5', '18', '7']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['23', '15']","['21', '8']"
379,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['25', '20', '5', '18', '7', '23']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '15']","['21', '8']"
379,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['20', '5', '18', '7', '23']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['25', '15']","['21', '8']"
380,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['20', '5', '18', '7', '23', '15']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['25', None]","['21', '8']"
380,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['5', '18', '7', '23', '15']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['25', '20']","['21', '8']"
381,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['5', '18', '7', '23', '15', '25']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '20']","['21', '8']"
381,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '7', '23', '15', '25']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['5', '20']","['21', '8']"
382,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['18', '7', '23', '15', '25', '20']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['5', None]","['21', '8']"
382,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '23', '15', '25', '20']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['5', '18']","['21', '8']"
383,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '23', '15', '25', '20', '5']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '18']","['21', '8']"
383,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '15', '25', '20', '5']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['7', '18']","['21', '8']"
384,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['23', '15', '25', '20', '5', '18']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['7', None]","['21', '8']"
384,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '25', '20', '5', '18']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['7', '23']","['21', '8']"
385,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['15', '25', '20', '5', '18', '7']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '23']","['21', '8']"
385,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '20', '5', '18', '7']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['15', '23']","['21', '8']"
386,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['25', '20', '5', '18', '7', '23']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['15', None]","['21', '8']"
386,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '5', '18', '7', '23']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['15', '25']","['21', '8']"
387,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['20', '5', '18', '7', '23', '15']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '25']","['21', '8']"
387,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['5', '18', '7', '23', '15']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['20', '25']","['21', '8']"
388,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['5', '18', '7', '23', '15', '25']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['20', None]","['21', '8']"
388,21 finished I/O → ready queue,io_to_ready,21,IO0,"['5', '18', '7', '23', '15', '25', '21']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['20', None]","[None, '8']"
388,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['18', '7', '23', '15', '25', '21']","['10', '1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['20', '5']","[None, '8']"
388,10 dispatched to IO0,dispatch_io,10,IO0,"['18', '7', '23', '15', '25', '21']","['1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['20', '5']","['10', '8']"
389,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['18', '7', '23', '15', '25', '21', '20']","['1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '5']","['10', '8']"
389,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['18', '7', '23', '15', '25', '21', '20', '5']","['1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, None]","['10', '8']"
389,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '23', '15', '25', '21', '20', '5']","['1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['18', None]","['10', '8']"
389,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '15', '25', '21', '20', '5']","['1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['18', '7']","['10', '8']"
391,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['23', '15', '25', '21', '20', '5', '18']","['1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '7']","['10', '8']"
391,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '15', '25', '21', '20', '5', '18', '7']","['1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, None]","['10', '8']"
391,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '25', '21', '20', '5', '18', '7']","['1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['23', None]","['10', '8']"
391,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['25', '21', '20', '5', '18', '7']","['1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['23', '15']","['10', '8']"
392,8 finished I/O → ready queue,io_to_ready,8,IO1,"['25', '21', '20', '5', '18', '7', '8']","['1', '14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['23', '15']","['10', None]"
392,1 dispatched to IO1,dispatch_io,1,IO1,"['25', '21', '20', '5', '18', '7', '8']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['23', '15']","['10', '1']"
393,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['25', '21', '20', '5', '18', '7', '8', '23']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '15']","['10', '1']"
393,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['25', '21', '20', '5', '18', '7', '8', '23', '15']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, None]","['10', '1']"
393,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '20', '5', '18', '7', '8', '23', '15']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['25', None]","['10', '1']"
393,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['20', '5', '18', '7', '8', '23', '15']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['25', '21']","['10', '1']"
395,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['20', '5', '18', '7', '8', '23', '15', '25']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '21']","['10', '1']"
395,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['20', '5', '18', '7', '8', '23', '15', '25', '21']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, None]","['10', '1']"
395,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['5', '18', '7', '8', '23', '15', '25', '21']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['20', None]","['10', '1']"
395,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['18', '7', '8', '23', '15', '25', '21']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['20', '5']","['10', '1']"
397,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['18', '7', '8', '23', '15', '25', '21', '20']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '5']","['10', '1']"
397,5 finished all bursts,finished,5,CPU1,"['18', '7', '8', '23', '15', '25', '21', '20']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, None]","['10', '1']"
397,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '8', '23', '15', '25', '21', '20']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['18', None]","['10', '1']"
397,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '23', '15', '25', '21', '20']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['18', '7']","['10', '1']"
399,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '23', '15', '25', '21', '20', '18']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '7']","['10', '1']"
399,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '23', '15', '25', '21', '20', '18', '7']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, None]","['10', '1']"
399,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['23', '15', '25', '21', '20', '18', '7']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['8', None]","['10', '1']"
399,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '25', '21', '20', '18', '7']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['8', '23']","['10', '1']"
401,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['15', '25', '21', '20', '18', '7', '8']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '23']","['10', '1']"
401,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['15', '25', '21', '20', '18', '7', '8', '23']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, None]","['10', '1']"
401,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '21', '20', '18', '7', '8', '23']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['15', None]","['10', '1']"
401,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '20', '18', '7', '8', '23']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['15', '25']","['10', '1']"
402,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['21', '20', '18', '7', '8', '23', '15']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '25']","['10', '1']"
402,1 finished I/O → ready queue,io_to_ready,1,IO1,"['21', '20', '18', '7', '8', '23', '15', '1']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '25']","['10', None]"
402,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['20', '18', '7', '8', '23', '15', '1']","['14', '9', '4', '17', '22', '24', '19', '11', '12', '16']","['21', '25']","['10', None]"
402,14 dispatched to IO1,dispatch_io,14,IO1,"['20', '18', '7', '8', '23', '15', '1']","['9', '4', '17', '22', '24', '19', '11', '12', '16']","['21', '25']","['10', '14']"
403,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['20', '18', '7', '8', '23', '15', '1', '25']","['9', '4', '17', '22', '24', '19', '11', '12', '16']","['21', None]","['10', '14']"
403,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['18', '7', '8', '23', '15', '1', '25']","['9', '4', '17', '22', '24', '19', '11', '12', '16']","['21', '20']","['10', '14']"
404,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['18', '7', '8', '23', '15', '1', '25', '21']","['9', '4', '17', '22', '24', '19', '11', '12', '16']","[None, '20']","['10', '14']"
404,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '8', '23', '15', '1', '25', '21']","['9', '4', '17', '22', '24', '19', '11', '12', '16']","['18', '20']","['10', '14']"
405,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['7', '8', '23', '15', '1', '25', '21', '20']","['9', '4', '17', '22', '24', '19', '11', '12', '16']","['18', None]","['10', '14']"
405,10 finished I/O → ready queue,io_to_ready,10,IO0,"['7', '8', '23', '15', '1', '25', '21', '20', '10']","['9', '4', '17', '22', '24', '19', '11', '12', '16']","['18', None]","[None, '14']"
405,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '23', '15', '1', '25', '21', '20', '10']","['9', '4', '17', '22', '24', '19', '11', '12', '16']","['18', '7']","[None, '14']"
405,9 dispatched to IO0,dispatch_io,9,IO0,"['8', '23', '15', '1', '25', '21', '20', '10']","['4', '17', '22', '24', '19', '11', '12', '16']","['18', '7']","['9', '14']"
406,18 finished all bursts,finished,18,CPU0,"['8', '23', '15', '1', '25', '21', '20', '10']","['4', '17', '22', '24', '19', '11', '12', '16']","[None, '7']","['9', '14']"
406,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['23', '15', '1', '25', '21', '20', '10']","['4', '17', '22', '24', '19', '11', '12', '16']","['8', '7']","['9', '14']"
407,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['23', '15', '1', '25', '21', '20', '10', '8']","['4', '17', '22', '24', '19', '11', '12', '16']","[None, '7']","['9', '14']"
407,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '15', '1', '25', '21', '20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16']","[None, None]","['9', '14']"
407,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '1', '25', '21', '20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16']","['23', None]","['9', '14']"
407,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '25', '21', '20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16']","['23', '15']","['9', '14']"
408,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['1', '25', '21', '20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","[None, '15']","['9', '14']"
408,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '21', '20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","['1', '15']","['9', '14']"
409,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['25', '21', '20', '10', '8', '7', '15']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","['1', None]","['9', '14']"
409,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '20', '10', '8', '7', '15']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","['1', '25']","['9', '14']"
410,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['21', '20', '10', '8', '7', '15', '1']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","[None, '25']","['9', '14']"
410,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['21', '20', '10', '8', '7', '15', '1', '25']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","[None, None]","['9', '14']"
410,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['20', '10', '8', '7', '15', '1', '25']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","['21', None]","['9', '14']"
410,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['10', '8', '7', '15', '1', '25']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","['21', '20']","['9', '14']"
412,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['10', '8', '7', '15', '1', '25', '21']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","[None, '20']","['9', '14']"
412,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['10', '8', '7', '15', '1', '25', '21', '20']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","[None, None]","['9', '14']"
412,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '7', '15', '1', '25', '21', '20']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","['10', None]","['9', '14']"
412,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '15', '1', '25', '21', '20']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","['10', '8']","['9', '14']"
414,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['7', '15', '1', '25', '21', '20', '10']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","[None, '8']","['9', '14']"
414,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '15', '1', '25', '21', '20', '10', '8']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","[None, None]","['9', '14']"
414,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['15', '1', '25', '21', '20', '10', '8']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","['7', None]","['9', '14']"
414,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '25', '21', '20', '10', '8']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","['7', '15']","['9', '14']"
415,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['1', '25', '21', '20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16', '23']","[None, '15']","['9', '14']"
415,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['1', '25', '21', '20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16', '23', '15']","[None, None]","['9', '14']"
415,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '21', '20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16', '23', '15']","['1', None]","['9', '14']"
415,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16', '23', '15']","['1', '25']","['9', '14']"
416,1 finished all bursts,finished,1,CPU0,"['21', '20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16', '23', '15']","[None, '25']","['9', '14']"
416,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['20', '10', '8', '7']","['4', '17', '22', '24', '19', '11', '12', '16', '23', '15']","['21', '25']","['9', '14']"
417,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['20', '10', '8', '7', '25']","['4', '17', '22', '24', '19', '11', '12', '16', '23', '15']","['21', None]","['9', '14']"
417,14 finished I/O → ready queue,io_to_ready,14,IO1,"['20', '10', '8', '7', '25', '14']","['4', '17', '22', '24', '19', '11', '12', '16', '23', '15']","['21', None]","['9', None]"
417,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['10', '8', '7', '25', '14']","['4', '17', '22', '24', '19', '11', '12', '16', '23', '15']","['21', '20']","['9', None]"
417,4 dispatched to IO1,dispatch_io,4,IO1,"['10', '8', '7', '25', '14']","['17', '22', '24', '19', '11', '12', '16', '23', '15']","['21', '20']","['9', '4']"
418,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['10', '8', '7', '25', '14', '21']","['17', '22', '24', '19', '11', '12', '16', '23', '15']","[None, '20']","['9', '4']"
418,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '7', '25', '14', '21']","['17', '22', '24', '19', '11', '12', '16', '23', '15']","['10', '20']","['9', '4']"
419,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '7', '25', '14', '21', '20']","['17', '22', '24', '19', '11', '12', '16', '23', '15']","['10', None]","['9', '4']"
419,9 finished I/O → ready queue,io_to_ready,9,IO0,"['8', '7', '25', '14', '21', '20', '9']","['17', '22', '24', '19', '11', '12', '16', '23', '15']","['10', None]","[None, '4']"
419,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '25', '14', '21', '20', '9']","['17', '22', '24', '19', '11', '12', '16', '23', '15']","['10', '8']","[None, '4']"
419,17 dispatched to IO0,dispatch_io,17,IO0,"['7', '25', '14', '21', '20', '9']","['22', '24', '19', '11', '12', '16', '23', '15']","['10', '8']","['17', '4']"
420,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['7', '25', '14', '21', '20', '9']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","[None, '8']","['17', '4']"
420,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['25', '14', '21', '20', '9']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['7', '8']","['17', '4']"
421,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['25', '14', '21', '20', '9', '8']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['7', None]","['17', '4']"
421,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['14', '21', '20', '9', '8']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['7', '25']","['17', '4']"
422,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['14', '21', '20', '9', '8', '7']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","[None, '25']","['17', '4']"
422,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['21', '20', '9', '8', '7']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['14', '25']","['17', '4']"
423,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['21', '20', '9', '8', '7', '25']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['14', None]","['17', '4']"
423,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['20', '9', '8', '7', '25']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['14', '21']","['17', '4']"
424,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['20', '9', '8', '7', '25', '14']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","[None, '21']","['17', '4']"
424,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['9', '8', '7', '25', '14']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['20', '21']","['17', '4']"
425,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['9', '8', '7', '25', '14', '21']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['20', None]","['17', '4']"
425,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '7', '25', '14', '21']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['20', '9']","['17', '4']"
426,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['8', '7', '25', '14', '21', '20']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","[None, '9']","['17', '4']"
426,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '25', '14', '21', '20']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['8', '9']","['17', '4']"
427,8 finished all bursts,finished,8,CPU0,"['7', '25', '14', '21', '20']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","[None, '9']","['17', '4']"
427,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '25', '14', '21', '20', '9']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","[None, None]","['17', '4']"
427,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['25', '14', '21', '20', '9']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['7', None]","['17', '4']"
427,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['14', '21', '20', '9']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['7', '25']","['17', '4']"
429,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['14', '21', '20', '9', '7']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","[None, '25']","['17', '4']"
429,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['14', '21', '20', '9', '7', '25']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","[None, None]","['17', '4']"
429,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['21', '20', '9', '7', '25']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['14', None]","['17', '4']"
429,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['20', '9', '7', '25']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['14', '21']","['17', '4']"
430,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['20', '9', '7', '25', '21']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['14', None]","['17', '4']"
430,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['9', '7', '25', '21']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","['14', '20']","['17', '4']"
431,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['9', '7', '25', '21', '14']","['22', '24', '19', '11', '12', '16', '23', '15', '10']","[None, '20']","['17', '4']"
431,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['9', '7', '25', '21', '14']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","[None, None]","['17', '4']"
431,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['7', '25', '21', '14']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","['9', None]","['17', '4']"
431,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['25', '21', '14']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","['9', '7']","['17', '4']"
433,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['25', '21', '14', '9']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","[None, '7']","['17', '4']"
433,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['25', '21', '14', '9', '7']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","[None, None]","['17', '4']"
433,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '14', '9', '7']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","['25', None]","['17', '4']"
433,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['14', '9', '7']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","['25', '21']","['17', '4']"
435,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['14', '9', '7', '25']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","[None, '21']","['17', '4']"
435,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['14', '9', '7', '25', '21']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","[None, None]","['17', '4']"
435,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '7', '25', '21']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","['14', None]","['17', '4']"
435,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['7', '25', '21']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20']","['14', '9']","['17', '4']"
436,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['7', '25', '21']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","[None, '9']","['17', '4']"
436,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['25', '21']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","['7', '9']","['17', '4']"
437,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '21', '9']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","['7', None]","['17', '4']"
437,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '9']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","['7', '25']","['17', '4']"
438,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['21', '9', '7']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","[None, '25']","['17', '4']"
438,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['9', '7']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","['21', '25']","['17', '4']"
439,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['9', '7', '25']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","['21', None]","['17', '4']"
439,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['7', '25']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","['21', '9']","['17', '4']"
440,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['7', '25', '21']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","[None, '9']","['17', '4']"
440,4 finished I/O → ready queue,io_to_ready,4,IO1,"['7', '25', '21', '4']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","[None, '9']","['17', None]"
440,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['25', '21', '4']","['22', '24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","['7', '9']","['17', None]"
440,22 dispatched to IO1,dispatch_io,22,IO1,"['25', '21', '4']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14']","['7', '9']","['17', '22']"
441,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['25', '21', '4']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7']","[None, '9']","['17', '22']"
441,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '21', '4', '9']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7']","[None, None]","['17', '22']"
441,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '4', '9']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7']","['25', None]","['17', '22']"
441,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['4', '9']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7']","['25', '21']","['17', '22']"
443,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['4', '9', '25']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7']","[None, '21']","['17', '22']"
443,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['4', '9', '25', '21']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7']","[None, None]","['17', '22']"
443,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '25', '21']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7']","['4', None]","['17', '22']"
443,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '21']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7']","['4', '9']","['17', '22']"
444,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['25', '21']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9']","['4', None]","['17', '22']"
444,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['21'],"['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9']","['4', '25']","['17', '22']"
445,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['21', '4']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9']","[None, '25']","['17', '22']"
445,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['21', '4']","['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","[None, None]","['17', '22']"
445,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['4'],"['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","['21', None]","['17', '22']"
445,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","['21', '4']","['17', '22']"
446,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['24', '19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","['21', '4']","[None, '22']"
446,24 dispatched to IO0,dispatch_io,24,IO0,['17'],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","['21', '4']","['24', '22']"
447,21 finished all bursts,finished,21,CPU0,['17'],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","[None, '4']","['24', '22']"
447,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['17', '4']","['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","[None, None]","['24', '22']"
447,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['4'],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","['17', None]","['24', '22']"
447,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","['17', '4']","['24', '22']"
449,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","[None, '4']","['24', '22']"
449,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['17', '4']","['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","[None, None]","['24', '22']"
449,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['4'],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","['17', None]","['24', '22']"
449,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","['17', '4']","['24', '22']"
451,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25']","[None, '4']","['24', '22']"
451,4 finished CPU → wait queue,cpu_to_io,4,CPU1,['17'],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","[None, None]","['24', '22']"
451,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","['17', None]","['24', '22']"
453,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","[None, None]","['24', '22']"
453,22 finished I/O → ready queue,io_to_ready,22,IO1,"['17', '22']","['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","[None, None]","['24', None]"
453,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['22'],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","['17', None]","['24', None]"
453,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['19', '11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","['17', '22']","['24', None]"
453,19 dispatched to IO1,dispatch_io,19,IO1,[],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","['17', '22']","['24', '19']"
455,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","[None, '22']","['24', '19']"
455,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['17', '22']","['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","[None, None]","['24', '19']"
455,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['22'],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","['17', None]","['24', '19']"
455,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","['17', '22']","['24', '19']"
457,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","[None, '22']","['24', '19']"
457,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['17', '22']","['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","[None, None]","['24', '19']"
457,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['22'],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","['17', None]","['24', '19']"
457,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","['17', '22']","['24', '19']"
458,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,['22'],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","['17', None]","['24', '19']"
458,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4']","['17', '22']","['24', '19']"
459,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","[None, '22']","['24', '19']"
460,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","[None, None]","['24', '19']"
460,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', None]","['24', '19']"
462,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","[None, None]","['24', '19']"
462,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', None]","['24', '19']"
464,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","[None, None]","['24', '19']"
464,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', None]","['24', '19']"
466,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","[None, None]","['24', '19']"
466,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', None]","['24', '19']"
467,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', None]","['24', None]"
467,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['11', '12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', '19']","['24', None]"
467,11 dispatched to IO1,dispatch_io,11,IO1,[],"['12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', '19']","['24', '11']"
468,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","[None, '19']","['24', '11']"
468,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', '19']","['24', '11']"
469,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,['19'],"['12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', None]","['24', '11']"
469,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', '19']","['24', '11']"
470,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","[None, '19']","['24', '11']"
470,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', '19']","['24', '11']"
471,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,['19'],"['12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', None]","['24', '11']"
471,24 finished I/O → ready queue,io_to_ready,24,IO0,"['19', '24']","['12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', None]","[None, '11']"
471,19 dispatched to CPU1,dispatch_cpu,19,CPU1,['24'],"['12', '16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', '19']","[None, '11']"
471,12 dispatched to IO0,dispatch_io,12,IO0,['24'],"['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['22', '19']","['12', '11']"
472,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '22']","['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","[None, '19']","['12', '11']"
472,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['22'],"['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['24', '19']","['12', '11']"
473,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['22', '19']","['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['24', None]","['12', '11']"
473,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['19'],"['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","['24', '22']","['12', '11']"
474,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['19', '24']","['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17']","[None, '22']","['12', '11']"
474,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['19', '24']","['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22']","[None, None]","['12', '11']"
474,19 dispatched to CPU0,dispatch_cpu,19,CPU0,['24'],"['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22']","['19', None]","['12', '11']"
474,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22']","['19', '24']","['12', '11']"
475,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","[None, '24']","['12', '11']"
476,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","[None, None]","['12', '11']"
476,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', None]","['12', '11']"
477,11 finished I/O → ready queue,io_to_ready,11,IO1,['11'],"['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', None]","['12', None]"
477,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['16', '23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', '11']","['12', None]"
477,16 dispatched to IO1,dispatch_io,16,IO1,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', '11']","['12', '16']"
478,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","[None, '11']","['12', '16']"
478,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', '11']","['12', '16']"
479,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', None]","['12', '16']"
479,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', '11']","['12', '16']"
480,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","[None, '11']","['12', '16']"
480,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['24', '11']","['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","[None, None]","['12', '16']"
480,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['11'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', None]","['12', '16']"
480,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', '11']","['12', '16']"
481,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","[None, '11']","['12', '16']"
481,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', '11']","['12', '16']"
482,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', None]","['12', '16']"
482,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', '11']","['12', '16']"
483,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","[None, '11']","['12', '16']"
483,11 finished all bursts,finished,11,CPU1,['24'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","[None, None]","['12', '16']"
483,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', None]","['12', '16']"
485,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","[None, None]","['12', '16']"
485,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', None]","['12', '16']"
487,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","[None, None]","['12', '16']"
487,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19']","['24', None]","['12', '16']"
489,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24']","[None, None]","['12', '16']"
491,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24']","[None, None]","[None, '16']"
491,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24']","['12', None]","[None, '16']"
491,23 dispatched to IO0,dispatch_io,23,IO0,[],"['15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24']","['12', None]","['23', '16']"
493,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24']","[None, None]","['23', '16']"
493,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24']","['12', None]","['23', '16']"
495,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24']","[None, None]","['23', '16']"
495,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24']","['12', None]","['23', '16']"
497,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","[None, None]","['23', '16']"
505,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","[None, None]","['23', None]"
505,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","['16', None]","['23', None]"
505,15 dispatched to IO1,dispatch_io,15,IO1,[],"['10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","['16', None]","['23', '15']"
507,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","[None, None]","['23', '15']"
507,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","['16', None]","['23', '15']"
509,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","[None, None]","['23', '15']"
509,23 finished I/O → ready queue,io_to_ready,23,IO0,"['16', '23']","['10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","[None, None]","[None, '15']"
509,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","['16', None]","[None, '15']"
509,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['10', '20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","['16', '23']","[None, '15']"
509,10 dispatched to IO0,dispatch_io,10,IO0,[],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","['16', '23']","['10', '15']"
511,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","[None, '23']","['10', '15']"
511,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '23']","['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","[None, None]","['10', '15']"
511,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","['16', None]","['10', '15']"
511,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","['16', '23']","['10', '15']"
513,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","[None, '23']","['10', '15']"
513,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '23']","['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","[None, None]","['10', '15']"
513,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","['16', None]","['10', '15']"
513,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12']","['16', '23']","['10', '15']"
514,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16']","[None, '23']","['10', '15']"
515,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16']","[None, None]","['10', '15']"
515,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16']","['23', None]","['10', '15']"
517,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16']","[None, None]","['10', '15']"
517,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16']","['23', None]","['10', '15']"
519,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","[None, None]","['10', '15']"
521,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","[None, None]","[None, '15']"
521,15 finished I/O → ready queue,io_to_ready,15,IO1,"['10', '15']","['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","[None, None]","[None, None]"
521,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['15'],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","['10', None]","[None, None]"
521,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['20', '14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","['10', '15']","[None, None]"
521,20 dispatched to IO0,dispatch_io,20,IO0,[],"['14', '7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","['10', '15']","['20', None]"
521,14 dispatched to IO1,dispatch_io,14,IO1,[],"['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","['10', '15']","['20', '14']"
523,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","[None, '15']","['20', '14']"
523,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['10', '15']","['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","[None, None]","['20', '14']"
523,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['15'],"['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","['10', None]","['20', '14']"
523,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23']","['10', '15']","['20', '14']"
524,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10']","[None, '15']","['20', '14']"
525,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10']","[None, None]","['20', '14']"
525,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10']","['15', None]","['20', '14']"
526,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","[None, None]","['20', '14']"
536,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","[None, None]","['20', None]"
536,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['7', '9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","['14', None]","['20', None]"
536,7 dispatched to IO1,dispatch_io,7,IO1,[],"['9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","['14', None]","['20', '7']"
538,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","[None, None]","['20', '7']"
538,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","['14', None]","['20', '7']"
540,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","[None, None]","['20', '7']"
540,20 finished I/O → ready queue,io_to_ready,20,IO0,"['14', '20']","['9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","[None, None]","[None, '7']"
540,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['20'],"['9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","['14', None]","[None, '7']"
540,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['9', '25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","['14', '20']","[None, '7']"
540,9 dispatched to IO0,dispatch_io,9,IO0,[],"['25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15']","['14', '20']","['9', '7']"
541,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","[None, '20']","['9', '7']"
542,20 finished all bursts,finished,20,CPU1,[],"['25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","[None, None]","['9', '7']"
562,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","[None, None]","['9', None]"
562,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['25', '4', '17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","['7', None]","['9', None]"
562,25 dispatched to IO1,dispatch_io,25,IO1,[],"['4', '17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","['7', None]","['9', '25']"
564,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['4', '17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","[None, None]","['9', '25']"
564,9 finished I/O → ready queue,io_to_ready,9,IO0,"['7', '9']","['4', '17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","[None, None]","[None, '25']"
564,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['4', '17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","['7', None]","[None, '25']"
564,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['4', '17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","['7', '9']","[None, '25']"
564,4 dispatched to IO0,dispatch_io,4,IO0,[],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","['7', '9']","['4', '25']"
566,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","[None, '9']","['4', '25']"
566,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","[None, None]","['4', '25']"
566,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","['7', None]","['4', '25']"
566,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","['7', '9']","['4', '25']"
568,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","[None, '9']","['4', '25']"
568,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","[None, None]","['4', '25']"
568,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","['7', None]","['4', '25']"
568,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14']","['7', '9']","['4', '25']"
569,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14', '7']","[None, '9']","['4', '25']"
570,9 finished CPU → wait queue,cpu_to_io,9,CPU1,[],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","[None, None]","['4', '25']"
581,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","[None, None]","['4', None]"
581,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['17', '22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","['25', None]","['4', None]"
581,17 dispatched to IO1,dispatch_io,17,IO1,[],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","['25', None]","['4', '17']"
583,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","[None, None]","['4', '17']"
583,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","['25', None]","['4', '17']"
585,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","[None, None]","['4', '17']"
585,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","['25', None]","['4', '17']"
587,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","[None, None]","['4', '17']"
587,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","['25', None]","['4', '17']"
588,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","[None, None]","['4', '17']"
588,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","['25', None]","['4', '17']"
590,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","[None, None]","['4', '17']"
590,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9']","['25', None]","['4', '17']"
592,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","[None, None]","['4', '17']"
594,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","[None, None]","[None, '17']"
594,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['22', '19', '24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['4', None]","[None, '17']"
594,22 dispatched to IO0,dispatch_io,22,IO0,[],"['19', '24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['4', None]","['22', '17']"
596,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['19', '24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","[None, None]","['22', '17']"
596,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['19', '24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['4', None]","['22', '17']"
597,4 finished all bursts,finished,4,CPU0,[],"['19', '24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","[None, None]","['22', '17']"
608,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['19', '24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","[None, None]","[None, '17']"
608,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['19', '24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['22', None]","[None, '17']"
608,19 dispatched to IO0,dispatch_io,19,IO0,[],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['22', None]","['19', '17']"
609,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","[None, None]","['19', '17']"
609,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['22', None]","['19', '17']"
611,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","[None, None]","['19', '17']"
611,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['22', None]","['19', '17']"
613,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","[None, None]","['19', '17']"
613,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['22', None]","['19', '17']"
614,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","[None, None]","['19', '17']"
614,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['22', None]","['19', '17']"
615,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['22', None]","['19', None]"
615,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['24', '12', '16', '23', '10', '15', '14', '7', '9', '25']","['22', '17']","['19', None]"
615,24 dispatched to IO1,dispatch_io,24,IO1,[],"['12', '16', '23', '10', '15', '14', '7', '9', '25']","['22', '17']","['19', '24']"
616,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['12', '16', '23', '10', '15', '14', '7', '9', '25']","[None, '17']","['19', '24']"
616,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['22'],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","[None, None]","['19', '24']"
616,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","['22', None]","['19', '24']"
618,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","[None, None]","['19', '24']"
618,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","['22', None]","['19', '24']"
619,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","[None, None]","['19', '24']"
619,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","['22', None]","['19', '24']"
621,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","[None, None]","['19', '24']"
621,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","['22', None]","['19', '24']"
623,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","[None, None]","['19', '24']"
623,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","['22', None]","['19', '24']"
625,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","[None, None]","['19', '24']"
625,19 finished I/O → ready queue,io_to_ready,19,IO0,"['22', '19']","['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","[None, None]","[None, '24']"
625,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['19'],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","['22', None]","[None, '24']"
625,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['12', '16', '23', '10', '15', '14', '7', '9', '25', '17']","['22', '19']","[None, '24']"
625,12 dispatched to IO0,dispatch_io,12,IO0,[],"['16', '23', '10', '15', '14', '7', '9', '25', '17']","['22', '19']","['12', '24']"
627,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['16', '23', '10', '15', '14', '7', '9', '25', '17']","[None, '19']","['12', '24']"
627,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['22', '19']","['16', '23', '10', '15', '14', '7', '9', '25', '17']","[None, None]","['12', '24']"
627,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['19'],"['16', '23', '10', '15', '14', '7', '9', '25', '17']","['22', None]","['12', '24']"
627,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['16', '23', '10', '15', '14', '7', '9', '25', '17']","['22', '19']","['12', '24']"
628,19 finished CPU → wait queue,cpu_to_io,19,CPU1,[],"['16', '23', '10', '15', '14', '7', '9', '25', '17', '19']","['22', None]","['12', '24']"
629,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['16', '23', '10', '15', '14', '7', '9', '25', '17', '19']","[None, None]","['12', '24']"
629,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['16', '23', '10', '15', '14', '7', '9', '25', '17', '19']","['22', None]","['12', '24']"
631,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['16', '23', '10', '15', '14', '7', '9', '25', '17', '19']","[None, None]","['12', '24']"
631,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['16', '23', '10', '15', '14', '7', '9', '25', '17', '19']","['22', None]","['12', '24']"
633,22 finished all bursts,finished,22,CPU0,[],"['16', '23', '10', '15', '14', '7', '9', '25', '17', '19']","[None, None]","['12', '24']"
637,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['16', '23', '10', '15', '14', '7', '9', '25', '17', '19']","[None, None]","['12', None]"
637,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['16', '23', '10', '15', '14', '7', '9', '25', '17', '19']","['24', None]","['12', None]"
637,16 dispatched to IO1,dispatch_io,16,IO1,[],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","['24', None]","['12', '16']"
639,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","[None, None]","['12', '16']"
639,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","['24', None]","['12', '16']"
641,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","[None, None]","['12', '16']"
641,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","['24', None]","['12', '16']"
643,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","[None, None]","['12', '16']"
643,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","['24', None]","['12', '16']"
645,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","[None, None]","['12', '16']"
645,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","['24', None]","['12', '16']"
647,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","[None, None]","['12', '16']"
647,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '10', '15', '14', '7', '9', '25', '17', '19']","['24', None]","['12', '16']"
648,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['23', '10', '15', '14', '7', '9', '25', '17', '19', '24']","[None, None]","['12', '16']"
650,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['23', '10', '15', '14', '7', '9', '25', '17', '19', '24']","[None, None]","[None, '16']"
650,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '10', '15', '14', '7', '9', '25', '17', '19', '24']","['12', None]","[None, '16']"
650,23 dispatched to IO0,dispatch_io,23,IO0,[],"['10', '15', '14', '7', '9', '25', '17', '19', '24']","['12', None]","['23', '16']"
652,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['10', '15', '14', '7', '9', '25', '17', '19', '24']","[None, None]","['23', '16']"
652,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['10', '15', '14', '7', '9', '25', '17', '19', '24']","['12', None]","['23', '16']"
654,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['10', '15', '14', '7', '9', '25', '17', '19', '24']","[None, None]","['23', '16']"
654,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['10', '15', '14', '7', '9', '25', '17', '19', '24']","['12', None]","['23', '16']"
655,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['10', '15', '14', '7', '9', '25', '17', '19', '24']","['12', None]","['23', None]"
655,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['10', '15', '14', '7', '9', '25', '17', '19', '24']","['12', '16']","['23', None]"
655,10 dispatched to IO1,dispatch_io,10,IO1,[],"['15', '14', '7', '9', '25', '17', '19', '24']","['12', '16']","['23', '10']"
656,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['15', '14', '7', '9', '25', '17', '19', '24']","[None, '16']","['23', '10']"
656,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['15', '14', '7', '9', '25', '17', '19', '24']","['12', '16']","['23', '10']"
657,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['15', '14', '7', '9', '25', '17', '19', '24']","['12', None]","['23', '10']"
657,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['15', '14', '7', '9', '25', '17', '19', '24']","['12', '16']","['23', '10']"
658,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['15', '14', '7', '9', '25', '17', '19', '24']","[None, '16']","['23', '10']"
658,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['15', '14', '7', '9', '25', '17', '19', '24']","['12', '16']","['23', '10']"
659,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['15', '14', '7', '9', '25', '17', '19', '24', '12']","[None, '16']","['23', '10']"
659,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['15', '14', '7', '9', '25', '17', '19', '24', '12']","[None, None]","['23', '10']"
659,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '14', '7', '9', '25', '17', '19', '24', '12']","['16', None]","['23', '10']"
660,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['15', '14', '7', '9', '25', '17', '19', '24', '12', '16']","[None, None]","['23', '10']"
678,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['15', '14', '7', '9', '25', '17', '19', '24', '12', '16']","[None, None]","['23', None]"
678,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['15', '14', '7', '9', '25', '17', '19', '24', '12', '16']","['10', None]","['23', None]"
678,15 dispatched to IO1,dispatch_io,15,IO1,[],"['14', '7', '9', '25', '17', '19', '24', '12', '16']","['10', None]","['23', '15']"
680,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['14', '7', '9', '25', '17', '19', '24', '12', '16']","[None, None]","['23', '15']"
680,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['14', '7', '9', '25', '17', '19', '24', '12', '16']","['10', None]","['23', '15']"
682,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['14', '7', '9', '25', '17', '19', '24', '12', '16']","[None, None]","['23', '15']"
682,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['14', '7', '9', '25', '17', '19', '24', '12', '16']","['10', None]","['23', '15']"
683,10 finished all bursts,finished,10,CPU0,[],"['14', '7', '9', '25', '17', '19', '24', '12', '16']","[None, None]","['23', '15']"
683,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['14', '7', '9', '25', '17', '19', '24', '12', '16']","[None, None]","[None, '15']"
683,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['14', '7', '9', '25', '17', '19', '24', '12', '16']","['23', None]","[None, '15']"
683,14 dispatched to IO0,dispatch_io,14,IO0,[],"['7', '9', '25', '17', '19', '24', '12', '16']","['23', None]","['14', '15']"
685,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['7', '9', '25', '17', '19', '24', '12', '16']","[None, None]","['14', '15']"
685,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['7', '9', '25', '17', '19', '24', '12', '16']","['23', None]","['14', '15']"
687,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['7', '9', '25', '17', '19', '24', '12', '16']","[None, None]","['14', '15']"
687,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['7', '9', '25', '17', '19', '24', '12', '16']","['23', None]","['14', '15']"
689,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['7', '9', '25', '17', '19', '24', '12', '16']","[None, None]","['14', '15']"
689,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['7', '9', '25', '17', '19', '24', '12', '16']","['23', None]","['14', '15']"
690,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],"['7', '9', '25', '17', '19', '24', '12', '16']","['23', None]","['14', None]"
690,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['7', '9', '25', '17', '19', '24', '12', '16']","['23', '15']","['14', None]"
690,7 dispatched to IO1,dispatch_io,7,IO1,[],"['9', '25', '17', '19', '24', '12', '16']","['23', '15']","['14', '7']"
691,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['9', '25', '17', '19', '24', '12', '16']","[None, '15']","['14', '7']"
691,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['9', '25', '17', '19', '24', '12', '16']","['23', '15']","['14', '7']"
692,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['9', '25', '17', '19', '24', '12', '16', '23']","[None, '15']","['14', '7']"
692,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['9', '25', '17', '19', '24', '12', '16', '23']","[None, None]","['14', '7']"
692,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['9', '25', '17', '19', '24', '12', '16', '23']","['15', None]","['14', '7']"
694,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['9', '25', '17', '19', '24', '12', '16', '23', '15']","[None, None]","['14', '7']"
702,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['9', '25', '17', '19', '24', '12', '16', '23', '15']","[None, None]","[None, '7']"
702,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['9', '25', '17', '19', '24', '12', '16', '23', '15']","['14', None]","[None, '7']"
702,9 dispatched to IO0,dispatch_io,9,IO0,[],"['25', '17', '19', '24', '12', '16', '23', '15']","['14', None]","['9', '7']"
703,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['25', '17', '19', '24', '12', '16', '23', '15']","['14', None]","['9', None]"
703,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['25', '17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', None]"
703,25 dispatched to IO1,dispatch_io,25,IO1,[],"['17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', '25']"
704,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['17', '19', '24', '12', '16', '23', '15']","[None, '7']","['9', '25']"
704,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', '25']"
705,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '19', '24', '12', '16', '23', '15']","['14', None]","['9', '25']"
705,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', '25']"
706,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['17', '19', '24', '12', '16', '23', '15']","[None, '7']","['9', '25']"
706,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', '25']"
707,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '19', '24', '12', '16', '23', '15']","['14', None]","['9', '25']"
707,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', '25']"
708,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['17', '19', '24', '12', '16', '23', '15']","[None, '7']","['9', '25']"
708,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', '25']"
709,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '19', '24', '12', '16', '23', '15']","['14', None]","['9', '25']"
709,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', '25']"
710,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],"['17', '19', '24', '12', '16', '23', '15']","[None, '7']","['9', '25']"
710,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['14', '7']","['17', '19', '24', '12', '16', '23', '15']","[None, None]","['9', '25']"
710,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['7'],"['17', '19', '24', '12', '16', '23', '15']","['14', None]","['9', '25']"
710,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', '25']"
712,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['17', '19', '24', '12', '16', '23', '15']","[None, '7']","['9', '25']"
712,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['14', '7']","['17', '19', '24', '12', '16', '23', '15']","[None, None]","['9', '25']"
712,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['7'],"['17', '19', '24', '12', '16', '23', '15']","['14', None]","['9', '25']"
712,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', '25']"
714,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['17', '19', '24', '12', '16', '23', '15']","[None, '7']","['9', '25']"
714,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['14', '7']","['17', '19', '24', '12', '16', '23', '15']","[None, None]","['9', '25']"
714,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['7'],"['17', '19', '24', '12', '16', '23', '15']","['14', None]","['9', '25']"
714,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '19', '24', '12', '16', '23', '15']","['14', '7']","['9', '25']"
716,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['17', '19', '24', '12', '16', '23', '15', '14']","[None, '7']","['9', '25']"
716,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '19', '24', '12', '16', '23', '15', '14']","[None, None]","['9', '25']"
716,9 finished I/O → ready queue,io_to_ready,9,IO0,"['7', '9']","['17', '19', '24', '12', '16', '23', '15', '14']","[None, None]","[None, '25']"
716,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['17', '19', '24', '12', '16', '23', '15', '14']","['7', None]","[None, '25']"
716,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['17', '19', '24', '12', '16', '23', '15', '14']","['7', '9']","[None, '25']"
716,17 dispatched to IO0,dispatch_io,17,IO0,[],"['19', '24', '12', '16', '23', '15', '14']","['7', '9']","['17', '25']"
718,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['19', '24', '12', '16', '23', '15', '14']","[None, '9']","['17', '25']"
718,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['19', '24', '12', '16', '23', '15', '14']","[None, None]","['17', '25']"
718,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['19', '24', '12', '16', '23', '15', '14']","['7', None]","['17', '25']"
718,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['19', '24', '12', '16', '23', '15', '14']","['7', '9']","['17', '25']"
720,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['19', '24', '12', '16', '23', '15', '14']","[None, '9']","['17', '25']"
720,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['19', '24', '12', '16', '23', '15', '14']","[None, None]","['17', '25']"
720,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['19', '24', '12', '16', '23', '15', '14']","['7', None]","['17', '25']"
720,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['19', '24', '12', '16', '23', '15', '14']","['7', '9']","['17', '25']"
722,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['19', '24', '12', '16', '23', '15', '14']","[None, '9']","['17', '25']"
722,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['19', '24', '12', '16', '23', '15', '14']","[None, None]","['17', '25']"
722,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['19', '24', '12', '16', '23', '15', '14']","['7', None]","['17', '25']"
722,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['19', '24', '12', '16', '23', '15', '14']","['7', '9']","['17', '25']"
724,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['19', '24', '12', '16', '23', '15', '14']","[None, '9']","['17', '25']"
724,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['19', '24', '12', '16', '23', '15', '14']","[None, None]","['17', '25']"
724,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['19', '24', '12', '16', '23', '15', '14']","['7', None]","['17', '25']"
724,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['19', '24', '12', '16', '23', '15', '14']","['7', '9']","['17', '25']"
725,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['19', '24', '12', '16', '23', '15', '14', '7']","[None, '9']","['17', '25']"
726,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['19', '24', '12', '16', '23', '15', '14', '7']","[None, None]","['17', '25']"
726,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['19', '24', '12', '16', '23', '15', '14', '7']","['9', None]","['17', '25']"
728,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['19', '24', '12', '16', '23', '15', '14', '7']","[None, None]","['17', '25']"
728,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['19', '24', '12', '16', '23', '15', '14', '7']","['9', None]","['17', '25']"
730,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['19', '24', '12', '16', '23', '15', '14', '7']","[None, None]","['17', '25']"
730,25 finished I/O → ready queue,io_to_ready,25,IO1,"['9', '25']","['19', '24', '12', '16', '23', '15', '14', '7']","[None, None]","['17', None]"
730,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['25'],"['19', '24', '12', '16', '23', '15', '14', '7']","['9', None]","['17', None]"
730,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['19', '24', '12', '16', '23', '15', '14', '7']","['9', '25']","['17', None]"
730,19 dispatched to IO1,dispatch_io,19,IO1,[],"['24', '12', '16', '23', '15', '14', '7']","['9', '25']","['17', '19']"
731,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['24', '12', '16', '23', '15', '14', '7']","['9', '25']","[None, '19']"
731,24 dispatched to IO0,dispatch_io,24,IO0,['17'],"['12', '16', '23', '15', '14', '7']","['9', '25']","['24', '19']"
732,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['17', '9']","['12', '16', '23', '15', '14', '7']","[None, '25']","['24', '19']"
732,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '9', '25']","['12', '16', '23', '15', '14', '7']","[None, None]","['24', '19']"
732,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '25']","['12', '16', '23', '15', '14', '7']","['17', None]","['24', '19']"
732,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['25'],"['12', '16', '23', '15', '14', '7']","['17', '9']","['24', '19']"
734,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '17']","['12', '16', '23', '15', '14', '7']","[None, '9']","['24', '19']"
734,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '17', '9']","['12', '16', '23', '15', '14', '7']","[None, None]","['24', '19']"
734,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '9']","['12', '16', '23', '15', '14', '7']","['25', None]","['24', '19']"
734,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['9'],"['12', '16', '23', '15', '14', '7']","['25', '17']","['24', '19']"
736,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['9', '25']","['12', '16', '23', '15', '14', '7']","[None, '17']","['24', '19']"
736,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['9', '25', '17']","['12', '16', '23', '15', '14', '7']","[None, None]","['24', '19']"
736,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['25', '17']","['12', '16', '23', '15', '14', '7']","['9', None]","['24', '19']"
736,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['17'],"['12', '16', '23', '15', '14', '7']","['9', '25']","['24', '19']"
738,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['17', '9']","['12', '16', '23', '15', '14', '7']","[None, '25']","['24', '19']"
738,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '9', '25']","['12', '16', '23', '15', '14', '7']","[None, None]","['24', '19']"
738,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '25']","['12', '16', '23', '15', '14', '7']","['17', None]","['24', '19']"
738,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['25'],"['12', '16', '23', '15', '14', '7']","['17', '9']","['24', '19']"
740,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '17']","['12', '16', '23', '15', '14', '7']","[None, '9']","['24', '19']"
740,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '17', '9']","['12', '16', '23', '15', '14', '7']","[None, None]","['24', '19']"
740,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '9']","['12', '16', '23', '15', '14', '7']","['25', None]","['24', '19']"
740,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['9'],"['12', '16', '23', '15', '14', '7']","['25', '17']","['24', '19']"
742,25 finished all bursts,finished,25,CPU0,['9'],"['12', '16', '23', '15', '14', '7']","[None, '17']","['24', '19']"
742,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['9', '17']","['12', '16', '23', '15', '14', '7']","[None, None]","['24', '19']"
742,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['17'],"['12', '16', '23', '15', '14', '7']","['9', None]","['24', '19']"
742,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['12', '16', '23', '15', '14', '7']","['9', '17']","['24', '19']"
744,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '16', '23', '15', '14', '7']","[None, '17']","['24', '19']"
744,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['9', '17']","['12', '16', '23', '15', '14', '7']","[None, None]","['24', '19']"
744,19 finished I/O → ready queue,io_to_ready,19,IO1,"['9', '17', '19']","['12', '16', '23', '15', '14', '7']","[None, None]","['24', None]"
744,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '19']","['12', '16', '23', '15', '14', '7']","['9', None]","['24', None]"
744,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['19'],"['12', '16', '23', '15', '14', '7']","['9', '17']","['24', None]"
744,12 dispatched to IO1,dispatch_io,12,IO1,['19'],"['16', '23', '15', '14', '7']","['9', '17']","['24', '12']"
746,9 finished CPU → wait queue,cpu_to_io,9,CPU0,['19'],"['16', '23', '15', '14', '7', '9']","[None, '17']","['24', '12']"
746,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['19', '17']","['16', '23', '15', '14', '7', '9']","[None, None]","['24', '12']"
746,19 dispatched to CPU0,dispatch_cpu,19,CPU0,['17'],"['16', '23', '15', '14', '7', '9']","['19', None]","['24', '12']"
746,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['16', '23', '15', '14', '7', '9']","['19', '17']","['24', '12']"
747,17 finished CPU → wait queue,cpu_to_io,17,CPU1,[],"['16', '23', '15', '14', '7', '9', '17']","['19', None]","['24', '12']"
748,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['16', '23', '15', '14', '7', '9', '17']","[None, None]","['24', '12']"
748,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['16', '23', '15', '14', '7', '9', '17']","['19', None]","['24', '12']"
750,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['16', '23', '15', '14', '7', '9', '17']","[None, None]","['24', '12']"
750,24 finished I/O → ready queue,io_to_ready,24,IO0,"['19', '24']","['16', '23', '15', '14', '7', '9', '17']","[None, None]","[None, '12']"
750,19 dispatched to CPU0,dispatch_cpu,19,CPU0,['24'],"['16', '23', '15', '14', '7', '9', '17']","['19', None]","[None, '12']"
750,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['16', '23', '15', '14', '7', '9', '17']","['19', '24']","[None, '12']"
750,16 dispatched to IO0,dispatch_io,16,IO0,[],"['23', '15', '14', '7', '9', '17']","['19', '24']","['16', '12']"
752,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['23', '15', '14', '7', '9', '17']","[None, '24']","['16', '12']"
752,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['19', '24']","['23', '15', '14', '7', '9', '17']","[None, None]","['16', '12']"
752,19 dispatched to CPU0,dispatch_cpu,19,CPU0,['24'],"['23', '15', '14', '7', '9', '17']","['19', None]","['16', '12']"
752,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '15', '14', '7', '9', '17']","['19', '24']","['16', '12']"
753,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,['19'],"['23', '15', '14', '7', '9', '17']","[None, '24']","['16', '12']"
753,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['23', '15', '14', '7', '9', '17']","['19', '24']","['16', '12']"
754,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['23', '15', '14', '7', '9', '17']","['19', None]","['16', '12']"
754,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '15', '14', '7', '9', '17']","['19', '24']","['16', '12']"
755,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['23', '15', '14', '7', '9', '17']","[None, '24']","['16', '12']"
755,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['23', '15', '14', '7', '9', '17']","['19', '24']","['16', '12']"
756,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['23', '15', '14', '7', '9', '17', '19']","[None, '24']","['16', '12']"
756,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['23', '15', '14', '7', '9', '17', '19']","[None, None]","['16', '12']"
756,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '15', '14', '7', '9', '17', '19']","['24', None]","['16', '12']"
758,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['23', '15', '14', '7', '9', '17', '19', '24']","[None, None]","['16', '12']"
758,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['23', '15', '14', '7', '9', '17', '19', '24']","[None, None]","['16', None]"
758,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '15', '14', '7', '9', '17', '19', '24']","['12', None]","['16', None]"
758,23 dispatched to IO1,dispatch_io,23,IO1,[],"['15', '14', '7', '9', '17', '19', '24']","['12', None]","['16', '23']"
760,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['15', '14', '7', '9', '17', '19', '24']","[None, None]","['16', '23']"
760,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['15', '14', '7', '9', '17', '19', '24']","['12', None]","['16', '23']"
762,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['15', '14', '7', '9', '17', '19', '24']","[None, None]","['16', '23']"
762,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['15', '14', '7', '9', '17', '19', '24']","['12', None]","['16', '23']"
763,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['15', '14', '7', '9', '17', '19', '24', '12']","[None, None]","['16', '23']"
767,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['15', '14', '7', '9', '17', '19', '24', '12']","[None, None]","[None, '23']"
767,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '14', '7', '9', '17', '19', '24', '12']","['16', None]","[None, '23']"
767,15 dispatched to IO0,dispatch_io,15,IO0,[],"['14', '7', '9', '17', '19', '24', '12']","['16', None]","['15', '23']"
769,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['14', '7', '9', '17', '19', '24', '12']","[None, None]","['15', '23']"
769,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['14', '7', '9', '17', '19', '24', '12']","['16', None]","['15', '23']"
771,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['14', '7', '9', '17', '19', '24', '12']","[None, None]","['15', '23']"
771,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['14', '7', '9', '17', '19', '24', '12']","['16', None]","['15', '23']"
772,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['14', '7', '9', '17', '19', '24', '12']","['16', None]","['15', None]"
772,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['14', '7', '9', '17', '19', '24', '12']","['16', '23']","['15', None]"
772,14 dispatched to IO1,dispatch_io,14,IO1,[],"['7', '9', '17', '19', '24', '12']","['16', '23']","['15', '14']"
773,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '9', '17', '19', '24', '12']","[None, '23']","['15', '14']"
773,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '9', '17', '19', '24', '12']","['16', '23']","['15', '14']"
774,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['7', '9', '17', '19', '24', '12']","['16', None]","['15', '14']"
774,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['7', '9', '17', '19', '24', '12']","['16', '23']","['15', '14']"
775,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '9', '17', '19', '24', '12']","[None, '23']","['15', '14']"
775,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '9', '17', '19', '24', '12']","['16', '23']","['15', '14']"
776,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['7', '9', '17', '19', '24', '12']","['16', None]","['15', '14']"
776,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['7', '9', '17', '19', '24', '12']","['16', '23']","['15', '14']"
777,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '9', '17', '19', '24', '12']","[None, '23']","['15', '14']"
777,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '9', '17', '19', '24', '12']","['16', '23']","['15', '14']"
778,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['7', '9', '17', '19', '24', '12']","[None, '23']","['15', '14']"
778,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '23']","['7', '9', '17', '19', '24', '12']","[None, None]","['15', '14']"
778,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['7', '9', '17', '19', '24', '12']","['16', None]","['15', '14']"
778,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['7', '9', '17', '19', '24', '12']","['16', '23']","['15', '14']"
780,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '9', '17', '19', '24', '12']","[None, '23']","['15', '14']"
780,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '23']","['7', '9', '17', '19', '24', '12']","[None, None]","['15', '14']"
780,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['7', '9', '17', '19', '24', '12']","['16', None]","['15', '14']"
780,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['7', '9', '17', '19', '24', '12']","['16', '23']","['15', '14']"
782,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '9', '17', '19', '24', '12']","[None, '23']","['15', '14']"
782,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['16', '23']","['7', '9', '17', '19', '24', '12']","[None, None]","['15', '14']"
782,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['7', '9', '17', '19', '24', '12']","['16', None]","['15', '14']"
782,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['7', '9', '17', '19', '24', '12']","['16', '23']","['15', '14']"
784,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '9', '17', '19', '24', '12']","[None, '23']","['15', '14']"
784,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '23']","['7', '9', '17', '19', '24', '12']","[None, None]","['15', '14']"
784,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['7', '9', '17', '19', '24', '12']","['16', None]","['15', '14']"
784,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['7', '9', '17', '19', '24', '12']","['16', '23']","['15', '14']"
785,23 finished CPU → wait queue,cpu_to_io,23,CPU1,[],"['7', '9', '17', '19', '24', '12', '23']","['16', None]","['15', '14']"
786,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '9', '17', '19', '24', '12', '23']","[None, None]","['15', '14']"
786,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '9', '17', '19', '24', '12', '23']","['16', None]","['15', '14']"
788,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '9', '17', '19', '24', '12', '23']","[None, None]","['15', '14']"
788,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '9', '17', '19', '24', '12', '23']","['16', None]","['15', '14']"
790,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '9', '17', '19', '24', '12', '23']","[None, None]","['15', '14']"
790,14 finished I/O → ready queue,io_to_ready,14,IO1,"['16', '14']","['7', '9', '17', '19', '24', '12', '23']","[None, None]","['15', None]"
790,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['14'],"['7', '9', '17', '19', '24', '12', '23']","['16', None]","['15', None]"
790,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['7', '9', '17', '19', '24', '12', '23']","['16', '14']","['15', None]"
790,7 dispatched to IO1,dispatch_io,7,IO1,[],"['9', '17', '19', '24', '12', '23']","['16', '14']","['15', '7']"
791,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['9', '17', '19', '24', '12', '23']","['16', '14']","[None, '7']"
791,9 dispatched to IO0,dispatch_io,9,IO0,['15'],"['17', '19', '24', '12', '23']","['16', '14']","['9', '7']"
792,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['15', '16']","['17', '19', '24', '12', '23']","[None, '14']","['9', '7']"
792,14 finished all bursts,finished,14,CPU1,"['15', '16']","['17', '19', '24', '12', '23']","[None, None]","['9', '7']"
792,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['16'],"['17', '19', '24', '12', '23']","['15', None]","['9', '7']"
792,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['17', '19', '24', '12', '23']","['15', '16']","['9', '7']"
794,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['17', '19', '24', '12', '23']","[None, '16']","['9', '7']"
794,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['15', '16']","['17', '19', '24', '12', '23']","[None, None]","['9', '7']"
794,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['16'],"['17', '19', '24', '12', '23']","['15', None]","['9', '7']"
794,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['17', '19', '24', '12', '23']","['15', '16']","['9', '7']"
796,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['17', '19', '24', '12', '23']","[None, '16']","['9', '7']"
796,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['15', '16']","['17', '19', '24', '12', '23']","[None, None]","['9', '7']"
796,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['16'],"['17', '19', '24', '12', '23']","['15', None]","['9', '7']"
796,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['17', '19', '24', '12', '23']","['15', '16']","['9', '7']"
798,15 finished all bursts,finished,15,CPU0,[],"['17', '19', '24', '12', '23']","[None, '16']","['9', '7']"
798,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['17', '19', '24', '12', '23']","[None, None]","['9', '7']"
798,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '19', '24', '12', '23']","['16', None]","['9', '7']"
800,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['17', '19', '24', '12', '23']","[None, None]","['9', '7']"
800,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '19', '24', '12', '23']","['16', None]","['9', '7']"
802,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['17', '19', '24', '12', '23']","[None, None]","['9', '7']"
802,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '19', '24', '12', '23']","['16', None]","['9', '7']"
804,16 finished all bursts,finished,16,CPU0,[],"['17', '19', '24', '12', '23']","[None, None]","['9', '7']"
807,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['17', '19', '24', '12', '23']","[None, None]","[None, '7']"
807,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '19', '24', '12', '23']","['9', None]","[None, '7']"
807,17 dispatched to IO0,dispatch_io,17,IO0,[],"['19', '24', '12', '23']","['9', None]","['17', '7']"
809,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['19', '24', '12', '23']","[None, None]","['17', '7']"
809,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['19', '24', '12', '23']","['9', None]","['17', '7']"
810,7 finished all bursts,finished,7,IO1,[],"['19', '24', '12', '23']","['9', None]","['17', None]"
810,19 dispatched to IO1,dispatch_io,19,IO1,[],"['24', '12', '23']","['9', None]","['17', '19']"
811,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '12', '23']","[None, None]","['17', '19']"
811,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '12', '23']","['9', None]","['17', '19']"
813,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['24', '12', '23']","[None, None]","['17', '19']"
813,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '12', '23']","['9', None]","['17', '19']"
815,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '12', '23']","[None, None]","['17', '19']"
815,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '12', '23']","['9', None]","['17', '19']"
817,9 finished all bursts,finished,9,CPU0,[],"['24', '12', '23']","[None, None]","['17', '19']"
823,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['24', '12', '23']","[None, None]","[None, '19']"
823,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '12', '23']","['17', None]","[None, '19']"
823,24 dispatched to IO0,dispatch_io,24,IO0,[],"['12', '23']","['17', None]","['24', '19']"
825,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['12', '23']","[None, None]","['24', '19']"
825,19 finished I/O → ready queue,io_to_ready,19,IO1,"['17', '19']","['12', '23']","[None, None]","['24', None]"
825,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['19'],"['12', '23']","['17', None]","['24', None]"
825,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['12', '23']","['17', '19']","['24', None]"
825,12 dispatched to IO1,dispatch_io,12,IO1,[],['23'],"['17', '19']","['24', '12']"
827,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, '19']","['24', '12']"
827,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '19']",['23'],"[None, None]","['24', '12']"
827,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['19'],['23'],"['17', None]","['24', '12']"
827,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],['23'],"['17', '19']","['24', '12']"
829,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, '19']","['24', '12']"
829,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '19']",['23'],"[None, None]","['24', '12']"
829,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['19'],['23'],"['17', None]","['24', '12']"
829,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],['23'],"['17', '19']","['24', '12']"
831,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, '19']","['24', '12']"
831,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['17', '19']",['23'],"[None, None]","['24', '12']"
831,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['19'],['23'],"['17', None]","['24', '12']"
831,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],['23'],"['17', '19']","['24', '12']"
833,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, '19']","['24', '12']"
833,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '19']",['23'],"[None, None]","['24', '12']"
833,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['19'],['23'],"['17', None]","['24', '12']"
833,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],['23'],"['17', '19']","['24', '12']"
835,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['23', '17']","[None, '19']","['24', '12']"
835,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,['19'],"['23', '17']","[None, None]","['24', '12']"
835,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['23', '17']","['19', None]","['24', '12']"
837,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['23', '17']","[None, None]","['24', '12']"
837,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['23', '17']","['19', None]","['24', '12']"
839,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['23', '17']","[None, None]","['24', '12']"
839,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['23', '17']","['19', None]","['24', '12']"
841,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['23', '17', '19']","[None, None]","['24', '12']"
844,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['23', '17', '19']","[None, None]","[None, '12']"
844,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '17', '19']","['24', None]","[None, '12']"
844,23 dispatched to IO0,dispatch_io,23,IO0,[],"['17', '19']","['24', None]","['23', '12']"
845,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['17', '19']","['24', None]","['23', None]"
845,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['17', '19']","['24', '12']","['23', None]"
845,17 dispatched to IO1,dispatch_io,17,IO1,[],['19'],"['24', '12']","['23', '17']"
846,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['19'],"[None, '12']","['23', '17']"
846,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['19'],"['24', '12']","['23', '17']"
847,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],['19'],"['24', None]","['23', '17']"
847,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],['19'],"['24', '12']","['23', '17']"
848,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['19'],"[None, '12']","['23', '17']"
848,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['19'],"['24', '12']","['23', '17']"
849,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['19', '24']","[None, '12']","['23', '17']"
849,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['19', '24']","[None, None]","['23', '17']"
849,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['19', '24']","['12', None]","['23', '17']"
851,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['19', '24']","[None, None]","['23', '17']"
851,23 finished I/O → ready queue,io_to_ready,23,IO0,"['12', '23']","['19', '24']","[None, None]","[None, '17']"
851,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['23'],"['19', '24']","['12', None]","[None, '17']"
851,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['19', '24']","['12', '23']","[None, '17']"
851,19 dispatched to IO0,dispatch_io,19,IO0,[],['24'],"['12', '23']","['19', '17']"
853,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['24', '12']","[None, '23']","['19', '17']"
853,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['24', '12']","[None, None]","['19', '17']"
853,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['24', '12']","['23', None]","['19', '17']"
855,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['24', '12']","[None, None]","['19', '17']"
855,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['24', '12']","['23', None]","['19', '17']"
857,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['24', '12']","[None, None]","['19', '17']"
857,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['24', '12']","['23', None]","['19', '17']"
859,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['24', '12']","[None, None]","['19', '17']"
859,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['24', '12']","['23', None]","['19', '17']"
860,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['24', '12', '23']","[None, None]","['19', '17']"
865,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['24', '12', '23']","[None, None]","['19', None]"
865,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '12', '23']","['17', None]","['19', None]"
865,24 dispatched to IO1,dispatch_io,24,IO1,[],"['12', '23']","['17', None]","['19', '24']"
867,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['12', '23']","[None, None]","['19', '24']"
867,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['12', '23']","['17', None]","['19', '24']"
869,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['12', '23']","[None, None]","['19', '24']"
869,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['12', '23']","['17', None]","['19', '24']"
871,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['12', '23']","[None, None]","['19', '24']"
871,19 finished I/O → ready queue,io_to_ready,19,IO0,"['17', '19']","['12', '23']","[None, None]","[None, '24']"
871,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['19'],"['12', '23']","['17', None]","[None, '24']"
871,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['12', '23']","['17', '19']","[None, '24']"
871,12 dispatched to IO0,dispatch_io,12,IO0,[],['23'],"['17', '19']","['12', '24']"
872,19 finished all bursts,finished,19,CPU1,[],['23'],"['17', None]","['12', '24']"
873,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, None]","['12', '24']"
873,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['23'],"['17', None]","['12', '24']"
875,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, None]","['12', '24']"
875,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['23'],"['17', None]","['12', '24']"
877,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, None]","['12', '24']"
877,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['23'],"['17', None]","['12', '24']"
879,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],['23'],"[None, None]","['12', '24']"
879,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['23'],"['17', None]","['12', '24']"
881,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, None]","['12', '24']"
881,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['23'],"['17', None]","['12', '24']"
883,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, None]","['12', '24']"
883,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['23'],"['17', None]","['12', '24']"
885,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, None]","['12', '24']"
885,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['23'],"['17', None]","['12', '24']"
887,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, None]","['12', '24']"
887,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['23'],"['17', None]","['12', '24']"
889,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['23'],"[None, None]","['12', '24']"
889,24 finished I/O → ready queue,io_to_ready,24,IO1,"['17', '24']",['23'],"[None, None]","['12', None]"
889,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['24'],['23'],"['17', None]","['12', None]"
889,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],['23'],"['17', '24']","['12', None]"
889,23 dispatched to IO1,dispatch_io,23,IO1,[],[],"['17', '24']","['12', '23']"
890,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],['17'],"[None, '24']","['12', '23']"
891,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],['17'],"[None, None]","['12', '23']"
891,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['17'],"['24', None]","['12', '23']"
892,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],['17'],"[None, None]","['12', '23']"
892,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['17'],"['24', None]","['12', '23']"
894,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['17'],"[None, None]","['12', '23']"
894,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['17'],"['24', None]","['12', '23']"
895,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],['17'],"['24', None]","[None, '23']"
895,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],['17'],"['24', '12']","[None, '23']"
895,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"['24', '12']","['17', '23']"
896,24 finished all bursts,finished,24,CPU0,[],[],"[None, '12']","['17', '23']"
897,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],[],"[None, None]","['17', '23']"
897,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]","['17', '23']"
899,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, None]","['17', '23']"
899,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]","['17', '23']"
901,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, None]","['17', '23']"
901,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]","['17', '23']"
902,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],['12'],"[None, None]","['17', '23']"
906,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],['12'],"[None, None]","['17', None]"
906,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],['12'],"['23', None]","['17', None]"
906,12 dispatched to IO1,dispatch_io,12,IO1,[],[],"['23', None]","['17', '12']"
908,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, None]","['17', '12']"
908,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],[],"['23', None]","['17', '12']"
910,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, None]","['17', '12']"
910,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],[],"['23', None]","['17', '12']"
912,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, None]","['17', '12']"
912,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],[],"['23', None]","['17', '12']"
914,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],[],"[None, None]","['17', '12']"
914,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],[],"['23', None]","['17', '12']"
916,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, None]","['17', '12']"
916,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],[],"['23', None]","['17', '12']"
918,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, None]","['17', '12']"
918,17 finished I/O → ready queue,io_to_ready,17,IO0,"['23', '17']",[],"[None, None]","[None, '12']"
918,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['17'],[],"['23', None]","[None, '12']"
918,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['23', '17']","[None, '12']"
920,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, '17']","[None, '12']"
920,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '17']",[],"[None, None]","[None, '12']"
920,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['17'],[],"['23', None]","[None, '12']"
920,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['23', '17']","[None, '12']"
922,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, '17']","[None, '12']"
922,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '17']",[],"[None, None]","[None, '12']"
922,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['17'],[],"['23', None]","[None, '12']"
922,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['23', '17']","[None, '12']"
924,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],['23'],"[None, '17']","[None, '12']"
924,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],['23'],"[None, None]","[None, '12']"
924,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['23'],"['17', None]","[None, '12']"
924,23 dispatched to IO0,dispatch_io,23,IO0,[],[],"['17', None]","['23', '12']"
926,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","['23', '12']"
926,12 finished I/O → ready queue,io_to_ready,12,IO1,"['17', '12']",[],"[None, None]","['23', None]"
926,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['12'],[],"['17', None]","['23', None]"
926,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['17', '12']","['23', None]"
928,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, '12']","['23', None]"
928,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '12']",[],"[None, None]","['23', None]"
928,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['12'],[],"['17', None]","['23', None]"
928,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['17', '12']","['23', None]"
930,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, '12']","['23', None]"
930,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '12']",[],"[None, None]","['23', None]"
930,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['12'],[],"['17', None]","['23', None]"
930,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['17', '12']","['23', None]"
932,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],[],"[None, '12']","['23', None]"
932,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '12']",[],"[None, None]","['23', None]"
932,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['12'],[],"['17', None]","['23', None]"
932,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['17', '12']","['23', None]"
934,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, '12']","['23', None]"
934,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '12']",[],"[None, None]","['23', None]"
934,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['12'],[],"['17', None]","['23', None]"
934,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['17', '12']","['23', None]"
935,12 finished all bursts,finished,12,CPU1,[],[],"['17', None]","['23', None]"
936,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","['23', None]"
936,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","['23', None]"
938,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","['23', None]"
938,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","['23', None]"
940,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],['17'],"[None, None]","['23', None]"
940,17 dispatched to IO1,dispatch_io,17,IO1,[],[],"[None, None]","['23', '17']"
945,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],[],"[None, None]","[None, '17']"
945,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],[],"['23', None]","[None, '17']"
947,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, None]","[None, '17']"
947,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],[],"['23', None]","[None, '17']"
949,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, None]","[None, '17']"
949,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],[],"['23', None]","[None, '17']"
951,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, None]","[None, '17']"
951,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],[],"['23', None]","[None, '17']"
952,23 finished all bursts,finished,23,CPU0,[],[],"[None, None]","[None, '17']"
955,17 finished all bursts,finished,17,IO1,[],[],"[None, None]","[None, None]"
