// Seed: 1479850593
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_22 = 32'd15
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output logic [7:0] id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_15,
      id_3,
      id_10
  );
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_17;
  logic id_18, id_19, id_20, id_21, _id_22, id_23, id_24;
  assign id_12[id_22] = 1 + id_17;
endmodule
