python2 ./pr_flow.py dg_reg 



===========================================================================
prflow: version.2019.7 from IC group@Upenn
The scripts for benchmark  dg_reg will be generated.
We will reuse the previous overlay!
Subfunction implementation information:
Place and Route mode: noquick
	update_knn1          -> page_X1Y3
	update_knn2          -> page_X2Y3
	update_knn3          -> page_X2Y2
	update_knn4          -> page_X2Y1
	update_knn5          -> page_X2Y0
	update_knn6          -> page_X3Y0
	update_knn7          -> page_X3Y1
	update_knn8          -> page_X3Y2
	update_knn9          -> page_X3Y3
	update_knn10         -> page_X3Y4
	update_knn11         -> page_X3Y5
	update_knn12         -> page_X3Y6
	update_knn13         -> page_X2Y6
	update_knn14         -> page_X1Y6
	update_knn15         -> page_X0Y6
	update_knn16         -> page_X1Y5
	update_knn17         -> page_X0Y5
	update_knn18         -> page_X0Y4
	update_knn19         -> page_X0Y3
	update_knn20         -> page_X1Y4
===========================================================================



maximum used wires for all the pages
X0Y0 [0, 0, 0, 0]
X0Y1 [0, 0, 0, 0]
X0Y2 [0, 0, 0, 0]
X0Y3 [0, 130, 0, 0]
X0Y4 [0, 129, 130, 129]
X0Y5 [0, 0, 129, 129]
X0Y6 [0, 0, 0, 130]
X1Y0 [0, 0, 0, 0]
X1Y1 [0, 0, 0, 0]
X1Y2 [0, 130, 0, 0]
X1Y3 [0, 129, 130, 129]
X1Y4 [129, 0, 129, 0]
X1Y5 [129, 129, 0, 0]
X1Y6 [130, 0, 129, 129]
X2Y0 [0, 129, 0, 129]
X2Y1 [0, 129, 129, 0]
X2Y2 [0, 129, 129, 0]
X2Y3 [129, 0, 129, 0]
X2Y4 [0, 0, 0, 0]
X2Y5 [0, 0, 0, 0]
X2Y6 [129, 0, 0, 129]
X3Y0 [129, 129, 0, 0]
X3Y1 [0, 129, 129, 0]
X3Y2 [0, 129, 129, 0]
X3Y3 [0, 129, 129, 0]
X3Y4 [0, 129, 129, 0]
X3Y5 [0, 129, 129, 0]
X3Y6 [129, 0, 129, 0]
cd workspace/F002_hls_dg_reg && ./main.sh

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj'.
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/update_knn3.aps file found.
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/update_knn13.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/update_knn9.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/update_knn16.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/update_knn20.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj'.
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/update_knn6.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/update_knn15.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/update_knn7.aps file found.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/update_knn14.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/update_knn1.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/update_knn12.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/update_knn5.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/update_knn10.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14'.
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj'.
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/update_knn19.aps file found.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/update_knn2.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/update_knn18.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/update_knn8.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2'.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/update_knn11.aps file found.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8'.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11'.
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:07:30 EDT 2021
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/update_knn17.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_dg_reg'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/update_knn4.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17'.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4'.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106118 ; free virtual = 142032
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106118 ; free virtual = 142032
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106118 ; free virtual = 142032
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106118 ; free virtual = 142032
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106085 ; free virtual = 142003
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106084 ; free virtual = 142003
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn10' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5613).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn10' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5627).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 349.309 ; gain = 0.621 ; free physical = 106112 ; free virtual = 142034
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106113 ; free virtual = 142035
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn5' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5062).
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106113 ; free virtual = 142035
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn5' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5076).
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 349.301 ; gain = 0.621 ; free physical = 106098 ; free virtual = 142020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn5' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5062) automatically.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn10' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5613) automatically.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5043: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 106104 ; free virtual = 142028
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5594: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 106113 ; free virtual = 142038
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5056) in function 'update_knn5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn5' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5040) in function 'update_knn5' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5049) in function 'update_knn5' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5059) in function 'update_knn5' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn5' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn5' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn5' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5080) in function 'update_knn5' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5607) in function 'update_knn10' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn10' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5591) in function 'update_knn10' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5600) in function 'update_knn10' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5610) in function 'update_knn10' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn10' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn10' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn10' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5631) in function 'update_knn10' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106104 ; free virtual = 142031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106103 ; free virtual = 142030
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5282).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5297).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 349.309 ; gain = 0.621 ; free physical = 106087 ; free virtual = 142014
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5033) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5034) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5282) automatically.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5263: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 106059 ; free virtual = 141988
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106059 ; free virtual = 141988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106059 ; free virtual = 141988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5584) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5585) in dimension 1 completely.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5276) in function 'update_knn7' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn7' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5260) in function 'update_knn7' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5269) in function 'update_knn7' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5279) in function 'update_knn7' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn7' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn7' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn7' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5301) in function 'update_knn7' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 105988 ; free virtual = 141919
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106002 ; free virtual = 141932
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106002 ; free virtual = 141932
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106000 ; free virtual = 141930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106031 ; free virtual = 141963
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106030 ; free virtual = 141962
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106012 ; free virtual = 141948
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106011 ; free virtual = 141947
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn12' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5833).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn12' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5847).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.305 ; gain = 0.621 ; free physical = 105974 ; free virtual = 141912
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106014 ; free virtual = 141952
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106013 ; free virtual = 141951
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn12' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5833) automatically.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106036 ; free virtual = 141974
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106035 ; free virtual = 141973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4622).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4636).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106039 ; free virtual = 141980
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5814: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 106034 ; free virtual = 141974
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4622) automatically.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn4' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4952).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn4' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4966).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106022 ; free virtual = 141965
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.301 ; gain = 0.621 ; free physical = 106009 ; free virtual = 141952
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5827) in function 'update_knn12' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn12' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5811) in function 'update_knn12' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5820) in function 'update_knn12' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5830) in function 'update_knn12' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn12' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn12' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn12' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5851) in function 'update_knn12' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4616) in function 'update_knn1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn1' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4600) in function 'update_knn1' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4609) in function 'update_knn1' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4619) in function 'update_knn1' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn1' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn1' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4640) in function 'update_knn1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn4' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4952) automatically.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5254) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn5'... converting 9 basic blocks.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4933: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105915 ; free virtual = 141859
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105935 ; free virtual = 141880
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105935 ; free virtual = 141880
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4946) in function 'update_knn4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn4' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4930) in function 'update_knn4' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4939) in function 'update_knn4' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4949) in function 'update_knn4' completely.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105915 ; free virtual = 141862
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn4' completely.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105914 ; free virtual = 141861
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn4' completely.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn4' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4970) in function 'update_knn4' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn9' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn2' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4732).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn9' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5517).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn2' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4746).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.301 ; gain = 0.621 ; free physical = 105909 ; free virtual = 141857
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.320 ; gain = 0.641 ; free physical = 105908 ; free virtual = 141856
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn10'... converting 9 basic blocks.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4592) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4595) in dimension 1 completely.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 105936 ; free virtual = 141884
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 105936 ; free virtual = 141885
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn9' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503) automatically.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn2' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4732) automatically.
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn13' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5943).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn13' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5958).
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5484: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.309 ; gain = 0.621 ; free physical = 105888 ; free virtual = 141840
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4713: variable-indexed range selection may cause suboptimal QoR.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105887 ; free virtual = 141839
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105875 ; free virtual = 141828
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4923) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4924) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn13' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5943) automatically.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105919 ; free virtual = 141873
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105919 ; free virtual = 141872
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5924: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4726) in function 'update_knn2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn2' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105900 ; free virtual = 141855
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4710) in function 'update_knn2' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4719) in function 'update_knn2' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4729) in function 'update_knn2' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn2' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn2' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4750) in function 'update_knn2' completely.
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn18' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6496).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn18' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6510).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn17' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6386).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn17' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6400).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5497) in function 'update_knn9' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn9' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.301 ; gain = 0.621 ; free physical = 105886 ; free virtual = 141842
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5481) in function 'update_knn9' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5490) in function 'update_knn9' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5500) in function 'update_knn9' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn9' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn9' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn9' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5521) in function 'update_knn9' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.309 ; gain = 0.621 ; free physical = 105883 ; free virtual = 141839
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn18' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6496) automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5937) in function 'update_knn13' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn13' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn17' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6386) automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5921) in function 'update_knn13' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5930) in function 'update_knn13' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5940) in function 'update_knn13' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn13' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn13' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn13' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5962) in function 'update_knn13' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6477: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105864 ; free virtual = 141822
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6367: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105857 ; free virtual = 141816
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5474) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5475) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn8' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5393).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn8' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5407).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6490) in function 'update_knn18' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn18' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6474) in function 'update_knn18' completely.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6380) in function 'update_knn17' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn17' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6483) in function 'update_knn18' completely.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6493) in function 'update_knn18' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn18' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn18' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn18' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6514) in function 'update_knn18' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6364) in function 'update_knn17' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6373) in function 'update_knn17' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6383) in function 'update_knn17' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn17' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn17' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn17' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6404) in function 'update_knn17' completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4703) in dimension 1 completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4704) in dimension 1 completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.309 ; gain = 0.621 ; free physical = 105812 ; free virtual = 141772
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5914) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5915) in dimension 1 completely.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105836 ; free virtual = 141797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105836 ; free virtual = 141796
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn8' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5393) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn5'.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6467) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6468) in dimension 1 completely.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5374: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn16' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6275).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105839 ; free virtual = 141801
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn16' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6290).
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5804) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5805) in dimension 1 completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 349.305 ; gain = 0.621 ; free physical = 105829 ; free virtual = 141792
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn19' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6606).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn19' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6620).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 349.305 ; gain = 0.621 ; free physical = 105837 ; free virtual = 141801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn16' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6275) automatically.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn19' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6606) automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5387) in function 'update_knn8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn8' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5371) in function 'update_knn8' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5380) in function 'update_knn8' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5390) in function 'update_knn8' completely.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6587: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn8' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn8' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn8' completely.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105819 ; free virtual = 141785
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5411) in function 'update_knn8' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105818 ; free virtual = 141784
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6256: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105809 ; free virtual = 141776
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn5'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn10'.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6600) in function 'update_knn19' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn19' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6584) in function 'update_knn19' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6593) in function 'update_knn19' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6603) in function 'update_knn19' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn19' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn19' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn19' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6624) in function 'update_knn19' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6269) in function 'update_knn16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn16' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn15' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6165).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn15' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6179).
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn6' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5172).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6253) in function 'update_knn16' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6262) in function 'update_knn16' completely.
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn6' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5186).
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6272) in function 'update_knn16' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn16' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn16' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6294) in function 'update_knn16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 349.305 ; gain = 0.621 ; free physical = 105798 ; free virtual = 141766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 349.309 ; gain = 0.621 ; free physical = 105796 ; free virtual = 141764
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn15' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6165) automatically.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn6' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5172) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105756 ; free virtual = 141724
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn1'... converting 9 basic blocks.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn10'.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6146: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5153: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105715 ; free virtual = 141685
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105717 ; free virtual = 141687
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn7'... converting 9 basic blocks.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6357) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6358) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn4'... converting 9 basic blocks.
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn11' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5723).
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 105742 ; free virtual = 141713
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 105742 ; free virtual = 141713
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn11' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5737).
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 349.305 ; gain = 0.621 ; free physical = 105731 ; free virtual = 141703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6159) in function 'update_knn15' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn15' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6143) in function 'update_knn15' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6152) in function 'update_knn15' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6162) in function 'update_knn15' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn15' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn15' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn15' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6183) in function 'update_knn15' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5166) in function 'update_knn6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn6' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5150) in function 'update_knn6' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5159) in function 'update_knn6' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5169) in function 'update_knn6' completely.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn11' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5723) automatically.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn6' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn6' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn6' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5190) in function 'update_knn6' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 105727 ; free virtual = 141700
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 105726 ; free virtual = 141700
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5704: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105714 ; free virtual = 141688
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6137) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn2'... converting 9 basic blocks.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5717) in function 'update_knn11' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn11' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5701) in function 'update_knn11' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5710) in function 'update_knn11' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5720) in function 'update_knn11' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn11' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn18'... converting 9 basic blocks.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn11' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn11' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5741) in function 'update_knn11' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6577) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6578) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5364) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5365) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6246) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6247) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn13'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn9'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 105603 ; free virtual = 141580
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 105603 ; free virtual = 141580
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn1'.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5694) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5695) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn4'.
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4842).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4856).
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 349.301 ; gain = 0.621 ; free physical = 105604 ; free virtual = 141582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4842) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 105597 ; free virtual = 141575
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn1'.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4823: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105576 ; free virtual = 141556
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5143) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5144) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105572 ; free virtual = 141552
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn17'... converting 9 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn7'.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn2'.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn4'.
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn20' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6705).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn20' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6712).
INFO: [XFORM 203-603] Inlining function 'knn_vote_final' into 'update_knn20' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6742).
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 349.301 ; gain = 0.621 ; free physical = 105562 ; free virtual = 141543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4836) in function 'update_knn3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn3' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4820) in function 'update_knn3' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4829) in function 'update_knn3' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4839) in function 'update_knn3' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn3' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn3' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4860) in function 'update_knn3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn18'.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn20' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6705) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn12'... converting 9 basic blocks.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6686: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105544 ; free virtual = 141526
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105542 ; free virtual = 141525
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105538 ; free virtual = 141521
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn7'.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn2'.
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn14' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6054).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn9'.
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn14' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6069).
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105534 ; free virtual = 141517
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6699) in function 'update_knn20' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn20' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 349.309 ; gain = 0.621 ; free physical = 105533 ; free virtual = 141516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6683) in function 'update_knn20' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6692) in function 'update_knn20' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6702) in function 'update_knn20' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn20' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn20' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn20' completely.
INFO: [XFORM 203-501] Unrolling loop 'INIT_2' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4507) in function 'update_knn20' completely.
INFO: [XFORM 203-501] Unrolling loop 'VOTE' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4524) in function 'update_knn20' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn18'.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn14' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6054) automatically.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105514 ; free virtual = 141498
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn16'... converting 9 basic blocks.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6035: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105493 ; free virtual = 141478
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105469 ; free virtual = 141456
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn15'... converting 9 basic blocks.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6676) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6677) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vote_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4502) in dimension 1 completely.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn9'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn13'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6048) in function 'update_knn14' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450) in function 'update_knn14' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6032) in function 'update_knn14' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6041) in function 'update_knn14' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6051) in function 'update_knn14' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn14' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454) in function 'update_knn14' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4465) in function 'update_knn14' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6073) in function 'update_knn14' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn17'.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.4 seconds; current allocated memory: 105.903 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105447 ; free virtual = 141434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn10' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6025) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6026) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105423 ; free virtual = 141411
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4813) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4814) in dimension 1 completely.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105418 ; free virtual = 141408
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn13'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn19'... converting 9 basic blocks.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn17'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn11'... converting 9 basic blocks.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.82 seconds; current allocated memory: 105.898 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 108.874 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i128.i128.i96.i32.i32' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4644:5) in function 'update_knn1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn8'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn6'... converting 9 basic blocks.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn15'.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 105342 ; free virtual = 141336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn12'.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 108.867 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105329 ; free virtual = 141326
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] Synthesizing 'update_knn4' ...
INFO: [HLS 200-42] -- Implementing module 'update_knn5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105328 ; free virtual = 141326
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn16'.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn15'.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5011) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5010).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5019) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5018).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5062) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5062) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5062) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5062) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5062) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5062) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5062) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 110.290 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn11'.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.99 seconds; current allocated memory: 108.605 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105288 ; free virtual = 141288
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [HLS 200-10] Synthesizing 'update_knn2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn14'... converting 9 basic blocks.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105282 ; free virtual = 141283
INFO: [HLS 200-111]  Elapsed time: 59.78 seconds; current allocated memory: 105.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105261 ; free virtual = 141266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn18' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105261 ; free virtual = 141266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105260 ; free virtual = 141266
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 111.454 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn12'.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5562) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5561).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5570) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5569).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105258 ; free virtual = 141265
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn11'.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5613) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5613) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5613) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5613) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5613) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5613) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5613) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 110.284 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn16'.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 111.574 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.34 seconds; current allocated memory: 106.258 MB.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn19'.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 108.872 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.72 seconds; current allocated memory: 105.763 MB.
INFO: [HLS 200-111]  Elapsed time: 60.69 seconds; current allocated memory: 105.773 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 111.447 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105193 ; free virtual = 141211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn13' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn20'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4526:2) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6748:3) in function 'update_knn20'... converting 43 basic blocks.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105181 ; free virtual = 141200
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn17' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 109.228 MB.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn6'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn8'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn14'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 108.735 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105156 ; free virtual = 141180
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 108.742 MB.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4567) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4566).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4575) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4574).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_11') to 'icmp' operation ('tmp_12') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4450:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4449:50) in function 'update_knn3'... converting 9 basic blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_11', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4622) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4622) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4622) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4622) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4622) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4622) (0 ns)
	'icmp' operation ('tmp_12', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4622) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 112.941 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 116.854 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn19'.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4901) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4900).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4909) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4908).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4952) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4952) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4952) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4952) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4952) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4952) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4952) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 110.291 MB.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105135 ; free virtual = 141166
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.59 seconds; current allocated memory: 105.901 MB.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn14'.
INFO: [HLS 200-111]  Elapsed time: 61.23 seconds; current allocated memory: 105.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105123 ; free virtual = 141156
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 105122 ; free virtual = 141157
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 114.043 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn6'.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4681) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4680).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4689) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4688).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 116.865 MB.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4732) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4732) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4732) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4732) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4732) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4732) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4732) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 110.642 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 111.454 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6445) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6444).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6453) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6452).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5231) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5230).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105090 ; free virtual = 141136
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn15' ...
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5239) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5238).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6496) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6496) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6496) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6496) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6496) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6496) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6496) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] Starting micro-architecture generation ...
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5282) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5282) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5282) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5282) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5282) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5282) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5282) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 110.149 MB.
INFO: [BIND 205-101] Binding ...
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 110.159 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 108.871 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 108.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 111.805 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 105071 ; free virtual = 141124
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn9' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.52 seconds; current allocated memory: 105.902 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 111.326 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 111.314 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 105050 ; free virtual = 141106
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn11' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [HLS 200-42] -- Implementing module 'update_knn17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5892) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5891).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5900) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5899).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 119.444 MB.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6335) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6334).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6343) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5943) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5943) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5943) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5943) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5943) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5943) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5943) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 110.287 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6386) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6386) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6386) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6386) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6386) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6386) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6386) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 110.288 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn20'.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 116.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 108.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 62.85 seconds; current allocated memory: 105.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn5/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn5/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn5_training_set_V_0' to 'update_knn5_trainbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn5_training_set_V_1' to 'update_knn5_traincud' due to the length limit 20
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn3'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...255 expression(s) balanced.
INFO: [HLS 200-111]  Elapsed time: 63.14 seconds; current allocated memory: 105.906 MB.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn5'.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 131.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 111.453 MB.
INFO: [BIND 205-101] Performing variable lifetime analysis.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 111.453 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 117.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 116.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn10' 
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn10/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn10/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn10' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn10_training_set_V_0' to 'update_knn10_traibkb' due to the length limit 20
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [SYN 201-210] Renamed object name 'update_knn10_training_set_V_1' to 'update_knn10_traicud' due to the length limit 20
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 108.871 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 104946 ; free virtual = 141035
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 104941 ; free virtual = 141031
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 116.732 MB.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6114) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6113).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6122) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6121).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn10'.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 131.661 MB.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn20'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6165) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6165) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6165) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6165) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6165) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6165) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6165) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 104927 ; free virtual = 141018
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn14' ...
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 110.288 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4448:4) in function 'update_knn3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 108.875 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 104901 ; free virtual = 141007
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn12' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 111.452 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 104886 ; free virtual = 140993
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn16' ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111]  Elapsed time: 64.36 seconds; current allocated memory: 105.904 MB.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5672) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5671).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5680) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5679).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5723) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5723) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5723) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5723) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5723) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5723) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5723) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 116.870 MB.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 110.288 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 116.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn1' 
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn1/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn1/Output_1_V_V' to 'ap_hs'.
INFO: [BIND 205-101] Binding ...
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn1_training_set_V_0' to 'update_knn1_trainbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn1_training_set_V_1' to 'update_knn1_traincud' due to the length limit 20
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn4/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn4/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn1'.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 134.101 MB.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn4_training_set_V_0' to 'update_knn4_trainbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn4_training_set_V_1' to 'update_knn4_traincud' due to the length limit 20
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 111.452 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn4'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 108.874 MB.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 131.666 MB.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [HLS 200-111]  Elapsed time: 65.15 seconds; current allocated memory: 105.906 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.19 seconds; current allocated memory: 105.899 MB.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5452) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5451).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5460) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5459).
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn2' 
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn2/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn2/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn2_training_set_V_0' to 'update_knn2_trainbkb' due to the length limit 20
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SYN 201-210] Renamed object name 'update_knn2_training_set_V_1' to 'update_knn2_traincud' due to the length limit 20
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 477.176 ; gain = 128.492 ; free physical = 104766 ; free virtual = 140899
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn19' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5503) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 110.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn7/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn7/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn7' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn7_training_set_V_0' to 'update_knn7_trainbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn7_training_set_V_1' to 'update_knn7_traincud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 116.869 MB.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn2'.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 132.017 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn18' 
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-101] Binding ...
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn18/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn18/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn18' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn18_training_set_V_0' to 'update_knn18_traibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn18_training_set_V_1' to 'update_knn18_traicud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn7'.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 131.536 MB.
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6003) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6002).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6011) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6010).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn18'.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 131.528 MB.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6054) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6054) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6054) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6054) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6054) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6054) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6054) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [RTMG 210-278] Implementing memory 'update_knn5_trainbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 110.290 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 104700 ; free virtual = 140853
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 477.180 ; gain = 128.492 ; free physical = 104690 ; free virtual = 140844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn6' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 108.875 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 540.887 ; gain = 192.207 ; free physical = 104678 ; free virtual = 140836
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn5.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn5.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn5.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 116.869 MB.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 108.869 MB.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 111.457 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.93 seconds; current allocated memory: 105.757 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 111.455 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn13/Input_1_V_V' to 'ap_hs'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn17' 
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn13/Output_1_V_V' to 'ap_hs'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn13' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn17/Input_1_V_V' to 'ap_hs'.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn17/Output_1_V_V' to 'ap_hs'.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn17' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn13_training_set_V_0' to 'update_knn13_traibkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn13_training_set_V_1' to 'update_knn13_traicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn17_training_set_V_0' to 'update_knn17_traibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn17_training_set_V_1' to 'update_knn17_traicud' due to the length limit 20
INFO: [RTMG 210-278] Implementing memory 'update_knn10_traibkb_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn13'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn17'.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 131.666 MB.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 131.667 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 104617 ; free virtual = 140786
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn10.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn10.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn10.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.65 seconds; current allocated memory: 105.897 MB.
INFO: [HLS 200-111]  Elapsed time: 66.43 seconds; current allocated memory: 105.906 MB.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 108.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [HLS 200-42] -- Implementing module 'update_knn16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [RTMG 210-278] Implementing memory 'update_knn1_trainbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn15' 
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn15/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn15/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn15' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn15_training_set_V_0' to 'update_knn15_traibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn15_training_set_V_1' to 'update_knn15_traicud' due to the length limit 20
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5782) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5781).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5790) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5789).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6224) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6223).
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6232) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6231).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5833) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5833) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5833) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5833) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5833) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5833) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5833) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 116.871 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6275) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6275) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6275) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6275) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6275) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6275) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6275) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 110.290 MB.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 110.287 MB.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn15'.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 131.666 MB.
INFO: [RTMG 210-278] Implementing memory 'update_knn4_trainbkb_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 104506 ; free virtual = 140701
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn1.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn1.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 108.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 108.875 MB.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 116.859 MB.
INFO: [BIND 205-101] Binding ...
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 540.887 ; gain = 192.207 ; free physical = 104470 ; free virtual = 140674
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn4.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn4.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn11/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn11/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn11' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [SYN 201-210] Renamed object name 'update_knn11_training_set_V_0' to 'update_knn11_traibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn11_training_set_V_1' to 'update_knn11_traicud' due to the length limit 20
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6555) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6554).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6563) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6562).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 104438 ; free virtual = 140647
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn3' ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6606) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6606) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6606) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6606) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6606) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6606) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6606) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 110.140 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 477.172 ; gain = 128.492 ; free physical = 104418 ; free virtual = 140626
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn20' ...
INFO: [RTMG 210-278] Implementing memory 'update_knn2_trainbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn11'.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 131.665 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [RTMG 210-278] Implementing memory 'update_knn7_trainbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 111.450 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 111.453 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 540.887 ; gain = 192.207 ; free physical = 104387 ; free virtual = 140601
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn2.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn2.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn2.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 111.302 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 104360 ; free virtual = 140578
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn7.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn7.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn7.
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.56 seconds; current allocated memory: 106.703 MB.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5121) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5120).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5129) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [SCHED 204-61] Pipelining function 'popcount'.
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5172) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5172) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5172) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5172) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5172) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5172) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5172) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 110.281 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [RTMG 210-278] Implementing memory 'update_knn18_traibkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.6 seconds; current allocated memory: 105.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5342) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5341).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5350) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5349).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'update_knn17_traibkb_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [RTMG 210-278] Implementing memory 'update_knn13_traibkb_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5393) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5393) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5393) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5393) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5393) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5393) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:5393) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 110.290 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 540.887 ; gain = 192.207 ; free physical = 104274 ; free virtual = 140511
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn18.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn18.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn18.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 111.447 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 109.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 104230 ; free virtual = 140471
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn17.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn17.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn17.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 104227 ; free virtual = 140468
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn13.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn13.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn13.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn9' 
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn9/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn14/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn9/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn14/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn14' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn9_training_set_V_0' to 'update_knn9_trainbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn14_training_set_V_0' to 'update_knn14_traibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn14_training_set_V_1' to 'update_knn14_traicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn9_training_set_V_1' to 'update_knn9_traincud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 116.720 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 111.457 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn14'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn9'.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 131.667 MB.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 131.671 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 108.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 116.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6663) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6662).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'INCREMENT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 116.867 MB.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6705) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6705) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6705) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6705) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6705) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6705) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6705) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 111.683 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 116.848 MB.
INFO: [RTMG 210-278] Implementing memory 'update_knn15_traibkb_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 104032 ; free virtual = 140299
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn15.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn15.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn15.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 113.537 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-42] -- Implementing module 'update_knn3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 116.857 MB.
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4791) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4790).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4799) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4798).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_2') to 'icmp' operation ('tmp_s') (combination delay: 4.52188 ns) to honor II or Latency constraint in region 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.80888ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('knn_set_0_load') on static variable 'knn_set_0' (0 ns)
	'icmp' operation ('tmp_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4842) (0.912 ns)
	'select' operation ('max_dist_0_0_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4842) (0.389 ns)
	'icmp' operation ('tmp_19_0_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4842) (0.944 ns)
	'select' operation ('max_dist_0_1_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4842) (0.389 ns)
	'icmp' operation ('tmp_19_0_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4842) (0.944 ns)
	'select' operation ('max_dist_0_2_max_dis', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4842) (0 ns)
	'icmp' operation ('tmp_s', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4842) (0.944 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [RTMG 210-278] Implementing memory 'update_knn11_traibkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 110.286 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn19' 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn19/Input_1_V_V' to 'ap_hs'.
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn19/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn19' to 'ap_ctrl_hs'.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [BIND 205-101] Binding ...
INFO: [SYN 201-210] Renamed object name 'update_knn19_training_set_V_0' to 'update_knn19_traibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn19_training_set_V_1' to 'update_knn19_traicud' due to the length limit 20
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 103926 ; free virtual = 140206
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn11.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn11.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn11.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn19'.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 131.515 MB.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn12/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn12/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn12' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn12_training_set_V_0' to 'update_knn12_traibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn12_training_set_V_1' to 'update_knn12_traicud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn12'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 131.668 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 111.453 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 119.111 MB.
INFO: [RTMG 210-278] Implementing memory 'update_knn9_trainbkb_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'update_knn14_traibkb_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn6/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn6/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn6' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn6_training_set_V_0' to 'update_knn6_trainbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn6_training_set_V_1' to 'update_knn6_traincud' due to the length limit 20
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn8/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn8/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn8' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn8_training_set_V_0' to 'update_knn8_trainbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn8_training_set_V_1' to 'update_knn8_traincud' due to the length limit 20
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn6'.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 131.660 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 540.887 ; gain = 192.207 ; free physical = 103734 ; free virtual = 140034
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn9.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn9.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn9.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn8'.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 131.668 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 103613 ; free virtual = 139914
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn14.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn14.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn14.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn16/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn16/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn16' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn16_training_set_V_0' to 'update_knn16_traibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn16_training_set_V_1' to 'update_knn16_traicud' due to the length limit 20
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn16'.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 131.664 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 116.854 MB.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn20/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn20/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn20' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn20_training_set_V_0' to 'update_knn20_traibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn20_training_set_V_1' to 'update_knn20_traicud' due to the length limit 20
INFO: [RTMG 210-278] Implementing memory 'update_knn19_traibkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn20_mux_32_32_1_1' to 'update_knn20_mux_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn20_mux_104_32_1_1' to 'update_knn20_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'update_knn20_mux_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'update_knn20_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn20'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 134.839 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 103354 ; free virtual = 139668
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn19.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn19.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn19.
INFO: [RTMG 210-278] Implementing memory 'update_knn12_traibkb_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 103335 ; free virtual = 139651
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn12.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn12.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn12.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'update_knn8_trainbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'update_knn6_trainbkb_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 102974 ; free virtual = 139300
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn6.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn6.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 102758 ; free virtual = 139084
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn8.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn8.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn8.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn3/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn3/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn3' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn3_training_set_V_0' to 'update_knn3_trainbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn3_training_set_V_1' to 'update_knn3_traincud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn3'.
INFO: [HLS 200-111]  Elapsed time: 3.09 seconds; current allocated memory: 131.664 MB.
INFO: [RTMG 210-278] Implementing memory 'update_knn16_traibkb_ram (RAM)' using block RAMs with power-on initialization.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 102418 ; free virtual = 138750
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn16.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn16.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn16.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'update_knn20_traibkb_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
WARNING: [HLS 200-433] Loop - STORE_LOCAL has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 540.887 ; gain = 192.207 ; free physical = 102180 ; free virtual = 138513
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn20.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn20.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn20.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [RTMG 210-278] Implementing memory 'update_knn3_trainbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 540.887 ; gain = 192.207 ; free physical = 101432 ; free virtual = 137768
INFO: [SYSC 207-301] Generating SystemC RTL for update_knn3.
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn3.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn3.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:51 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:51 2021...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [HLS 200-112] Total elapsed time: 82.41 seconds; peak allocated memory: 131.667 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:52 2021...
INFO: [HLS 200-112] Total elapsed time: 82.35 seconds; peak allocated memory: 131.661 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:52 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:52 2021...
INFO: [HLS 200-112] Total elapsed time: 82.41 seconds; peak allocated memory: 131.666 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:52 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:52 2021...
INFO: [HLS 200-112] Total elapsed time: 82.97 seconds; peak allocated memory: 132.017 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:52 2021...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:52 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [HLS 200-112] Total elapsed time: 83.52 seconds; peak allocated memory: 134.101 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:53 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:53 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [HLS 200-112] Total elapsed time: 83.76 seconds; peak allocated memory: 131.667 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:53 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:53 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [HLS 200-112] Total elapsed time: 84.34 seconds; peak allocated memory: 131.528 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:53 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:53 2021...
INFO: [HLS 200-112] Total elapsed time: 84.5 seconds; peak allocated memory: 131.536 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:54 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:54 2021...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [HLS 200-112] Total elapsed time: 84.71 seconds; peak allocated memory: 131.666 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:54 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:54 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [HLS 200-112] Total elapsed time: 84.88 seconds; peak allocated memory: 131.665 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:54 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:55 2021...
INFO: [HLS 200-112] Total elapsed time: 86.5 seconds; peak allocated memory: 131.666 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:56 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:57 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [HLS 200-112] Total elapsed time: 87.63 seconds; peak allocated memory: 131.671 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:57 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:57 2021...
INFO: [HLS 200-112] Total elapsed time: 87.94 seconds; peak allocated memory: 131.668 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:57 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:57 2021...
INFO: [HLS 200-112] Total elapsed time: 88.01 seconds; peak allocated memory: 131.515 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:57 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:58 2021...
INFO: [HLS 200-112] Total elapsed time: 88.65 seconds; peak allocated memory: 131.667 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:58 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:58 2021...
INFO: [HLS 200-112] Total elapsed time: 89.36 seconds; peak allocated memory: 131.660 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:59 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:08:59 2021...
INFO: [HLS 200-112] Total elapsed time: 89.31 seconds; peak allocated memory: 131.668 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:08:59 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:09:00 2021...
INFO: [HLS 200-112] Total elapsed time: 91.08 seconds; peak allocated memory: 131.664 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:09:00 2021...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:09:00 2021...
INFO: [HLS 200-112] Total elapsed time: 91.37 seconds; peak allocated memory: 134.839 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:09:00 2021...
cd workspace/F003_syn_dg_reg && ./main.sh
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
/tmp/direct_wires/workspace/F003_syn_dg_reg
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:09:02 2021...
INFO: [HLS 200-112] Total elapsed time: 93.07 seconds; peak allocated memory: 131.664 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:09:02 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn4.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1100.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn6.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1100 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn16.log "a"]
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# set dir "../../F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn7.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1544 
Command: synth_design -top pe_empty1100 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1590 
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1591 
INFO: Helper process launched with PID 1593 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0101.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn5.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0101 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn10.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn20.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty0101 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1722 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1011.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn13.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: Launching helper process for spawning children vivado processes
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1740 
INFO: Helper process launched with PID 1739 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1010.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn12.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1010 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
Command: synth_design -top pe_empty1010 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1852 

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1893 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn3.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1121.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn1.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1121 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn2.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1121 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1940 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1962 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2012 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn8.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2079 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn18.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2125 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn11.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn9.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2190 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn17.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1011.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn14.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2234 
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0101.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn19.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0101 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: synth_design -top pe_empty0101 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: Launching helper process for spawning children vivado processes
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Helper process launched with PID 2279 
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2290 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2365 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.062 ; gain = 90.000 ; free physical = 100354 ; free virtual = 136694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.074 ; gain = 90.000 ; free physical = 100223 ; free virtual = 136563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 100215 ; free virtual = 136555
---------------------------------------------------------------------------------
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0011.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_update_knn15.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.070 ; gain = 90.000 ; free physical = 100222 ; free virtual = 136562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Command: synth_design -top pe_empty0011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 100206 ; free virtual = 136546
---------------------------------------------------------------------------------
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2418 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 100037 ; free virtual = 136377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.062 ; gain = 90.000 ; free physical = 99966 ; free virtual = 136306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.070 ; gain = 90.000 ; free physical = 99901 ; free virtual = 136241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.062 ; gain = 90.000 ; free physical = 99881 ; free virtual = 136221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.070 ; gain = 90.000 ; free physical = 99853 ; free virtual = 136194
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty1010' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y6/pe_empty1010.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn12' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:65]
INFO: [Synth 8-6157] synthesizing module 'update_knn12_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12_traibkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn12_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12_traibkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12_traibkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn12_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12_traibkb.v:25]
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty1100' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y0/pe_empty1100.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 99702 ; free virtual = 136042
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'update_knn12_traibkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12_traibkb.v:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'update_knn12_traibkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12_traibkb.v:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/popcount.v:10]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y5/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 68 - type: integer 
	Parameter WEST_WIDTH bound to: 260 - type: integer 
	Parameter NORTH_WIDTH bound to: 260 - type: integer 
	Parameter SOUTH_WIDTH bound to: 166 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1011' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y6/pe_empty1011.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 164 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 66 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/popcount.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y2/pe_empty0111.v:1]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter EAST_WIDTH bound to: 162 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 324 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
	Parameter VALDATA bound to: 1'b1 
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 99674 ; free virtual = 136014
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]

WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn6' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:12]
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter EN_UF bound to: 1'b1 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter EN_PE bound to: 1'b1 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter EN_RDC bound to: 1'b1 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter EN_AE bound to: 1'b0 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:65]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1614]
INFO: [Synth 8-6157] synthesizing module 'update_knn6_trainbkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6_trainbkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1618]
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1622]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn6_trainbkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6_trainbkb.v:9]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1626]
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1630]
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEM_SIZE bound to: 450 - type: integer 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1634]
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6_trainbkb.v:22]
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1638]
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1640]
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1646]
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1648]
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1650]
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1652]
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1656]
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1666]
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1674]
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1676]
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1678]
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1692]
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1698]
INFO: [Synth 8-3876] $readmem data file './update_knn6_trainbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6_trainbkb.v:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1712]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1782]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn16' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:65]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn16_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16_traibkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn16_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16_traibkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16_traibkb.v:22]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file './update_knn16_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16_traibkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'update_knn6_trainbkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6_trainbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6155] done synthesizing module 'update_knn6_trainbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6_trainbkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'update_knn16_traibkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16_traibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn16_traibkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16_traibkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn13' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:65]
INFO: [Synth 8-6157] synthesizing module 'update_knn13_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13_traibkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn13_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13_traibkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13_traibkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn13_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13_traibkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn3' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:65]
INFO: [Synth 8-6157] synthesizing module 'update_knn3_trainbkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3_trainbkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn3_trainbkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3_trainbkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3_trainbkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn3_trainbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3_trainbkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'update_knn13_traibkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13_traibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn13_traibkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13_traibkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'update_knn3_trainbkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3_trainbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn3_trainbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3_trainbkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/popcount.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1782]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'update_knn12' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1010' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y6/pe_empty1010.v:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1782]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/popcount.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1782]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/popcount.v:10]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[48] driven by constant 0
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1576]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[41] driven by constant 0
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1594]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[36] driven by constant 0
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1608]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[32] driven by constant 0
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1610]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_south[31] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1634]
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn12_traibkb has unconnected port reset
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1638]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1640]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1646]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1648]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1650]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1652]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1656]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1666]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1674]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1676]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1678]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1692]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1694]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1696]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1698]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1700]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1704]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1708]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1712]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1782]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'update_knn6' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1100' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y0/pe_empty1100.v:1]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y2/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 162 - type: integer 
	Parameter NORTH_WIDTH bound to: 424 - type: integer 
	Parameter SOUTH_WIDTH bound to: 324 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'update_knn16' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:12]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y5/pe_empty1111.v:1]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
---------------------------------------------------------------------------------
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.062 ; gain = 90.000 ; free physical = 99546 ; free virtual = 135890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99553 ; free virtual = 135894
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
---------------------------------------------------------------------------------INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]

INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'update_knn13' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:12]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1011' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y6/pe_empty1011.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.062 ; gain = 90.000 ; free physical = 99571 ; free virtual = 135912
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[107] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn6_trainbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[30] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[29] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[0] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[259] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[258] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[257] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[256] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[255] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[254] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[253] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[252] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[251] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[250] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[249] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[248] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[247] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[246] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[245] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[244] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[243] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[242] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[241] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[240] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[239] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[238] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[237] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[236] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[235] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[234] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[233] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[232] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[231] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[230] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[229] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[228] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'update_knn3' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:12]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0111' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y2/pe_empty0111.v:1]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn8' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:65]
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn16_traibkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
INFO: [Synth 8-6157] synthesizing module 'update_knn8_trainbkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8_trainbkb.v:49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
	Parameter DataWidth bound to: 256 - type: integer 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
	Parameter AddressRange bound to: 450 - type: integer 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
	Parameter AddressWidth bound to: 9 - type: integer 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
INFO: [Synth 8-6157] synthesizing module 'update_knn8_trainbkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8_trainbkb.v:9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
	Parameter DWIDTH bound to: 256 - type: integer 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
	Parameter AWIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
	Parameter MEM_SIZE bound to: 450 - type: integer 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8_trainbkb.v:22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './update_knn8_trainbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8_trainbkb.v:25]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y3/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 131 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 167 - type: integer 
	Parameter SOUTH_WIDTH bound to: 324 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 99636 ; free virtual = 135980
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
---------------------------------------------------------------------------------	Parameter WAKEUP_TIME bound to: 0 - type: integer 

	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn13_traibkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
INFO: [Synth 8-6155] done synthesizing module 'update_knn8_trainbkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8_trainbkb.v:9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
INFO: [Synth 8-6155] done synthesizing module 'update_knn8_trainbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8_trainbkb.v:49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/popcount.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[155] driven by constant 0
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[134] driven by constant 0
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.699 ; gain = 142.625 ; free physical = 99670 ; free virtual = 136019
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[128] driven by constant 0
---------------------------------------------------------------------------------WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[127] driven by constant 0

WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[99] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[62] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn3_trainbkb has unconnected port reset
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99660 ; free virtual = 136005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 99658 ; free virtual = 136004
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn2' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:65]
INFO: [Synth 8-6157] synthesizing module 'update_knn2_trainbkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2_trainbkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn2_trainbkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2_trainbkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2_trainbkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn2_trainbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2_trainbkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/popcount.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 99652 ; free virtual = 135997
---------------------------------------------------------------------------------
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1782]
INFO: [Synth 8-6155] done synthesizing module 'update_knn2_trainbkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2_trainbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn2_trainbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2_trainbkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/popcount.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99648 ; free virtual = 135991
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y4/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 294 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/popcount.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1782]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99593 ; free virtual = 135941
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99594 ; free virtual = 135941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'update_knn8' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y2/pe_empty1110.v:1]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn10' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:65]
INFO: [Synth 8-6157] synthesizing module 'update_knn10_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10_traibkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn10_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10_traibkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10_traibkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn10_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10_traibkb.v:25]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6155] done synthesizing module 'update_knn10_traibkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10_traibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn10_traibkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10_traibkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/popcount.v:10]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[142] driven by constant 0

Report Check Netlist: 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[141] driven by constant 0
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[140] driven by constant 0
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn8_trainbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'update_knn2' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y3/pe_empty1111.v:1]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.699 ; gain = 142.625 ; free physical = 99573 ; free virtual = 135918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.699 ; gain = 142.625 ; free physical = 99573 ; free virtual = 135918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99562 ; free virtual = 135908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99563 ; free virtual = 135909
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/popcount.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1782]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 99560 ; free virtual = 135908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 99560 ; free virtual = 135908
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[31] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99564 ; free virtual = 135910
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn2_trainbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99546 ; free virtual = 135893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99546 ; free virtual = 135893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.070 ; gain = 90.000 ; free physical = 99541 ; free virtual = 135888
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'update_knn10' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y4/pe_empty1110.v:1]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y4/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 68 - type: integer 
	Parameter WEST_WIDTH bound to: 132 - type: integer 
	Parameter NORTH_WIDTH bound to: 166 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99484 ; free virtual = 135833
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y1/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 324 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[39] driven by constant 0
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[38] driven by constant 0
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[37] driven by constant 0
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[36] driven by constant 0
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[35] driven by constant 0
	Parameter ECC_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[34] driven by constant 0
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[33] driven by constant 0
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[32] driven by constant 0
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[31] driven by constant 0
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[30] driven by constant 0
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn10_traibkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn20' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:12]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_state13 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_state17 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_state18 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_state19 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_state20 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_state21 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_state22 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 20'b10000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:68]
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y1/pe_empty0111.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-6157] synthesizing module 'update_knn20_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20_traibkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn20_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20_traibkb.v:9]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20_traibkb.v:22]
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file './update_knn20_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20_traibkb.v:25]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'pe_empty0101' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y0/pe_empty0101.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'update_knn20_traibkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20_traibkb.v:9]
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'update_knn20_traibkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20_traibkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/popcount.v:10]
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 99438 ; free virtual = 135787
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
---------------------------------------------------------------------------------	Parameter WRITE_MODE_A bound to: 2 - type: integer 

	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 99412 ; free virtual = 135760
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y5/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 134 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter RST_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn7' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:65]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-6157] synthesizing module 'update_knn20_mux_dEe' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20_mux_dEe.v:11]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn7_trainbkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7_trainbkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6157] synthesizing module 'update_knn7_trainbkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7_trainbkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7_trainbkb.v:22]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'update_knn20_mux_dEe' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20_mux_dEe.v:11]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'update_knn20_mux_eOg' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20_mux_eOg.v:11]
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99375 ; free virtual = 135724
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
---------------------------------------------------------------------------------
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
---------------------------------------------------------------------------------
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99373 ; free virtual = 135722
INFO: [Synth 8-3876] $readmem data file './update_knn7_trainbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7_trainbkb.v:25]
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn5' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:65]
INFO: [Synth 8-6155] done synthesizing module 'update_knn20_mux_eOg' (12#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20_mux_eOg.v:11]
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'update_knn5_trainbkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5_trainbkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn5_trainbkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5_trainbkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5_trainbkb.v:22]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file './update_knn5_trainbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5_trainbkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 99359 ; free virtual = 135707
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1925]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1943]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1951]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1955]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1959]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1963]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1965]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1967]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1969]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1973]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1975]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1979]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1981]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1983]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1985]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1987]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1991]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1993]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1999]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2001]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2003]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2005]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2007]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2009]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2011]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2013]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2015]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2017]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2019]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2021]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2023]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2043]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2045]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2047]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2211]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2237]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2331]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2335]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2337]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2339]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2341]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2345]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:2347]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn4' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:65]
INFO: [Synth 8-6157] synthesizing module 'update_knn4_trainbkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4_trainbkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'update_knn4_trainbkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4_trainbkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4_trainbkb.v:22]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'update_knn5_trainbkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5_trainbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-3876] $readmem data file './update_knn4_trainbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4_trainbkb.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6155] done synthesizing module 'update_knn5_trainbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5_trainbkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/popcount.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'update_knn7_trainbkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7_trainbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn11' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'update_knn7_trainbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7_trainbkb.v:49]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:65]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/popcount.v:10]
INFO: [Synth 8-6157] synthesizing module 'update_knn11_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11_traibkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn11_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11_traibkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11_traibkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn11_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11_traibkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'update_knn11_traibkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11_traibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn11_traibkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11_traibkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'update_knn4_trainbkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4_trainbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn4_trainbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4_trainbkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/popcount.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1782]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/popcount.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1608]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1121' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y3/pe_empty1121.v:1]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/popcount.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1610]
	Parameter AXIS_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1612]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 34 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1614]
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1630]
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1634]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1638]
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1782]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'update_knn20' (13#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:12]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (14#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y4/pe_empty1111.v:1]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1782]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/popcount.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1576]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1594]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1608]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1610]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1650]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1652]
---------------------------------------------------------------------------------
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1674]
---------------------------------------------------------------------------------
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1692]
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 99190 ; free virtual = 135536
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1696]
---------------------------------------------------------------------------------
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1698]
---------------------------------------------------------------------------------
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1708]
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 99191 ; free virtual = 135537
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1712]
---------------------------------------------------------------------------------
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1782]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'update_knn5' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0101' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y0/pe_empty0101.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
---------------------------------------------------------------------------------
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99199 ; free virtual = 135545
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[58] driven by constant 0
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[57] driven by constant 0
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[43] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[38] driven by constant 0
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99198 ; free virtual = 135544
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[27] driven by constant 0
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[0] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[100] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn1' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state15 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state19 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state20 bound to: 13'b1000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:62]
INFO: [Synth 8-6157] synthesizing module 'update_knn1_trainbkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1_trainbkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn1_trainbkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1_trainbkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1_trainbkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn1_trainbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1_trainbkb.v:25]
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn20_traibkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'update_knn1_trainbkb_ram' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1_trainbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn1_trainbkb' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1_trainbkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'update_knn11' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y5/pe_empty1110.v:1]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[31] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn5_trainbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1349.691 ; gain = 146.625 ; free physical = 99212 ; free virtual = 135562
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[34] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99226 ; free virtual = 135574
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn11_traibkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'popcount' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'update_knn7' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y1/pe_empty1110.v:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1692]
INFO: [Synth 8-6155] done synthesizing module 'update_knn4' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0111' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y1/pe_empty0111.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99197 ; free virtual = 135548
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y5/pe_empty0111.v:1]
	Parameter EAST_WIDTH bound to: 260 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 34 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y3/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 131 - type: integer 
	Parameter NORTH_WIDTH bound to: 294 - type: integer 
	Parameter SOUTH_WIDTH bound to: 424 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6157] synthesizing module 'pe_empty0101' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y3/pe_empty0101.v:1]
	Parameter EAST_WIDTH bound to: 34 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[61] driven by constant 0
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[60] driven by constant 0
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[59] driven by constant 0
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[58] driven by constant 0
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[57] driven by constant 0
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[56] driven by constant 0
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[55] driven by constant 0
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[54] driven by constant 0
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[53] driven by constant 0
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn7_trainbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[116] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[114] driven by constant 0
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[99] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[86] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[84] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[83] driven by constant 0
	Parameter RST_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[73] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[71] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[69] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[68] driven by constant 0
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[45] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[43] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[42] driven by constant 0
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn4_trainbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn9' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:65]
INFO: [Synth 8-6157] synthesizing module 'update_knn9_trainbkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9_trainbkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn9_trainbkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9_trainbkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9_trainbkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn9_trainbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9_trainbkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn17' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:65]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn17_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17_traibkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn17_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17_traibkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17_traibkb.v:22]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-3876] $readmem data file './update_knn17_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17_traibkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'update_knn1' (12#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'update_knn9_trainbkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9_trainbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn9_trainbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9_trainbkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/popcount.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1121' (13#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y3/pe_empty1121.v:1]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6155] done synthesizing module 'update_knn17_traibkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17_traibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn17_traibkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17_traibkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn19' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:65]
INFO: [Synth 8-6157] synthesizing module 'update_knn19_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19_traibkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn19_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19_traibkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19_traibkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn19_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19_traibkb.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 99218 ; free virtual = 135570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1349.691 ; gain = 146.625 ; free physical = 99217 ; free virtual = 135569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1349.691 ; gain = 146.625 ; free physical = 99217 ; free virtual = 135569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99216 ; free virtual = 135568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99213 ; free virtual = 135565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99210 ; free virtual = 135559
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/popcount.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1782]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/popcount.v:10]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6155] done synthesizing module 'update_knn19_traibkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19_traibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn19_traibkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19_traibkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/popcount.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1782]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 99198 ; free virtual = 135547
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[0] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[65] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn1_trainbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99210 ; free virtual = 135559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99209 ; free virtual = 135558
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6155] done synthesizing module 'update_knn9' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y3/pe_empty1110.v:1]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'update_knn17' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0111' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y5/pe_empty0111.v:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1782]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99118 ; free virtual = 135471
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty1011' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y6/pe_empty1011.v:1]
	Parameter EAST_WIDTH bound to: 164 - type: integer 
	Parameter WEST_WIDTH bound to: 164 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 260 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[130] driven by constant 0
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
	Parameter RD_LATENCY bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
	Parameter EN_OF bound to: 1'b1 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
	Parameter EN_PF bound to: 1'b1 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
	Parameter EN_WDC bound to: 1'b1 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
	Parameter EN_UF bound to: 1'b1 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
	Parameter EN_PE bound to: 1'b1 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
	Parameter EN_RDC bound to: 1'b1 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
	Parameter EN_AE bound to: 1'b0 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[31] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[259] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[258] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[257] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[256] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[255] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[254] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[253] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[252] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[251] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[250] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[249] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[248] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[247] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[246] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[245] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[244] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[243] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[242] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[241] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[240] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[239] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[238] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[237] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[236] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[235] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[234] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[233] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[232] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[231] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[230] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[229] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[228] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[227] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[226] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[225] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[224] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[223] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[222] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[221] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[220] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[219] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[218] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[217] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[216] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[215] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[214] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[213] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[212] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[211] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[210] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[209] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[208] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[207] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[206] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[205] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[204] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[203] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[202] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[201] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[200] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[199] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[198] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[197] driven by constant 0
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[196] driven by constant 0
WARNING: [Synth 8-3331] design update_knn9_trainbkb has unconnected port reset
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[195] driven by constant 0
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[194] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[193] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[192] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[191] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[190] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[189] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[188] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[187] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[186] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[185] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[184] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[183] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[182] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[181] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[180] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[179] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[178] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[177] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[176] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[175] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[174] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[173] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[172] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[171] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[170] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[169] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[168] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[167] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[166] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[165] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[164] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[163] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[162] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[161] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[160] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn17_traibkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 99118 ; free virtual = 135475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 99118 ; free virtual = 135474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 99114 ; free virtual = 135469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 99099 ; free virtual = 135452
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y4/pe_empty0111.v:1]
	Parameter EAST_WIDTH bound to: 132 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn14' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:65]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn14_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14_traibkb.v:49]
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn14_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14_traibkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14_traibkb.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-3876] $readmem data file './update_knn14_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14_traibkb.v:25]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'update_knn19' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0101' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y3/pe_empty0101.v:1]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'update_knn14_traibkb_ram' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14_traibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'update_knn14_traibkb' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14_traibkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn18' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:12]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:65]
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99002 ; free virtual = 135357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 99001 ; free virtual = 135355
INFO: [Synth 8-6157] synthesizing module 'update_knn18_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18_traibkb.v:49]
---------------------------------------------------------------------------------
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn18_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18_traibkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18_traibkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn18_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18_traibkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'update_knn18_traibkb_ram' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18_traibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn18_traibkb' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18_traibkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/popcount.v:10]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1782]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[0] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[130] driven by constant 0
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn19_traibkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6155] done synthesizing module 'popcount' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/popcount.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1782]
INFO: [Synth 8-6155] done synthesizing module 'update_knn14' (12#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1011' (13#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y6/pe_empty1011.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 98886 ; free virtual = 135239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 98883 ; free virtual = 135236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 98884 ; free virtual = 135236
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[64] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn14_traibkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'update_knn18' (12#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0111' (13#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y4/pe_empty0111.v:1]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 98880 ; free virtual = 135234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.695 ; gain = 142.625 ; free physical = 98882 ; free virtual = 135237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 98885 ; free virtual = 135241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 98880 ; free virtual = 135237
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[67] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn18_traibkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty0011' [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y6/pe_empty0011.v:1]
	Parameter EAST_WIDTH bound to: 164 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 34 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.691 ; gain = 143.625 ; free physical = 98842 ; free virtual = 135199
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]

WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.691 ; gain = 143.625 ; free physical = 98819 ; free virtual = 135172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_knn15' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
	Parameter ap_const_lv128_lc_1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:65]
INFO: [Synth 8-6157] synthesizing module 'update_knn15_traibkb' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15_traibkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_knn15_traibkb_ram' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15_traibkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15_traibkb.v:22]
INFO: [Synth 8-3876] $readmem data file './update_knn15_traibkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15_traibkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'update_knn15_traibkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15_traibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'update_knn15_traibkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15_traibkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/popcount.v:10]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6155] done synthesizing module 'popcount' (10#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/popcount.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1782]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 98694 ; free virtual = 135048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.688 ; gain = 142.625 ; free physical = 98694 ; free virtual = 135047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6155] done synthesizing module 'update_knn15' (11#1) [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0011' (12#1) [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y6/pe_empty0011.v:1]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1346.691 ; gain = 143.625 ; free physical = 98612 ; free virtual = 134965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1346.691 ; gain = 143.625 ; free physical = 98611 ; free virtual = 134964
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_south[0] driven by constant 0
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design update_knn15_traibkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.691 ; gain = 143.625 ; free physical = 98563 ; free virtual = 134920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.691 ; gain = 143.625 ; free physical = 98563 ; free virtual = 134919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 98538 ; free virtual = 134892
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 98285 ; free virtual = 134638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.691 ; gain = 142.625 ; free physical = 98284 ; free virtual = 134637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-570] Preparing netlist for logic optimization
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1100_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1100_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.

Processing XDC Constraints
Initializing timing engine
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.801 ; gain = 0.000 ; free physical = 87603 ; free virtual = 123957
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1011_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1011_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-570] Preparing netlist for logic optimization
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.797 ; gain = 0.000 ; free physical = 87744 ; free virtual = 124097

Processing XDC Constraints
Initializing timing engine
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.785 ; gain = 0.000 ; free physical = 87738 ; free virtual = 124092
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2284.789 ; gain = 0.000 ; free physical = 87733 ; free virtual = 124087

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0101_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0101_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.793 ; gain = 0.000 ; free physical = 87213 ; free virtual = 123566
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2284.797 ; gain = 0.000 ; free physical = 87143 ; free virtual = 123496
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.789 ; gain = 0.000 ; free physical = 87318 ; free virtual = 123672
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.793 ; gain = 0.000 ; free physical = 87346 ; free virtual = 123700
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2283.801 ; gain = 1080.727 ; free physical = 87405 ; free virtual = 123760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2283.801 ; gain = 1080.727 ; free physical = 87405 ; free virtual = 123760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2283.801 ; gain = 1080.727 ; free physical = 87389 ; free virtual = 123743
---------------------------------------------------------------------------------
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.785 ; gain = 0.000 ; free physical = 87316 ; free virtual = 123673
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1431_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn6_prj/update_knn6/syn/verilog/update_knn6.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2284.797 ; gain = 1081.727 ; free physical = 86829 ; free virtual = 123194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2284.797 ; gain = 1081.727 ; free physical = 86815 ; free virtual = 123180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2284.797 ; gain = 1081.727 ; free physical = 86767 ; free virtual = 123135
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1184_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1624" won't be mapped to Block RAM because address size (1) smaller than threshold (5)

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 86088 ; free virtual = 122444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 86073 ; free virtual = 122429
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 86027 ; free virtual = 122382
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1433_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn13_prj/update_knn13/syn/verilog/update_knn13.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2283.801 ; gain = 1080.727 ; free physical = 85872 ; free virtual = 122231
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1186_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1626" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1121_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1121_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn6_trainbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2284.789 ; gain = 1081.719 ; free physical = 85821 ; free virtual = 122180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2284.789 ; gain = 1081.719 ; free physical = 85812 ; free virtual = 122172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Applied set_property DONT_TOUCH = true for stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2284.789 ; gain = 1081.719 ; free physical = 85769 ; free virtual = 122129
---------------------------------------------------------------------------------
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.781 ; gain = 0.000 ; free physical = 85790 ; free virtual = 122152
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


Processing XDC Constraints
Initializing timing engine
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.777 ; gain = 0.000 ; free physical = 85885 ; free virtual = 122248
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1433_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/syn/verilog/update_knn16.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2284.797 ; gain = 1081.727 ; free physical = 86100 ; free virtual = 122460
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1433_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn10_prj/update_knn10/syn/verilog/update_knn10.v:993]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn13_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1186_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1626" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1186_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1626" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 86102 ; free virtual = 122466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 86102 ; free virtual = 122465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 86084 ; free virtual = 122447
---------------------------------------------------------------------------------
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2284.789 ; gain = 1081.719 ; free physical = 86029 ; free virtual = 122397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn10_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.785 ; gain = 0.000 ; free physical = 85946 ; free virtual = 122314
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 85977 ; free virtual = 122345
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn16_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:909]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1431_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn5_prj/update_knn5/syn/verilog/update_knn5.v:993]
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85857 ; free virtual = 122230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85853 ; free virtual = 122226
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\knn_set_0_reg[10] )
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[30] )
Applied set_property DONT_TOUCH = true for stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\min_distance_list_0_3_reg_1617_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn6_inst/pos_2_reg_1624_reg[3]' (FDE) to 'update_knn6_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn6_inst/pos_2_reg_1624_reg[5]' (FDE) to 'update_knn6_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\pos_2_reg_1624_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\pos_2_reg_1624_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn6_inst/pos_2_reg_1624_reg[1]' (FDE) to 'update_knn6_inst/tmp_23_reg_1631_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn6_inst/tmp_23_reg_1631_reg[4]' (FDE) to 'update_knn6_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn6_inst/tmp_23_reg_1631_reg[3]' (FDE) to 'update_knn6_inst/tmp_23_reg_1631_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn6_inst/\tmp_23_reg_1631_reg[1] )
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85834 ; free virtual = 122207
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1184_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1624" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[4]) is unused and will be removed from module update_knn6.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[2]) is unused and will be removed from module update_knn6.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1631_reg[1]) is unused and will be removed from module update_knn6.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1433_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn17_prj/update_knn17/syn/verilog/update_knn17.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2285.785 ; gain = 1082.719 ; free physical = 86095 ; free virtual = 122468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2285.785 ; gain = 1082.719 ; free physical = 86095 ; free virtual = 122468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2285.785 ; gain = 1082.719 ; free physical = 86100 ; free virtual = 122473
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[19] )
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[20] )
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[21] )
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[22] )
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[23] )
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[24] )
INFO: [Synth 8-5544] ROM "pos_fu_1186_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1626" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\min_distance_list_0_3_reg_1619_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn13_inst/pos_2_reg_1626_reg[3]' (FDE) to 'update_knn13_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn13_inst/pos_2_reg_1626_reg[5]' (FDE) to 'update_knn13_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\pos_2_reg_1626_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\pos_2_reg_1626_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn13_inst/pos_2_reg_1626_reg[1]' (FDE) to 'update_knn13_inst/tmp_23_reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn13_inst/tmp_23_reg_1633_reg[4]' (FDE) to 'update_knn13_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn13_inst/tmp_23_reg_1633_reg[3]' (FDE) to 'update_knn13_inst/tmp_23_reg_1633_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn13_inst/\tmp_23_reg_1633_reg[1] )
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 86070 ; free virtual = 122444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 86067 ; free virtual = 122442
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 86057 ; free virtual = 122432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 86053 ; free virtual = 122431
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[4]) is unused and will be removed from module update_knn13.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[2]) is unused and will be removed from module update_knn13.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1633_reg[1]) is unused and will be removed from module update_knn13.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:909]
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1433_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn18_prj/update_knn18/syn/verilog/update_knn18.v:993]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn5_trainbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 86046 ; free virtual = 122425
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1186_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1626" won't be mapped to Block RAM because address size (1) smaller than threshold (5)

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:883]
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:884]
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:885]
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:886]
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:887]
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:894]
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:895]
Detailed RTL Component Info : 
+---Adders : 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:896]
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:897]
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:898]
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:905]
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:906]
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:907]
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:908]
Module update_knn17_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:909]
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1558]
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1566]
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn17 
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1602]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1564]
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:1560]
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:887]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:894]
Start Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:895]
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:896]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:897]
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:908]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:909]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1431_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn2_prj/update_knn2/syn/verilog/update_knn2.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 2284.797 ; gain = 1081.727 ; free physical = 86046 ; free virtual = 122429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 2284.797 ; gain = 1081.727 ; free physical = 86046 ; free virtual = 122429
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 2284.797 ; gain = 1081.727 ; free physical = 86047 ; free virtual = 122429
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\min_distance_list_0_3_reg_1619_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn10_inst/pos_2_reg_1626_reg[3]' (FDE) to 'update_knn10_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn10_inst/pos_2_reg_1626_reg[5]' (FDE) to 'update_knn10_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\pos_2_reg_1626_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\pos_2_reg_1626_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn10_inst/pos_2_reg_1626_reg[1]' (FDE) to 'update_knn10_inst/tmp_23_reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn10_inst/tmp_23_reg_1633_reg[4]' (FDE) to 'update_knn10_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn10_inst/tmp_23_reg_1633_reg[3]' (FDE) to 'update_knn10_inst/tmp_23_reg_1633_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn10_inst/\tmp_23_reg_1633_reg[1] )
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1184_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1624" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[4]) is unused and will be removed from module update_knn10.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[2]) is unused and will be removed from module update_knn10.
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1633_reg[1]) is unused and will be removed from module update_knn10.
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2285.785 ; gain = 1082.719 ; free physical = 85985 ; free virtual = 122371
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2283.781 ; gain = 1080.719 ; free physical = 85994 ; free virtual = 122378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2283.781 ; gain = 1080.719 ; free physical = 85995 ; free virtual = 122380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2283.781 ; gain = 1080.719 ; free physical = 85983 ; free virtual = 122369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 50    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn18_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 85982 ; free virtual = 122372
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:909]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn2_trainbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1433_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn7_prj/update_knn7/syn/verilog/update_knn7.v:993]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1186_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1626" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:909]
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1431_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn11_prj/update_knn11/syn/verilog/update_knn11.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1184_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1624" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Processing XDC Constraints
Initializing timing engine
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\knn_set_0_reg[10] )
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\min_distance_list_0_3_reg_1619_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn16_inst/pos_2_reg_1626_reg[3]' (FDE) to 'update_knn16_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn16_inst/pos_2_reg_1626_reg[5]' (FDE) to 'update_knn16_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\pos_2_reg_1626_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\pos_2_reg_1626_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn16_inst/pos_2_reg_1626_reg[1]' (FDE) to 'update_knn16_inst/tmp_23_reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn16_inst/tmp_23_reg_1633_reg[4]' (FDE) to 'update_knn16_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn16_inst/tmp_23_reg_1633_reg[3]' (FDE) to 'update_knn16_inst/tmp_23_reg_1633_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn16_inst/\tmp_23_reg_1633_reg[1] )
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2283.781 ; gain = 1080.719 ; free physical = 85720 ; free virtual = 122111
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
Hierarchical RTL Component report 
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
Module xpm_memory_base 
Detailed RTL Component Info : 
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
+---Registers : 
	              128 Bit    Registers := 1     
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn11_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 2284.797 ; gain = 1081.727 ; free physical = 85728 ; free virtual = 122122
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[30] )
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\min_distance_list_0_3_reg_1619_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn17_inst/pos_2_reg_1626_reg[3]' (FDE) to 'update_knn17_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn17_inst/pos_2_reg_1626_reg[5]' (FDE) to 'update_knn17_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\pos_2_reg_1626_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\pos_2_reg_1626_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn17_inst/pos_2_reg_1626_reg[1]' (FDE) to 'update_knn17_inst/tmp_23_reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn17_inst/tmp_23_reg_1633_reg[4]' (FDE) to 'update_knn17_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn17_inst/tmp_23_reg_1633_reg[3]' (FDE) to 'update_knn17_inst/tmp_23_reg_1633_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn17_inst/\tmp_23_reg_1633_reg[1] )

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn7_trainbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.793 ; gain = 0.000 ; free physical = 85681 ; free virtual = 122079
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[4]) is unused and will be removed from module update_knn17.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[2]) is unused and will be removed from module update_knn17.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1633_reg[1]) is unused and will be removed from module update_knn17.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[4]) is unused and will be removed from module update_knn16.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[2]) is unused and will be removed from module update_knn16.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1633_reg[1]) is unused and will be removed from module update_knn16.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\min_distance_list_0_3_reg_1619_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn18_inst/pos_2_reg_1626_reg[3]' (FDE) to 'update_knn18_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn18_inst/pos_2_reg_1626_reg[5]' (FDE) to 'update_knn18_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\pos_2_reg_1626_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\pos_2_reg_1626_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn18_inst/pos_2_reg_1626_reg[1]' (FDE) to 'update_knn18_inst/tmp_23_reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn18_inst/tmp_23_reg_1633_reg[4]' (FDE) to 'update_knn18_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn18_inst/tmp_23_reg_1633_reg[3]' (FDE) to 'update_knn18_inst/tmp_23_reg_1633_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn18_inst/\tmp_23_reg_1633_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\min_distance_list_0_3_reg_1617_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn2_inst/pos_2_reg_1624_reg[3]' (FDE) to 'update_knn2_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn2_inst/pos_2_reg_1624_reg[5]' (FDE) to 'update_knn2_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\pos_2_reg_1624_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\pos_2_reg_1624_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn2_inst/pos_2_reg_1624_reg[1]' (FDE) to 'update_knn2_inst/tmp_23_reg_1631_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn2_inst/tmp_23_reg_1631_reg[4]' (FDE) to 'update_knn2_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn2_inst/tmp_23_reg_1631_reg[3]' (FDE) to 'update_knn2_inst/tmp_23_reg_1631_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn2_inst/\tmp_23_reg_1631_reg[1] )
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 2283.777 ; gain = 1080.711 ; free physical = 85688 ; free virtual = 122095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 2283.777 ; gain = 1080.711 ; free physical = 85684 ; free virtual = 122091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 2283.777 ; gain = 1080.711 ; free physical = 85676 ; free virtual = 122086
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\knn_set_0_reg[10] )
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[4]) is unused and will be removed from module update_knn2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[9] )
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[2]) is unused and will be removed from module update_knn2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[12] )
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1631_reg[1]) is unused and will be removed from module update_knn2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\min_distance_list_0_3_reg_1617_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn5_inst/pos_2_reg_1624_reg[3]' (FDE) to 'update_knn5_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn5_inst/pos_2_reg_1624_reg[5]' (FDE) to 'update_knn5_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\pos_2_reg_1624_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\pos_2_reg_1624_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn5_inst/pos_2_reg_1624_reg[1]' (FDE) to 'update_knn5_inst/tmp_23_reg_1631_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn5_inst/tmp_23_reg_1631_reg[4]' (FDE) to 'update_knn5_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn5_inst/tmp_23_reg_1631_reg[3]' (FDE) to 'update_knn5_inst/tmp_23_reg_1631_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn5_inst/\tmp_23_reg_1631_reg[1] )
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[4]) is unused and will be removed from module update_knn18.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[2]) is unused and will be removed from module update_knn18.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1633_reg[1]) is unused and will be removed from module update_knn18.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_348_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:845]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_333_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:846]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_393_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:847]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_378_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:848]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_408_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:849]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_348_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:856]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_333_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:857]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_393_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:858]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_378_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:859]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_408_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:860]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_348_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:867]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_333_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:868]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_393_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:869]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_378_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:870]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_408_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:871]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1490]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1486]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1522]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1480]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:1482]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_348_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:845]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_333_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:846]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_393_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:847]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_378_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:848]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_408_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:849]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_348_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:856]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_333_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:857]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_393_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:858]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_378_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:859]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_408_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:860]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_348_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:867]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_333_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:868]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_393_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:869]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_378_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:870]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_408_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:871]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1343_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn1_prj/update_knn1/syn/verilog/update_knn1.v:933]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_517_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_2_fu_511_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond5_fu_632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_990_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1002_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1267_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_1247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5546] ROM "exitcond2_fu_564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_517_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_2_fu_511_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond5_fu_632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_990_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1002_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1267_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_1247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1154_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1500" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.793 ; gain = 0.000 ; free physical = 85577 ; free virtual = 121975
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\min_distance_list_0_3_reg_1617_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn11_inst/pos_2_reg_1624_reg[3]' (FDE) to 'update_knn11_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn11_inst/pos_2_reg_1624_reg[5]' (FDE) to 'update_knn11_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\pos_2_reg_1624_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\pos_2_reg_1624_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn11_inst/pos_2_reg_1624_reg[1]' (FDE) to 'update_knn11_inst/tmp_23_reg_1631_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn11_inst/tmp_23_reg_1631_reg[4]' (FDE) to 'update_knn11_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn11_inst/tmp_23_reg_1631_reg[3]' (FDE) to 'update_knn11_inst/tmp_23_reg_1631_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn11_inst/\tmp_23_reg_1631_reg[1] )
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[4]) is unused and will be removed from module update_knn5.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[2]) is unused and will be removed from module update_knn5.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1631_reg[1]) is unused and will be removed from module update_knn5.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.785 ; gain = 1084.719 ; free physical = 85612 ; free virtual = 122011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.785 ; gain = 1084.719 ; free physical = 85610 ; free virtual = 122009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[4]) is unused and will be removed from module update_knn11.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[2]) is unused and will be removed from module update_knn11.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1631_reg[1]) is unused and will be removed from module update_knn11.
Applied set_property DONT_TOUCH = true for stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.785 ; gain = 1084.719 ; free physical = 85615 ; free virtual = 122014
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 2283.777 ; gain = 1080.711 ; free physical = 85551 ; free virtual = 121950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 38    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn1_trainbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 41    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_knn_set_1_load_s_reg_431_reg[8:0]' into 'ap_phi_reg_pp1_iter1_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1213]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_knn_set_2_load_s_reg_416_reg[8:0]' into 'ap_phi_reg_pp1_iter1_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1214]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_knn_set_3_load_s_reg_476_reg[8:0]' into 'ap_phi_reg_pp1_iter1_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1215]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_knn_set_4_load_s_reg_461_reg[8:0]' into 'ap_phi_reg_pp1_iter1_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1216]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_knn_set_5_load3_reg_491_reg[8:0]' into 'ap_phi_reg_pp1_iter1_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1217]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter2_knn_set_1_load_s_reg_431_reg[8:0]' into 'ap_phi_reg_pp1_iter2_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1224]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter2_knn_set_2_load_s_reg_416_reg[8:0]' into 'ap_phi_reg_pp1_iter2_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1225]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter2_knn_set_3_load_s_reg_476_reg[8:0]' into 'ap_phi_reg_pp1_iter2_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1226]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter2_knn_set_4_load_s_reg_461_reg[8:0]' into 'ap_phi_reg_pp1_iter2_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1227]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter2_knn_set_5_load3_reg_491_reg[8:0]' into 'ap_phi_reg_pp1_iter2_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1228]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter3_knn_set_1_load_s_reg_431_reg[8:0]' into 'ap_phi_reg_pp1_iter3_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1235]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter3_knn_set_2_load_s_reg_416_reg[8:0]' into 'ap_phi_reg_pp1_iter3_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1236]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter3_knn_set_3_load_s_reg_476_reg[8:0]' into 'ap_phi_reg_pp1_iter3_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1237]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter3_knn_set_4_load_s_reg_461_reg[8:0]' into 'ap_phi_reg_pp1_iter3_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1238]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter3_knn_set_5_load3_reg_491_reg[8:0]' into 'ap_phi_reg_pp1_iter3_knn_set_0_load_s_reg_446_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1239]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1877]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1885]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1921]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1879]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1881]
INFO: [Synth 8-4471] merging register 'vote_list_9_19_fu_226_reg[31:0]' into 'vote_list_9_1_fu_186_reg[31:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:620]
INFO: [Synth 8-4471] merging register 'vote_list_9_20_fu_230_reg[31:0]' into 'vote_list_9_10_fu_190_reg[31:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:621]
INFO: [Synth 8-4471] merging register 'vote_list_9_21_fu_234_reg[31:0]' into 'vote_list_9_11_fu_194_reg[31:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:622]
INFO: [Synth 8-4471] merging register 'vote_list_9_22_fu_238_reg[31:0]' into 'vote_list_9_12_fu_198_reg[31:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:623]
INFO: [Synth 8-4471] merging register 'vote_list_9_23_fu_242_reg[31:0]' into 'vote_list_9_13_fu_202_reg[31:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:624]
INFO: [Synth 8-4471] merging register 'vote_list_9_24_fu_246_reg[31:0]' into 'vote_list_9_14_fu_206_reg[31:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:625]
INFO: [Synth 8-4471] merging register 'vote_list_9_25_fu_250_reg[31:0]' into 'vote_list_9_15_fu_210_reg[31:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:626]
INFO: [Synth 8-4471] merging register 'vote_list_9_26_fu_254_reg[31:0]' into 'vote_list_9_16_fu_214_reg[31:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:627]
INFO: [Synth 8-4471] merging register 'vote_list_9_27_fu_258_reg[31:0]' into 'vote_list_9_17_fu_218_reg[31:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:628]
INFO: [Synth 8-4471] merging register 'vote_list_9_fu_262_reg[31:0]' into 'vote_list_9_18_fu_222_reg[31:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:629]
WARNING: [Synth 8-6014] Unused sequential element vote_list_9_19_fu_226_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:620]
WARNING: [Synth 8-6014] Unused sequential element vote_list_9_20_fu_230_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:621]
WARNING: [Synth 8-6014] Unused sequential element vote_list_9_21_fu_234_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:622]
WARNING: [Synth 8-6014] Unused sequential element vote_list_9_22_fu_238_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:623]
WARNING: [Synth 8-6014] Unused sequential element vote_list_9_23_fu_242_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:624]
WARNING: [Synth 8-6014] Unused sequential element vote_list_9_24_fu_246_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:625]
WARNING: [Synth 8-6014] Unused sequential element vote_list_9_25_fu_250_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:626]
WARNING: [Synth 8-6014] Unused sequential element vote_list_9_26_fu_254_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:627]
WARNING: [Synth 8-6014] Unused sequential element vote_list_9_27_fu_258_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:628]
WARNING: [Synth 8-6014] Unused sequential element vote_list_9_fu_262_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:629]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_knn_set_1_load_s_reg_431_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1213]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_knn_set_2_load_s_reg_416_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1214]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_knn_set_3_load_s_reg_476_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1215]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_knn_set_4_load_s_reg_461_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1216]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_knn_set_5_load3_reg_491_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1217]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter2_knn_set_1_load_s_reg_431_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1224]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter2_knn_set_2_load_s_reg_416_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1225]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter2_knn_set_3_load_s_reg_476_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1226]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter2_knn_set_4_load_s_reg_461_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1227]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter2_knn_set_5_load3_reg_491_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1228]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter3_knn_set_1_load_s_reg_431_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1235]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter3_knn_set_2_load_s_reg_416_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1236]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter3_knn_set_3_load_s_reg_476_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1237]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter3_knn_set_4_load_s_reg_461_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1238]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter3_knn_set_5_load3_reg_491_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1239]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_2515_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn20_prj/update_knn20/syn/verilog/update_knn20.v:1357]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_648_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp33_fu_2441_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_752_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1110_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i1_fu_1583_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1122_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_31_1_fu_1415_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_35_1_fu_1420_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1367_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_1819_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_1928_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_1922_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp14_fu_1940_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_fu_1934_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp15_fu_2008_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp17_fu_2018_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp16_fu_2013_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp19_fu_2028_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp18_fu_2023_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp23_fu_2098_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_fu_2104_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp25_fu_2110_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp22_fu_2129_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp21_fu_2124_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp20_fu_2119_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp30_fu_2231_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp26_fu_2207_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp32_fu_2243_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp31_fu_2237_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp27_fu_2213_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp28_fu_2219_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp29_fu_2225_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp40_fu_2368_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp39_fu_2362_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp38_fu_2356_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp36_fu_2344_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp35_fu_2338_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp34_fu_2332_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp37_fu_2350_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1862_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_1872_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1867_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_648_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp33_fu_2441_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_752_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1110_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i1_fu_1583_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1122_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_31_1_fu_1415_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_35_1_fu_1420_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1367_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_1819_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_1928_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_1922_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp14_fu_1940_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_fu_1934_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp15_fu_2008_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp17_fu_2018_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp16_fu_2013_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp19_fu_2028_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp18_fu_2023_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp23_fu_2098_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_fu_2104_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp25_fu_2110_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp22_fu_2129_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp21_fu_2124_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp20_fu_2119_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp30_fu_2231_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp26_fu_2207_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp32_fu_2243_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp31_fu_2237_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp27_fu_2213_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp28_fu_2219_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp29_fu_2225_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp40_fu_2368_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp39_fu_2362_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp38_fu_2356_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp36_fu_2344_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp35_fu_2338_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp34_fu_2332_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp37_fu_2350_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1862_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_1872_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1867_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1274_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_2698" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\knn_set_0_reg[10] )
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\min_distance_list_0_3_reg_1619_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn7_inst/pos_2_reg_1626_reg[3]' (FDE) to 'update_knn7_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn7_inst/pos_2_reg_1626_reg[5]' (FDE) to 'update_knn7_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\pos_2_reg_1626_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\pos_2_reg_1626_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn7_inst/pos_2_reg_1626_reg[1]' (FDE) to 'update_knn7_inst/tmp_23_reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn7_inst/tmp_23_reg_1633_reg[4]' (FDE) to 'update_knn7_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn7_inst/tmp_23_reg_1633_reg[3]' (FDE) to 'update_knn7_inst/tmp_23_reg_1633_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn7_inst/\tmp_23_reg_1633_reg[1] )
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_990_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1267_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1002_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_1247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_2_fu_511_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond1_fu_517_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85461 ; free virtual = 121864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85460 ; free virtual = 121863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85457 ; free virtual = 121860
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[4]) is unused and will be removed from module update_knn7.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[2]) is unused and will be removed from module update_knn7.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1633_reg[1]) is unused and will be removed from module update_knn7.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1431_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn3_prj/update_knn3/syn/verilog/update_knn3.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1184_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1624" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2287.785 ; gain = 1084.719 ; free physical = 85267 ; free virtual = 121671
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 26    
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 50    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 60    
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 28    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 93    
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn20_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn20_mux_dEe 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module update_knn20_mux_eOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
Module update_knn20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 26    
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 49    
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 28    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 87    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1267_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_1247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_2_fu_511_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond1_fu_517_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_632_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85133 ; free virtual = 121541
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1011_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1011_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn3_trainbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2285.777 ; gain = 0.000 ; free physical = 85096 ; free virtual = 121508
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Project 1-570] Preparing netlist for logic optimization
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0011_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0011_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.

Processing XDC Constraints
Initializing timing engine
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1110_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i1_fu_1583_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_1819_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_1872_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1867_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1862_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp14_fu_1940_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_fu_1934_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_1928_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_1922_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tmp_31_1_fu_1415_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_35_1_fu_1420_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1367_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_648_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_752_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85132 ; free virtual = 121544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85140 ; free virtual = 121553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

Applied set_property DONT_TOUCH = true for stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85141 ; free virtual = 121553
---------------------------------------------------------------------------------
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.785 ; gain = 0.000 ; free physical = 85142 ; free virtual = 121554
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1433_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn8_prj/update_knn8/syn/verilog/update_knn8.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1186_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1626" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.789 ; gain = 0.000 ; free physical = 85200 ; free virtual = 121613
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\min_distance_list_0_1_reg_1493_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\pos_2_reg_1500_reg[4] )
INFO: [Synth 8-3886] merging instance 'update_knn1_inst/pos_2_reg_1500_reg[1]' (FDE) to 'update_knn1_inst/tmp_23_reg_1507_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn1_inst/pos_2_reg_1500_reg[3]' (FDE) to 'update_knn1_inst/tmp_23_reg_1507_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\pos_2_reg_1500_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn1_inst/pos_2_reg_1500_reg[5]' (FDE) to 'update_knn1_inst/tmp_23_reg_1507_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn1_inst/tmp_23_reg_1507_reg[3]' (FDE) to 'update_knn1_inst/tmp_23_reg_1507_reg[1]'
INFO: [Synth 8-3886] merging instance 'update_knn1_inst/tmp_23_reg_1507_reg[4]' (FDE) to 'update_knn1_inst/tmp_23_reg_1507_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn1_inst/\tmp_23_reg_1507_reg[1] )
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85271 ; free virtual = 121684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn8_trainbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 2283.801 ; gain = 1080.727 ; free physical = 85270 ; free virtual = 121687
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn6_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn6_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_0_U/update_knn6_trainbkb_ram_U/i_/training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn6_inst/training_set_V_1_U/update_knn6_trainbkb_ram_U/i_/training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1500_reg[4]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1500_reg[2]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[31]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[30]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[29]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[28]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[27]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[26]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[25]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[24]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[23]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[22]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[21]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[20]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[19]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[18]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[17]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[16]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[15]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[14]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[13]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[12]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[11]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[10]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_1_reg_469_reg[9]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[31]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[30]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[29]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[28]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[27]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[26]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[25]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[24]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[23]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[22]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[21]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[20]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[19]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[18]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[17]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[16]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[15]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[14]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[13]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[12]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[11]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[10]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_reg_457_reg[9]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[31]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[30]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[29]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[28]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[27]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[26]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[25]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[24]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[23]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[22]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[21]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[20]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[19]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[18]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[17]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[16]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[15]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[14]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[13]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[12]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[11]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[10]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (min_distance_list_2_1_reg_445_reg[9]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1507_reg[1]) is unused and will be removed from module update_knn1.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\min_distance_list_0_3_reg_1617_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn3_inst/pos_2_reg_1624_reg[3]' (FDE) to 'update_knn3_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn3_inst/pos_2_reg_1624_reg[5]' (FDE) to 'update_knn3_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\pos_2_reg_1624_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\pos_2_reg_1624_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn3_inst/pos_2_reg_1624_reg[1]' (FDE) to 'update_knn3_inst/tmp_23_reg_1631_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn3_inst/tmp_23_reg_1631_reg[4]' (FDE) to 'update_knn3_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn3_inst/tmp_23_reg_1631_reg[3]' (FDE) to 'update_knn3_inst/tmp_23_reg_1631_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn3_inst/\tmp_23_reg_1631_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 2284.797 ; gain = 1081.727 ; free physical = 85211 ; free virtual = 121627
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn13_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn13_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_0_U/update_knn13_traibkb_ram_U/i_/training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn13_inst/training_set_V_1_U/update_knn13_traibkb_ram_U/i_/training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Project 1-570] Preparing netlist for logic optimization

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5546] ROM "exitcond1_fu_648_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_752_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[4]) is unused and will be removed from module update_knn3.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[2]) is unused and will be removed from module update_knn3.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1631_reg[1]) is unused and will be removed from module update_knn3.

Processing XDC Constraints
Initializing timing engine
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 2284.789 ; gain = 1081.719 ; free physical = 85222 ; free virtual = 121639
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn10_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn10_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_0_U/update_knn10_traibkb_ram_U/i_/training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn10_inst/training_set_V_1_U/update_knn10_traibkb_ram_U/i_/training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.789 ; gain = 0.000 ; free physical = 85129 ; free virtual = 121548
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\min_distance_list_0_3_reg_1619_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn8_inst/pos_2_reg_1626_reg[3]' (FDE) to 'update_knn8_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn8_inst/pos_2_reg_1626_reg[5]' (FDE) to 'update_knn8_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\pos_2_reg_1626_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\pos_2_reg_1626_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn8_inst/pos_2_reg_1626_reg[1]' (FDE) to 'update_knn8_inst/tmp_23_reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn8_inst/tmp_23_reg_1633_reg[4]' (FDE) to 'update_knn8_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn8_inst/tmp_23_reg_1633_reg[3]' (FDE) to 'update_knn8_inst/tmp_23_reg_1633_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn8_inst/\tmp_23_reg_1633_reg[1] )
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2285.777 ; gain = 1082.711 ; free physical = 85158 ; free virtual = 121575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2285.777 ; gain = 1082.711 ; free physical = 85165 ; free virtual = 121582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2285.777 ; gain = 1082.711 ; free physical = 85166 ; free virtual = 121584
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Processing XDC Constraints
Initializing timing engine
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[4]) is unused and will be removed from module update_knn8.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[2]) is unused and will be removed from module update_knn8.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1633_reg[1]) is unused and will be removed from module update_knn8.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\min_distance_list_2_4_reg_2691_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn20_inst/tmp_23_reg_2705_reg[4]' (FDE) to 'update_knn20_inst/tmp_23_reg_2705_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn20_inst/tmp_23_reg_2705_reg[3]' (FDE) to 'update_knn20_inst/tmp_23_reg_2705_reg[1]'
INFO: [Synth 8-3886] merging instance 'update_knn20_inst/tmp_23_reg_2705_reg[2]' (FDE) to 'update_knn20_inst/pos_2_reg_2698_reg[3]'
INFO: [Synth 8-3886] merging instance 'update_knn20_inst/tmp_23_reg_2705_reg[0]' (FDE) to 'update_knn20_inst/pos_2_reg_2698_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\tmp_23_reg_2705_reg[1] )
INFO: [Synth 8-3886] merging instance 'update_knn20_inst/pos_2_reg_2698_reg[3]' (FDE) to 'update_knn20_inst/pos_2_reg_2698_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\pos_2_reg_2698_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn20_inst/\pos_2_reg_2698_reg[2] )
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1433_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn14_prj/update_knn14/syn/verilog/update_knn14.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1186_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1626" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 85113 ; free virtual = 121531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 85121 ; free virtual = 121539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 85112 ; free virtual = 121530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85106 ; free virtual = 121525
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn17_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn17_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_0_U/update_knn17_traibkb_ram_U/i_/training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn17_inst/training_set_V_1_U/update_knn17_traibkb_ram_U/i_/training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0101_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0101_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2285.777 ; gain = 1082.711 ; free physical = 85102 ; free virtual = 121520
---------------------------------------------------------------------------------
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.781 ; gain = 0.000 ; free physical = 85097 ; free virtual = 121518

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 50    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn14_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1431_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn4_prj/update_knn4/syn/verilog/update_knn4.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1184_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1624" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 85157 ; free virtual = 121579
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn2_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn2_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_0_U/update_knn2_trainbkb_ram_U/i_/training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn2_inst/training_set_V_1_U/update_knn2_trainbkb_ram_U/i_/training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 85114 ; free virtual = 121537
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn4_trainbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2285.785 ; gain = 1082.719 ; free physical = 85115 ; free virtual = 121543
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn18_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn18_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_0_U/update_knn18_traibkb_ram_U/i_/training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn18_inst/training_set_V_1_U/update_knn18_traibkb_ram_U/i_/training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 85109 ; free virtual = 121535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 85109 ; free virtual = 121535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 85112 ; free virtual = 121538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_2698_reg[4]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_2698_reg[2]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[31]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[30]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[29]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[28]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[27]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[26]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[25]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[24]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[23]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[22]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[21]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[20]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[19]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[18]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[17]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[16]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[15]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[14]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[13]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[12]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[11]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[10]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[9]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[8]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[7]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[6]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[5]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_0_reg_2546_reg[4]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[31]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[30]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[29]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[28]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[27]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[26]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[25]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[24]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[23]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[22]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[21]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[20]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[19]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[18]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[17]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[16]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[15]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[14]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[13]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[12]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[11]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[10]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[9]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[8]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[7]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[6]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[5]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_1_reg_548_reg[4]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[31]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[30]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[29]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[28]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[27]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[26]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[25]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[24]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[23]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[22]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[21]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[20]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[19]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[18]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[17]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[16]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[15]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[14]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[13]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[12]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[11]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[10]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[9]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[8]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[7]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[6]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[5]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_1_reg_2551_reg[4]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[31]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[30]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[29]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[28]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[27]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[26]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[25]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[24]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[23]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[22]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[21]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[20]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[19]) is unused and will be removed from module update_knn20.
WARNING: [Synth 8-3332] Sequential element (label_list_2_2_reg_538_reg[18]) is unused and will be removed from module update_knn20.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]

Processing XDC Constraints
Initializing timing engine
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2283.781 ; gain = 1080.719 ; free physical = 85025 ; free virtual = 121452
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:898]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:905]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1602]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:909]
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn11_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn11_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_0_U/update_knn11_traibkb_ram_U/i_/training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn11_inst/training_set_V_1_U/update_knn11_traibkb_ram_U/i_/training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1433_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn15_prj/update_knn15/syn/verilog/update_knn15.v:993]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\min_distance_list_0_3_reg_1619_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn14_inst/pos_2_reg_1626_reg[3]' (FDE) to 'update_knn14_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn14_inst/pos_2_reg_1626_reg[5]' (FDE) to 'update_knn14_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\pos_2_reg_1626_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\pos_2_reg_1626_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn14_inst/pos_2_reg_1626_reg[1]' (FDE) to 'update_knn14_inst/tmp_23_reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn14_inst/tmp_23_reg_1633_reg[4]' (FDE) to 'update_knn14_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn14_inst/tmp_23_reg_1633_reg[3]' (FDE) to 'update_knn14_inst/tmp_23_reg_1633_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn14_inst/\tmp_23_reg_1633_reg[1] )
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1186_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1626" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[4]) is unused and will be removed from module update_knn14.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[2]) is unused and will be removed from module update_knn14.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1633_reg[1]) is unused and will be removed from module update_knn14.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.797 ; gain = 0.000 ; free physical = 84981 ; free virtual = 121408
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 85069 ; free virtual = 121495
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn5_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn5_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_0_U/update_knn5_trainbkb_ram_U/i_/training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn5_inst/training_set_V_1_U/update_knn5_trainbkb_ram_U/i_/training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\min_distance_list_0_3_reg_1617_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn4_inst/pos_2_reg_1624_reg[3]' (FDE) to 'update_knn4_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn4_inst/pos_2_reg_1624_reg[5]' (FDE) to 'update_knn4_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\pos_2_reg_1624_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\pos_2_reg_1624_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn4_inst/pos_2_reg_1624_reg[1]' (FDE) to 'update_knn4_inst/tmp_23_reg_1631_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn4_inst/tmp_23_reg_1631_reg[4]' (FDE) to 'update_knn4_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn4_inst/tmp_23_reg_1631_reg[3]' (FDE) to 'update_knn4_inst/tmp_23_reg_1631_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn4_inst/\tmp_23_reg_1631_reg[1] )

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 85112 ; free virtual = 121538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn15_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[4]) is unused and will be removed from module update_knn4.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[2]) is unused and will be removed from module update_knn4.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1631_reg[1]) is unused and will be removed from module update_knn4.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 84981 ; free virtual = 121412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 84965 ; free virtual = 121396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 84974 ; free virtual = 121405
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_339_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_324_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_384_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_369_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_399_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1431_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn12_prj/update_knn12/syn/verilog/update_knn12.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1184_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1624" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[132] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2283.781 ; gain = 1080.719 ; free physical = 84865 ; free virtual = 121297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2283.781 ; gain = 1080.719 ; free physical = 84867 ; free virtual = 121298
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 84871 ; free virtual = 121303
Applied set_property DONT_TOUCH = true for stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2283.781 ; gain = 1080.719 ; free physical = 84864 ; free virtual = 121296
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn16_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn16_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4480] The timing for the instance stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_0_U/update_knn16_traibkb_ram_U/i_/training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn16_inst/training_set_V_1_U/update_knn16_traibkb_ram_U/i_/training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 84847 ; free virtual = 121279
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\min_distance_list_0_3_reg_1619_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn15_inst/pos_2_reg_1626_reg[3]' (FDE) to 'update_knn15_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn15_inst/pos_2_reg_1626_reg[5]' (FDE) to 'update_knn15_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\pos_2_reg_1626_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\pos_2_reg_1626_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn15_inst/pos_2_reg_1626_reg[1]' (FDE) to 'update_knn15_inst/tmp_23_reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn15_inst/tmp_23_reg_1633_reg[4]' (FDE) to 'update_knn15_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn15_inst/tmp_23_reg_1633_reg[3]' (FDE) to 'update_knn15_inst/tmp_23_reg_1633_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn15_inst/\tmp_23_reg_1633_reg[1] )

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn12_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_333_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_318_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_378_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_363_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_393_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_333_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_318_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_378_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_363_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_393_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_333_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_318_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_378_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_363_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_393_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_333_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_318_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_378_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_363_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_393_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_333_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_318_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_378_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_363_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_393_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_333_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_318_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_378_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_363_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_393_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1425_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn19_prj/update_knn19/syn/verilog/update_knn19.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_540_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_656_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1014_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1026_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1312_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1271_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 84816 ; free virtual = 121252
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn3_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn3_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_0_U/update_knn3_trainbkb_ram_U/i_/training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn3_inst/training_set_V_1_U/update_knn3_trainbkb_ram_U/i_/training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5546] ROM "exitcond2_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_540_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_656_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1014_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1026_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1312_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1178_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1618" won't be mapped to Block RAM because address size (1) smaller than threshold (5)

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[4]) is unused and will be removed from module update_knn15.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[2]) is unused and will be removed from module update_knn15.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1633_reg[1]) is unused and will be removed from module update_knn15.
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1032_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2283.781 ; gain = 1080.719 ; free physical = 84735 ; free virtual = 121171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn19_traibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2283.797 ; gain = 1080.727 ; free physical = 84730 ; free virtual = 121169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2283.797 ; gain = 1080.727 ; free physical = 84723 ; free virtual = 121163
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_662_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2283.797 ; gain = 1080.727 ; free physical = 84732 ; free virtual = 121171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2283.793 ; gain = 1080.727 ; free physical = 84737 ; free virtual = 121179
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn8_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn8_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_0_U/update_knn8_trainbkb_ram_U/i_/training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1014_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1026_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1312_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4480] The timing for the instance update_knn8_inst/training_set_V_1_U/update_knn8_trainbkb_ram_U/i_/training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5546] ROM "tmp_12_fu_1271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_540_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_656_p2" won't be mapped to RAM because it is too sparse

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:883]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:884]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:885]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:886]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter1_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:887]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:894]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:895]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:897]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:898]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:905]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:906]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:907]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:908]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg[8:0]' into 'ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8:0]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:909]
INFO: [Synth 8-4471] merging register 'knn_set_1_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1558]
INFO: [Synth 8-4471] merging register 'knn_set_2_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1566]
INFO: [Synth 8-4471] merging register 'knn_set_3_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1602]
INFO: [Synth 8-4471] merging register 'knn_set_4_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1564]
INFO: [Synth 8-4471] merging register 'knn_set_5_reg[10:9]' into 'knn_set_0_reg[10:9]' [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:1560]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:883]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:884]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:885]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:886]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:887]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:897]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:898]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_1_load_s_reg_341_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:905]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_2_load_s_reg_326_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:906]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_3_load_s_reg_386_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:907]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_4_load_s_reg_371_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:908]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_knn_set_5_load3_reg_401_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1433_reg' and it is trimmed from '10' to '9' bits. [/tmp/direct_wires/workspace/F002_hls_dg_reg/update_knn9_prj/update_knn9/syn/verilog/update_knn9.v:993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_fu_1186_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_2_reg_1626" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 2284.797 ; gain = 1081.727 ; free physical = 84647 ; free virtual = 121087
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn7_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn7_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\knn_set_0_reg[10] )
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[19] )
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[22] )
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[23] )
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[24] )
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[25] )
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_0_U/update_knn7_trainbkb_ram_U/i_/training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\min_distance_list_0_3_reg_1617_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn12_inst/pos_2_reg_1624_reg[3]' (FDE) to 'update_knn12_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn12_inst/pos_2_reg_1624_reg[5]' (FDE) to 'update_knn12_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\pos_2_reg_1624_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\pos_2_reg_1624_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn12_inst/pos_2_reg_1624_reg[1]' (FDE) to 'update_knn12_inst/tmp_23_reg_1631_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn12_inst/tmp_23_reg_1631_reg[4]' (FDE) to 'update_knn12_inst/tmp_23_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn12_inst/tmp_23_reg_1631_reg[3]' (FDE) to 'update_knn12_inst/tmp_23_reg_1631_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn12_inst/\tmp_23_reg_1631_reg[1] )
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn7_inst/training_set_V_1_U/update_knn7_trainbkb_ram_U/i_/training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1312_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_540_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_656_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2283.797 ; gain = 1080.727 ; free physical = 84609 ; free virtual = 121049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   8 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---RAMs : 
	             112K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module update_knn9_trainbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      9 Bit       Adders := 1     
	  32 Input      6 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 8     
Module update_knn9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[4]) is unused and will be removed from module update_knn12.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1624_reg[2]) is unused and will be removed from module update_knn12.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1631_reg[1]) is unused and will be removed from module update_knn12.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[2] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1022_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2283.777 ; gain = 1080.711 ; free physical = 84539 ; free virtual = 120982
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn1_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn1_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_0_U/update_knn1_trainbkb_ram_U/i_/training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn1_inst/training_set_V_1_U/update_knn1_trainbkb_ram_U/i_/training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\min_distance_list_0_3_reg_1611_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn19_inst/pos_2_reg_1618_reg[3]' (FDE) to 'update_knn19_inst/tmp_23_reg_1625_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn19_inst/pos_2_reg_1618_reg[5]' (FDE) to 'update_knn19_inst/tmp_23_reg_1625_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\pos_2_reg_1618_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\pos_2_reg_1618_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn19_inst/pos_2_reg_1618_reg[1]' (FDE) to 'update_knn19_inst/tmp_23_reg_1625_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn19_inst/tmp_23_reg_1625_reg[4]' (FDE) to 'update_knn19_inst/tmp_23_reg_1625_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn19_inst/tmp_23_reg_1625_reg[3]' (FDE) to 'update_knn19_inst/tmp_23_reg_1625_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn19_inst/\tmp_23_reg_1625_reg[1] )
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 2285.777 ; gain = 1082.711 ; free physical = 84486 ; free virtual = 120930
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn14_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn14_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_0_U/update_knn14_traibkb_ram_U/i_/training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn14_inst/training_set_V_1_U/update_knn14_traibkb_ram_U/i_/training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1618_reg[4]) is unused and will be removed from module update_knn19.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1618_reg[2]) is unused and will be removed from module update_knn19.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1625_reg[1]) is unused and will be removed from module update_knn19.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5546] ROM "tmp_25_1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_1_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_664_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:07 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 84442 ; free virtual = 120886
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn4_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn4_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_0_U/update_knn4_trainbkb_ram_U/i_/training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn4_inst/training_set_V_1_U/update_knn4_trainbkb_ram_U/i_/training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\knn_set_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\knn_set_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\min_distance_list_0_3_reg_1619_reg[31] )
INFO: [Synth 8-3886] merging instance 'update_knn9_inst/pos_2_reg_1626_reg[3]' (FDE) to 'update_knn9_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn9_inst/pos_2_reg_1626_reg[5]' (FDE) to 'update_knn9_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\pos_2_reg_1626_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\pos_2_reg_1626_reg[2] )
INFO: [Synth 8-3886] merging instance 'update_knn9_inst/pos_2_reg_1626_reg[1]' (FDE) to 'update_knn9_inst/tmp_23_reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_knn9_inst/tmp_23_reg_1633_reg[4]' (FDE) to 'update_knn9_inst/tmp_23_reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_knn9_inst/tmp_23_reg_1633_reg[3]' (FDE) to 'update_knn9_inst/tmp_23_reg_1633_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (update_knn9_inst/\tmp_23_reg_1633_reg[1] )
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[4]) is unused and will be removed from module update_knn9.
WARNING: [Synth 8-3332] Sequential element (pos_2_reg_1626_reg[2]) is unused and will be removed from module update_knn9.
WARNING: [Synth 8-3332] Sequential element (tmp_23_reg_1633_reg[1]) is unused and will be removed from module update_knn9.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 83426 ; free virtual = 119870
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn15_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn15_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_0_U/update_knn15_traibkb_ram_U/i_/training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn15_inst/training_set_V_1_U/update_knn15_traibkb_ram_U/i_/training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:16 . Memory (MB): peak = 2287.785 ; gain = 1084.719 ; free physical = 83407 ; free virtual = 119851
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn20_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn20_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_0_U/update_knn20_traibkb_ram_U/i_/training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn20_inst/training_set_V_1_U/update_knn20_traibkb_ram_U/i_/training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:17 . Memory (MB): peak = 2283.789 ; gain = 1080.727 ; free physical = 83219 ; free virtual = 119663
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn12_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn12_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_0_U/update_knn12_traibkb_ram_U/i_/training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn12_inst/training_set_V_1_U/update_knn12_traibkb_ram_U/i_/training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2283.781 ; gain = 1080.719 ; free physical = 83173 ; free virtual = 119617
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn19_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn19_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_0_U/update_knn19_traibkb_ram_U/i_/training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn19_inst/training_set_V_1_U/update_knn19_traibkb_ram_U/i_/training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:17 . Memory (MB): peak = 2283.797 ; gain = 1080.727 ; free physical = 82972 ; free virtual = 119416
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn9_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn9_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_4_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_0_U/update_knn9_trainbkb_ram_U/i_/training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance update_knn9_inst/training_set_V_1_U/update_knn9_trainbkb_ram_U/i_/training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:57 . Memory (MB): peak = 2546.469 ; gain = 1343.398 ; free physical = 77251 ; free virtual = 113696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:58 . Memory (MB): peak = 2545.477 ; gain = 1342.406 ; free physical = 77215 ; free virtual = 113661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:58 . Memory (MB): peak = 2549.469 ; gain = 1346.398 ; free physical = 77200 ; free virtual = 113646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn10_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn10_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:58 . Memory (MB): peak = 2548.477 ; gain = 1345.406 ; free physical = 77168 ; free virtual = 113613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn13_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn13_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn10_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1110.
INFO: [Synth 8-3886] merging instance 'stream_in_link10/state_reg' (FDR) to 'stream_in_link10/val_out_reg'
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn13_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1011.
INFO: [Synth 8-3886] merging instance 'stream_in_link13/state_reg' (FDR) to 'stream_in_link13/val_out_reg'
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:59 . Memory (MB): peak = 2546.469 ; gain = 1343.406 ; free physical = 76870 ; free virtual = 113315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4480] The timing for the instance stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:02:00 . Memory (MB): peak = 2674.117 ; gain = 1471.047 ; free physical = 76926 ; free virtual = 113372
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:59 . Memory (MB): peak = 2549.469 ; gain = 1346.406 ; free physical = 76906 ; free virtual = 113351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn2_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn2_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:02:00 . Memory (MB): peak = 2671.992 ; gain = 1468.922 ; free physical = 76867 ; free virtual = 113312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn2_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty1111.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:59 . Memory (MB): peak = 2545.461 ; gain = 1342.398 ; free physical = 76838 ; free virtual = 113283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link2/state_reg' (FDR) to 'stream_in_link2/val_out_reg'
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2674.117 ; gain = 1471.047 ; free physical = 76820 ; free virtual = 113265
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2674.117 ; gain = 1471.047 ; free physical = 76819 ; free virtual = 113264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2674.117 ; gain = 1471.047 ; free physical = 76813 ; free virtual = 113258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2674.117 ; gain = 1471.047 ; free physical = 76812 ; free virtual = 113258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2674.117 ; gain = 1471.047 ; free physical = 76808 ; free virtual = 113254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:59 . Memory (MB): peak = 2548.461 ; gain = 1345.398 ; free physical = 76808 ; free virtual = 113254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn11_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn11_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2674.117 ; gain = 1471.047 ; free physical = 76808 ; free virtual = 113254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   886|
|5     |LUT4     |   132|
|6     |LUT5     |   543|
|7     |LUT6     |   496|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1908|
|11    |FDSE     |    22|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4604|
|2     |  stream_in_link10                        |stream_shell                       |   301|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn10_inst                       |update_knn10                       |  4287|
|13    |    grp_popcount_fu_509                   |popcount                           |   591|
|14    |    grp_popcount_fu_514                   |popcount_0                         |   584|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2674.117 ; gain = 1471.047 ; free physical = 76808 ; free virtual = 113253
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1095 warnings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2671.992 ; gain = 1468.922 ; free physical = 76798 ; free virtual = 113243
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2671.992 ; gain = 1468.922 ; free physical = 76806 ; free virtual = 113252
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:30 . Memory (MB): peak = 2674.117 ; gain = 531.953 ; free physical = 76815 ; free virtual = 113260
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2674.125 ; gain = 1471.047 ; free physical = 76815 ; free virtual = 113260
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2671.992 ; gain = 1468.922 ; free physical = 76782 ; free virtual = 113228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2671.992 ; gain = 1468.922 ; free physical = 76778 ; free virtual = 113224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2671.992 ; gain = 1468.922 ; free physical = 76755 ; free virtual = 113200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2671.992 ; gain = 1468.922 ; free physical = 76748 ; free virtual = 113193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   885|
|5     |LUT4     |   133|
|6     |LUT5     |   538|
|7     |LUT6     |   500|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1903|
|11    |FDSE     |    25|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4601|
|2     |  stream_in_link13                        |stream_shell                       |   308|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   173|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn13_inst                       |update_knn13                       |  4277|
|13    |    grp_popcount_fu_509                   |popcount                           |   591|
|14    |    grp_popcount_fu_514                   |popcount_0                         |   583|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2671.992 ; gain = 1468.922 ; free physical = 76746 ; free virtual = 113192
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 639 warnings.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn11_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty1110.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:30 . Memory (MB): peak = 2671.992 ; gain = 529.820 ; free physical = 76763 ; free virtual = 113209
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 2672.000 ; gain = 1468.922 ; free physical = 76763 ; free virtual = 113208
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Synth 8-3886] merging instance 'stream_in_link11/state_reg' (FDR) to 'stream_in_link11/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:02:02 . Memory (MB): peak = 2674.227 ; gain = 1471.164 ; free physical = 76765 ; free virtual = 113210
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
---------------------------------------------------------------------------------
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:02:02 . Memory (MB): peak = 2674.227 ; gain = 1471.164 ; free physical = 76654 ; free virtual = 113099
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:02:02 . Memory (MB): peak = 2674.227 ; gain = 1471.164 ; free physical = 76656 ; free virtual = 113102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:02:01 . Memory (MB): peak = 2544.473 ; gain = 1341.406 ; free physical = 76647 ; free virtual = 113092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:02:03 . Memory (MB): peak = 2674.227 ; gain = 1471.164 ; free physical = 76644 ; free virtual = 113090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:02:03 . Memory (MB): peak = 2674.227 ; gain = 1471.164 ; free physical = 76644 ; free virtual = 113090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:02:01 . Memory (MB): peak = 2672.016 ; gain = 1468.953 ; free physical = 76644 ; free virtual = 113090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:02:03 . Memory (MB): peak = 2674.227 ; gain = 1471.164 ; free physical = 76639 ; free virtual = 113084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:02:03 . Memory (MB): peak = 2674.227 ; gain = 1471.164 ; free physical = 76640 ; free virtual = 113085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   886|
|5     |LUT4     |   132|
|6     |LUT5     |   543|
|7     |LUT6     |   497|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1911|
|11    |FDSE     |    19|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4605|
|2     |  stream_in_link2                         |stream_shell                       |   301|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn2_inst                        |update_knn2                        |  4288|
|13    |    grp_popcount_fu_507                   |popcount                           |   591|
|14    |    grp_popcount_fu_512                   |popcount_0                         |   584|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:02:03 . Memory (MB): peak = 2674.227 ; gain = 1471.164 ; free physical = 76640 ; free virtual = 113085
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1423 warnings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:30 . Memory (MB): peak = 2674.227 ; gain = 533.062 ; free physical = 76668 ; free virtual = 113113
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:02:03 . Memory (MB): peak = 2674.234 ; gain = 1471.164 ; free physical = 76668 ; free virtual = 113113
INFO: [Project 1-571] Translating synthesized netlist
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn10_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn10_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:02:04 . Memory (MB): peak = 2674.125 ; gain = 1484.719 ; free physical = 76714 ; free virtual = 113159
# write_checkpoint -force page_netlist.dcp
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:02:02 . Memory (MB): peak = 2548.473 ; gain = 1345.406 ; free physical = 76682 ; free virtual = 113127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn17_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn17_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:02:02 . Memory (MB): peak = 2672.016 ; gain = 1468.953 ; free physical = 76676 ; free virtual = 113121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:02:02 . Memory (MB): peak = 2672.016 ; gain = 1468.953 ; free physical = 76673 ; free virtual = 113118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:02:02 . Memory (MB): peak = 2672.016 ; gain = 1468.953 ; free physical = 76652 ; free virtual = 113098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:02:02 . Memory (MB): peak = 2672.016 ; gain = 1468.953 ; free physical = 76650 ; free virtual = 113095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:02:02 . Memory (MB): peak = 2672.016 ; gain = 1468.953 ; free physical = 76617 ; free virtual = 113063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:02:02 . Memory (MB): peak = 2672.016 ; gain = 1468.953 ; free physical = 76611 ; free virtual = 113057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   885|
|5     |LUT4     |   133|
|6     |LUT5     |   538|
|7     |LUT6     |   500|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1903|
|11    |FDSE     |    25|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4601|
|2     |  stream_in_link11                        |stream_shell                       |   308|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   173|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn11_inst                       |update_knn11                       |  4277|
|13    |    grp_popcount_fu_507                   |popcount                           |   591|
|14    |    grp_popcount_fu_512                   |popcount_0                         |   583|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:02:02 . Memory (MB): peak = 2672.016 ; gain = 1468.953 ; free physical = 76611 ; free virtual = 113056
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 775 warnings.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:28 . Memory (MB): peak = 2672.016 ; gain = 530.859 ; free physical = 76634 ; free virtual = 113080
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:02:02 . Memory (MB): peak = 2672.023 ; gain = 1468.953 ; free physical = 76634 ; free virtual = 113080
INFO: [Project 1-571] Translating synthesized netlist
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn17_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty0111.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn13_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn13_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:02:05 . Memory (MB): peak = 2672.000 ; gain = 1482.594 ; free physical = 76643 ; free virtual = 113088
# write_checkpoint -force page_netlist.dcp
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:02:04 . Memory (MB): peak = 2545.473 ; gain = 1342.406 ; free physical = 76641 ; free virtual = 113087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link17/state_reg' (FDR) to 'stream_in_link17/val_out_reg'
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:02:05 . Memory (MB): peak = 2549.473 ; gain = 1346.406 ; free physical = 76574 ; free virtual = 113019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn3_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn3_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn3_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty0111.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn2_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn2_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Synth 8-3886] merging instance 'stream_in_link3/state_reg' (FDR) to 'stream_in_link3/val_out_reg'
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:02:06 . Memory (MB): peak = 2674.234 ; gain = 1484.836 ; free physical = 76474 ; free virtual = 112919
# write_checkpoint -force page_netlist.dcp
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn11_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn11_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Synth 8-4480] The timing for the instance stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:02:05 . Memory (MB): peak = 2672.023 ; gain = 1482.625 ; free physical = 76374 ; free virtual = 112820
# write_checkpoint -force page_netlist.dcp
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:02:05 . Memory (MB): peak = 2681.293 ; gain = 1478.227 ; free physical = 76382 ; free virtual = 112827
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:02:07 . Memory (MB): peak = 2673.145 ; gain = 1470.078 ; free physical = 76435 ; free virtual = 112880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 2681.293 ; gain = 1478.227 ; free physical = 76375 ; free virtual = 112822
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 2681.293 ; gain = 1478.227 ; free physical = 76373 ; free virtual = 112822
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 2681.293 ; gain = 1478.227 ; free physical = 76362 ; free virtual = 112813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 2681.293 ; gain = 1478.227 ; free physical = 76361 ; free virtual = 112812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 2681.293 ; gain = 1478.227 ; free physical = 76340 ; free virtual = 112790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 2681.293 ; gain = 1478.227 ; free physical = 76339 ; free virtual = 112790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   572|
|4     |LUT3     |   767|
|5     |LUT4     |   269|
|6     |LUT5     |   607|
|7     |LUT6     |   393|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1908|
|11    |FDSE     |    17|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4582|
|2     |  stream_in_link17                        |stream_shell                       |   300|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   170|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn17_inst                       |update_knn17                       |  4266|
|13    |    grp_popcount_fu_509                   |popcount                           |   571|
|14    |    grp_popcount_fu_514                   |popcount_0                         |   571|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 2681.293 ; gain = 1478.227 ; free physical = 76339 ; free virtual = 112790
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 835 warnings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:02:08 . Memory (MB): peak = 2673.145 ; gain = 1470.078 ; free physical = 76362 ; free virtual = 112813
---------------------------------------------------------------------------------
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:35 . Memory (MB): peak = 2681.293 ; gain = 540.125 ; free physical = 76361 ; free virtual = 112812
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 2681.301 ; gain = 1478.227 ; free physical = 76361 ; free virtual = 112812
INFO: [Project 1-571] Translating synthesized netlist

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:02:08 . Memory (MB): peak = 2673.145 ; gain = 1470.078 ; free physical = 76359 ; free virtual = 112810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:02:08 . Memory (MB): peak = 2673.145 ; gain = 1470.078 ; free physical = 76317 ; free virtual = 112768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:02:08 . Memory (MB): peak = 2673.145 ; gain = 1470.078 ; free physical = 76314 ; free virtual = 112765
---------------------------------------------------------------------------------
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:02:08 . Memory (MB): peak = 2673.145 ; gain = 1470.078 ; free physical = 76291 ; free virtual = 112745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:02:08 . Memory (MB): peak = 2673.145 ; gain = 1470.078 ; free physical = 76287 ; free virtual = 112741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   886|
|5     |LUT4     |   132|
|6     |LUT5     |   543|
|7     |LUT6     |   497|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1908|
|11    |FDSE     |    22|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4605|
|2     |  stream_in_link3                         |stream_shell                       |   301|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn3_inst                        |update_knn3                        |  4288|
|13    |    grp_popcount_fu_507                   |popcount                           |   591|
|14    |    grp_popcount_fu_512                   |popcount_0                         |   584|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:02:08 . Memory (MB): peak = 2673.145 ; gain = 1470.078 ; free physical = 76286 ; free virtual = 112740
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1151 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:28 . Memory (MB): peak = 2673.145 ; gain = 531.977 ; free physical = 76306 ; free virtual = 112762
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:02:08 . Memory (MB): peak = 2673.152 ; gain = 1470.078 ; free physical = 76313 ; free virtual = 112769
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:02:08 . Memory (MB): peak = 2546.473 ; gain = 1343.406 ; free physical = 76259 ; free virtual = 112716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y4/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2731.805 ; gain = 57.680 ; free physical = 76257 ; free virtual = 112709
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:02:09 . Memory (MB): peak = 2549.473 ; gain = 1346.406 ; free physical = 76194 ; free virtual = 112647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn8_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn8_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y6/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.680 ; gain = 57.680 ; free physical = 76127 ; free virtual = 112579
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn8_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1110.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:22 2021...
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-3886] merging instance 'stream_in_link8/state_reg' (FDR) to 'stream_in_link8/val_out_reg'
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:22 2021...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y3/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn17_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn17_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn3_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn3_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:09 . Memory (MB): peak = 2681.301 ; gain = 1491.898 ; free physical = 78156 ; free virtual = 114600
# write_checkpoint -force page_netlist.dcp
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:11 . Memory (MB): peak = 2673.152 ; gain = 1483.750 ; free physical = 78175 ; free virtual = 114619
# write_checkpoint -force page_netlist.dcp
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y5/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:24 2021...
INFO: [Synth 8-4480] The timing for the instance stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:02:11 . Memory (MB): peak = 2674.316 ; gain = 1471.250 ; free physical = 79779 ; free virtual = 116213
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:24 2021...
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:02:14 . Memory (MB): peak = 2545.469 ; gain = 1342.406 ; free physical = 82527 ; free virtual = 118957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:02:12 . Memory (MB): peak = 2674.316 ; gain = 1471.250 ; free physical = 82519 ; free virtual = 118949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:02:12 . Memory (MB): peak = 2674.316 ; gain = 1471.250 ; free physical = 82515 ; free virtual = 118944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:02:12 . Memory (MB): peak = 2674.316 ; gain = 1471.250 ; free physical = 82503 ; free virtual = 118933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:02:12 . Memory (MB): peak = 2674.316 ; gain = 1471.250 ; free physical = 82503 ; free virtual = 118932
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:02:12 . Memory (MB): peak = 2674.316 ; gain = 1471.250 ; free physical = 82490 ; free virtual = 118919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:02:12 . Memory (MB): peak = 2674.316 ; gain = 1471.250 ; free physical = 82487 ; free virtual = 118916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   886|
|5     |LUT4     |   132|
|6     |LUT5     |   543|
|7     |LUT6     |   496|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1905|
|11    |FDSE     |    25|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4604|
|2     |  stream_in_link8                         |stream_shell                       |   301|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn8_inst                        |update_knn8                        |  4287|
|13    |    grp_popcount_fu_509                   |popcount                           |   591|
|14    |    grp_popcount_fu_514                   |popcount_0                         |   584|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:02:12 . Memory (MB): peak = 2674.316 ; gain = 1471.250 ; free physical = 82486 ; free virtual = 118915
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1739 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:31 . Memory (MB): peak = 2674.316 ; gain = 533.148 ; free physical = 82512 ; free virtual = 118942
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:02:13 . Memory (MB): peak = 2674.324 ; gain = 1471.250 ; free physical = 82512 ; free virtual = 118941
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:14 . Memory (MB): peak = 2548.469 ; gain = 1345.406 ; free physical = 82508 ; free virtual = 118937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn4_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn4_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn4_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty0111.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Synth 8-3886] merging instance 'stream_in_link4/state_reg' (FDR) to 'stream_in_link4/val_out_reg'
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y5/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y2/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:28 2021...
INFO: [Synth 8-4480] The timing for the instance stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:02:16 . Memory (MB): peak = 2672.000 ; gain = 1468.938 ; free physical = 82149 ; free virtual = 118575
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:28 2021...
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn8_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn8_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:02:15 . Memory (MB): peak = 2674.324 ; gain = 1484.922 ; free physical = 82643 ; free virtual = 119065
# write_checkpoint -force page_netlist.dcp
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:02:17 . Memory (MB): peak = 2672.000 ; gain = 1468.938 ; free physical = 85503 ; free virtual = 121924
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:02:17 . Memory (MB): peak = 2672.000 ; gain = 1468.938 ; free physical = 85503 ; free virtual = 121924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:02:17 . Memory (MB): peak = 2672.000 ; gain = 1468.938 ; free physical = 85485 ; free virtual = 121906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:02:17 . Memory (MB): peak = 2672.000 ; gain = 1468.938 ; free physical = 85484 ; free virtual = 121905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:02:18 . Memory (MB): peak = 2672.000 ; gain = 1468.938 ; free physical = 85471 ; free virtual = 121892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:02:18 . Memory (MB): peak = 2672.000 ; gain = 1468.938 ; free physical = 85466 ; free virtual = 121887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   886|
|5     |LUT4     |   132|
|6     |LUT5     |   543|
|7     |LUT6     |   497|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1908|
|11    |FDSE     |    22|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4605|
|2     |  stream_in_link4                         |stream_shell                       |   301|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn4_inst                        |update_knn4                        |  4288|
|13    |    grp_popcount_fu_507                   |popcount                           |   591|
|14    |    grp_popcount_fu_512                   |popcount_0                         |   584|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:02:18 . Memory (MB): peak = 2672.000 ; gain = 1468.938 ; free physical = 85465 ; free virtual = 121886
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 699 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:34 . Memory (MB): peak = 2672.000 ; gain = 530.836 ; free physical = 85485 ; free virtual = 121906
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:02:18 . Memory (MB): peak = 2672.008 ; gain = 1468.938 ; free physical = 85485 ; free virtual = 121906
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:02:18 . Memory (MB): peak = 2545.480 ; gain = 1342.406 ; free physical = 85417 ; free virtual = 121838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:02:18 . Memory (MB): peak = 2548.480 ; gain = 1345.406 ; free physical = 85356 ; free virtual = 121777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn6_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn6_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty1100.
WARNING: [Synth 8-3332] Sequential element (update_knn6_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty1100.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:02:19 . Memory (MB): peak = 2544.473 ; gain = 1341.406 ; free physical = 85243 ; free virtual = 121664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-3886] merging instance 'stream_in_link6/state_reg' (FDR) to 'stream_in_link6/val_out_reg'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:19 . Memory (MB): peak = 2548.473 ; gain = 1345.406 ; free physical = 85106 ; free virtual = 121531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn5_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn5_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn5_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty0101.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn4_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn4_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:02:20 . Memory (MB): peak = 2672.008 ; gain = 1482.609 ; free physical = 84934 ; free virtual = 121360
# write_checkpoint -force page_netlist.dcp
INFO: [Synth 8-3886] merging instance 'stream_in_link5/state_reg' (FDR) to 'stream_in_link5/val_out_reg'
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:02:19 . Memory (MB): peak = 2546.465 ; gain = 1343.398 ; free physical = 84963 ; free virtual = 121390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y2/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Synth 8-4480] The timing for the instance stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:02:21 . Memory (MB): peak = 2671.957 ; gain = 1468.883 ; free physical = 84903 ; free virtual = 121325
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:19 . Memory (MB): peak = 2550.465 ; gain = 1347.398 ; free physical = 84782 ; free virtual = 121203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn18_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn18_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:21 . Memory (MB): peak = 2545.465 ; gain = 1342.398 ; free physical = 84777 ; free virtual = 121199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:33 2021...
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty0111.
WARNING: [Synth 8-3332] Sequential element (update_knn18_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty0111.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.957 ; gain = 1468.883 ; free physical = 85028 ; free virtual = 121445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.957 ; gain = 1468.883 ; free physical = 85058 ; free virtual = 121475
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:02:21 . Memory (MB): peak = 2671.926 ; gain = 1468.859 ; free physical = 85151 ; free virtual = 121568
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.957 ; gain = 1468.883 ; free physical = 85151 ; free virtual = 121568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.957 ; gain = 1468.883 ; free physical = 85155 ; free virtual = 121573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:21 . Memory (MB): peak = 2549.465 ; gain = 1346.398 ; free physical = 85188 ; free virtual = 121605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn20_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn20_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.957 ; gain = 1468.883 ; free physical = 85642 ; free virtual = 122059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link18/state_reg' (FDR) to 'stream_in_link18/val_out_reg'
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:02:19 . Memory (MB): peak = 2545.461 ; gain = 1342.398 ; free physical = 86022 ; free virtual = 122439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.957 ; gain = 1468.883 ; free physical = 86072 ; free virtual = 122489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   886|
|5     |LUT4     |   132|
|6     |LUT5     |   543|
|7     |LUT6     |   497|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1908|
|11    |FDSE     |    22|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4605|
|2     |  stream_in_link6                         |stream_shell                       |   301|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn6_inst                        |update_knn6                        |  4288|
|13    |    grp_popcount_fu_507                   |popcount                           |   591|
|14    |    grp_popcount_fu_512                   |popcount_0                         |   584|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.957 ; gain = 1468.883 ; free physical = 86212 ; free virtual = 122629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 507 warnings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:51 . Memory (MB): peak = 2671.957 ; gain = 530.781 ; free physical = 86452 ; free virtual = 122869
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.965 ; gain = 1468.883 ; free physical = 86459 ; free virtual = 122876
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:20 . Memory (MB): peak = 2548.461 ; gain = 1345.398 ; free physical = 86349 ; free virtual = 122766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn19_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn19_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.926 ; gain = 1468.859 ; free physical = 86265 ; free virtual = 122682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:02:22 . Memory (MB): peak = 2544.469 ; gain = 1341.406 ; free physical = 86263 ; free virtual = 122680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.926 ; gain = 1468.859 ; free physical = 86255 ; free virtual = 122672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link20/state_reg' (FDR) to 'stream_in_link20/val_out_reg'
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.926 ; gain = 1468.859 ; free physical = 86218 ; free virtual = 122635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:02:22 . Memory (MB): peak = 2671.926 ; gain = 1468.859 ; free physical = 86211 ; free virtual = 122628
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[8]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[7]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[6]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[5]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[4]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[3]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[2]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[1]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_348_reg[0]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[8]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[7]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[6]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[5]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[4]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[3]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[2]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[1]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (update_knn19_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_348_reg[0]) is unused and will be removed from module pe_empty0101.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:02:23 . Memory (MB): peak = 2671.926 ; gain = 1468.859 ; free physical = 86171 ; free virtual = 122588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:02:23 . Memory (MB): peak = 2671.926 ; gain = 1468.859 ; free physical = 86167 ; free virtual = 122584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   886|
|5     |LUT4     |   132|
|6     |LUT5     |   543|
|7     |LUT6     |   497|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1908|
|11    |FDSE     |    22|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4605|
|2     |  stream_in_link5                         |stream_shell                       |   301|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn5_inst                        |update_knn5                        |  4288|
|13    |    grp_popcount_fu_507                   |popcount                           |   591|
|14    |    grp_popcount_fu_512                   |popcount_0                         |   584|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:02:23 . Memory (MB): peak = 2671.926 ; gain = 1468.859 ; free physical = 86166 ; free virtual = 122584
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 439 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:51 . Memory (MB): peak = 2671.926 ; gain = 530.758 ; free physical = 86188 ; free virtual = 122610
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:02:23 . Memory (MB): peak = 2671.934 ; gain = 1468.859 ; free physical = 86196 ; free virtual = 122618
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Synth 8-3886] merging instance 'stream_in_link19/state_reg' (FDR) to 'stream_in_link19/val_out_reg'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:23 . Memory (MB): peak = 2548.469 ; gain = 1345.406 ; free physical = 86229 ; free virtual = 122652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn12_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn12_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[8]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[7]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[6]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[5]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[4]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[3]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[2]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[1]) is unused and will be removed from module pe_empty1010.
WARNING: [Synth 8-3332] Sequential element (update_knn12_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_354_reg[0]) is unused and will be removed from module pe_empty1010.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:02:22 . Memory (MB): peak = 2677.754 ; gain = 1474.688 ; free physical = 86046 ; free virtual = 122469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link12/state_reg' (FDR) to 'stream_in_link12/val_out_reg'
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y1/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn6_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn6_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:02:23 . Memory (MB): peak = 2677.754 ; gain = 1474.688 ; free physical = 85900 ; free virtual = 122318
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:02:23 . Memory (MB): peak = 2677.754 ; gain = 1474.688 ; free physical = 85880 ; free virtual = 122298
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:22 . Memory (MB): peak = 2672.875 ; gain = 1469.812 ; free physical = 85879 ; free virtual = 122297
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:36 2021...
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:24 . Memory (MB): peak = 2687.082 ; gain = 1484.016 ; free physical = 85915 ; free virtual = 122329
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:02:25 . Memory (MB): peak = 2671.965 ; gain = 1482.555 ; free physical = 85947 ; free virtual = 122360
# write_checkpoint -force page_netlist.dcp
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:02:23 . Memory (MB): peak = 2677.754 ; gain = 1474.688 ; free physical = 85969 ; free virtual = 122383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:02:23 . Memory (MB): peak = 2677.754 ; gain = 1474.688 ; free physical = 85975 ; free virtual = 122388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:02:22 . Memory (MB): peak = 2546.477 ; gain = 1343.406 ; free physical = 86034 ; free virtual = 122448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:02:23 . Memory (MB): peak = 2677.754 ; gain = 1474.688 ; free physical = 86083 ; free virtual = 122496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:02:23 . Memory (MB): peak = 2677.754 ; gain = 1474.688 ; free physical = 86103 ; free virtual = 122516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    19|
|2     |LUT1     |    11|
|3     |LUT2     |   566|
|4     |LUT3     |   932|
|5     |LUT4     |   159|
|6     |LUT5     |   550|
|7     |LUT6     |   607|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  2159|
|11    |FDSE     |    23|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  5044|
|2     |  RS_link20                               |RelayStation                       |   392|
|3     |  stream_in_link18                        |stream_shell                       |   302|
|4     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   171|
|5     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|6     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|7     |        rdp_inst                          |xpm_counter_updn                   |    32|
|8     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|9     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|10    |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|11    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|12    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|13    |  update_knn18_inst                       |update_knn18                       |  4334|
|14    |    grp_popcount_fu_509                   |popcount                           |   574|
|15    |    grp_popcount_fu_514                   |popcount_0                         |   574|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:02:23 . Memory (MB): peak = 2677.754 ; gain = 1474.688 ; free physical = 86108 ; free virtual = 122521
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 579 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:52 . Memory (MB): peak = 2677.754 ; gain = 535.594 ; free physical = 86246 ; free virtual = 122659
Synthesis Optimization Complete : Time (s): cpu = 00:01:32 ; elapsed = 00:02:23 . Memory (MB): peak = 2677.762 ; gain = 1474.688 ; free physical = 86251 ; free virtual = 122664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4480] The timing for the instance stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:02:25 . Memory (MB): peak = 2671.922 ; gain = 1468.859 ; free physical = 87699 ; free virtual = 124112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:23 . Memory (MB): peak = 2549.477 ; gain = 1346.406 ; free physical = 87699 ; free virtual = 124112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn9_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn9_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2672.875 ; gain = 1469.812 ; free physical = 87681 ; free virtual = 124094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2672.875 ; gain = 1469.812 ; free physical = 87676 ; free virtual = 124089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:25 . Memory (MB): peak = 2687.082 ; gain = 1484.016 ; free physical = 87668 ; free virtual = 124081
---------------------------------------------------------------------------------
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn5_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn5_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:25 . Memory (MB): peak = 2687.082 ; gain = 1484.016 ; free physical = 87662 ; free virtual = 124076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2672.875 ; gain = 1469.812 ; free physical = 87661 ; free virtual = 124074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2672.875 ; gain = 1469.812 ; free physical = 87673 ; free virtual = 124087
---------------------------------------------------------------------------------
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:25 . Memory (MB): peak = 2671.934 ; gain = 1482.531 ; free physical = 87724 ; free virtual = 124138
# write_checkpoint -force page_netlist.dcp
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn9_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1110.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2672.875 ; gain = 1469.812 ; free physical = 87713 ; free virtual = 124127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:25 . Memory (MB): peak = 2687.082 ; gain = 1484.016 ; free physical = 87715 ; free virtual = 124128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:25 . Memory (MB): peak = 2687.082 ; gain = 1484.016 ; free physical = 87714 ; free virtual = 124127
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2672.875 ; gain = 1469.812 ; free physical = 87714 ; free virtual = 124127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    19|
|2     |LUT1     |    10|
|3     |LUT2     |   567|
|4     |LUT3     |   852|
|5     |LUT4     |   140|
|6     |LUT5     |   541|
|7     |LUT6     |   518|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1897|
|11    |FDSE     |    25|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4587|
|2     |  stream_in_link19                        |stream_shell                       |   307|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   173|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn19_inst                       |update_knn19                       |  4264|
|13    |    grp_popcount_fu_501                   |popcount                           |   591|
|14    |    grp_popcount_fu_506                   |popcount_0                         |   582|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2672.875 ; gain = 1469.812 ; free physical = 87714 ; free virtual = 124127
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 315 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2672.875 ; gain = 531.719 ; free physical = 87745 ; free virtual = 124158
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2672.883 ; gain = 1469.812 ; free physical = 87753 ; free virtual = 124167
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:25 . Memory (MB): peak = 2687.082 ; gain = 1484.016 ; free physical = 87741 ; free virtual = 124155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:02:25 . Memory (MB): peak = 2687.082 ; gain = 1484.016 ; free physical = 87740 ; free virtual = 124153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    41|
|2     |LUT1     |    13|
|3     |LUT2     |   574|
|4     |LUT3     |   855|
|5     |LUT4     |   396|
|6     |LUT5     |   784|
|7     |LUT6     |   876|
|8     |MUXF7    |    96|
|9     |RAMB18E2 |    16|
|10    |RAMB36E2 |     2|
|11    |FDRE     |  2188|
|12    |FDSE     |    26|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  5867|
|2     |  stream_in_link20                        |stream_shell                       |   299|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   170|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn20_inst                       |update_knn20                       |  5552|
|13    |    grp_popcount_fu_610                   |popcount                           |   574|
|14    |    grp_popcount_fu_615                   |popcount_0                         |   574|
|15    |    update_knn20_mux_dEe_U2               |update_knn20_mux_dEe               |     4|
|16    |    update_knn20_mux_eOg_U3               |update_knn20_mux_eOg               |   128|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:26 . Memory (MB): peak = 2687.082 ; gain = 1484.016 ; free physical = 87740 ; free virtual = 124153
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1089 warnings.
INFO: [Synth 8-3886] merging instance 'stream_in_link9/state_reg' (FDR) to 'stream_in_link9/val_out_reg'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:50 . Memory (MB): peak = 2687.082 ; gain = 545.922 ; free physical = 87763 ; free virtual = 124176
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:26 . Memory (MB): peak = 2687.090 ; gain = 1484.016 ; free physical = 87763 ; free virtual = 124176
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:02:26 . Memory (MB): peak = 2671.922 ; gain = 1468.859 ; free physical = 87750 ; free virtual = 124163
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:02:26 . Memory (MB): peak = 2671.922 ; gain = 1468.859 ; free physical = 87748 ; free virtual = 124161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:02:26 . Memory (MB): peak = 2671.922 ; gain = 1468.859 ; free physical = 87735 ; free virtual = 124149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:02:26 . Memory (MB): peak = 2671.922 ; gain = 1468.859 ; free physical = 87735 ; free virtual = 124148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2671.922 ; gain = 1468.859 ; free physical = 87686 ; free virtual = 124099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2671.922 ; gain = 1468.859 ; free physical = 87681 ; free virtual = 124095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   885|
|5     |LUT4     |   133|
|6     |LUT5     |   538|
|7     |LUT6     |   500|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1903|
|11    |FDSE     |    25|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4601|
|2     |  stream_in_link12                        |stream_shell                       |   308|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   173|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn12_inst                       |update_knn12                       |  4277|
|13    |    grp_popcount_fu_507                   |popcount                           |   591|
|14    |    grp_popcount_fu_512                   |popcount_0                         |   583|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2671.922 ; gain = 1468.859 ; free physical = 87680 ; free virtual = 124093
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 439 warnings.
INFO: [Project 1-570] Preparing netlist for logic optimization
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:38 . Memory (MB): peak = 2671.922 ; gain = 530.758 ; free physical = 87690 ; free virtual = 124103
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2671.930 ; gain = 1468.859 ; free physical = 87690 ; free virtual = 124103
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-4480] The timing for the instance stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn18_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn18_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:02:25 . Memory (MB): peak = 2674.297 ; gain = 1471.227 ; free physical = 87605 ; free virtual = 124018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2677.762 ; gain = 1488.359 ; free physical = 87649 ; free virtual = 124062
# write_checkpoint -force page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn19_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn19_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2674.297 ; gain = 1471.227 ; free physical = 87423 ; free virtual = 123841
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2674.297 ; gain = 1471.227 ; free physical = 87459 ; free virtual = 123878
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:02:26 . Memory (MB): peak = 2672.883 ; gain = 1483.484 ; free physical = 87481 ; free virtual = 123900
# write_checkpoint -force page_netlist.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2674.297 ; gain = 1471.227 ; free physical = 87460 ; free virtual = 123878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2674.297 ; gain = 1471.227 ; free physical = 87457 ; free virtual = 123876
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y0/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:28 . Memory (MB): peak = 2546.477 ; gain = 1343.406 ; free physical = 87428 ; free virtual = 123843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Timing 38-480] Writing timing data to binary archive.
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2674.297 ; gain = 1471.227 ; free physical = 87426 ; free virtual = 123840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2674.297 ; gain = 1471.227 ; free physical = 87422 ; free virtual = 123836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   886|
|5     |LUT4     |   132|
|6     |LUT5     |   543|
|7     |LUT6     |   496|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1908|
|11    |FDSE     |    22|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4604|
|2     |  stream_in_link9                         |stream_shell                       |   301|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn9_inst                        |update_knn9                        |  4287|
|13    |    grp_popcount_fu_509                   |popcount                           |   591|
|14    |    grp_popcount_fu_514                   |popcount_0                         |   584|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2674.297 ; gain = 1471.227 ; free physical = 87420 ; free virtual = 123834
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1617 warnings.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:37 . Memory (MB): peak = 2674.297 ; gain = 533.125 ; free physical = 87436 ; free virtual = 123855
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2674.305 ; gain = 1471.227 ; free physical = 87435 ; free virtual = 123854
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn20_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn20_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-83] Releasing license: Synthesis
334 Infos, 479 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:29 . Memory (MB): peak = 2687.090 ; gain = 1497.688 ; free physical = 87459 ; free virtual = 123878
# write_checkpoint -force page_netlist.dcp
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn12_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn12_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:29 . Memory (MB): peak = 2549.477 ; gain = 1346.406 ; free physical = 87482 ; free virtual = 123902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn7_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn7_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:02:29 . Memory (MB): peak = 2671.930 ; gain = 1482.531 ; free physical = 87512 ; free virtual = 123931
# write_checkpoint -force page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:40 2021...
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:02:26 . Memory (MB): peak = 2545.457 ; gain = 1342.391 ; free physical = 87516 ; free virtual = 123931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (update_knn7_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1110.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y0/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Synth 8-3886] merging instance 'stream_in_link7/state_reg' (FDR) to 'stream_in_link7/val_out_reg'
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:27 . Memory (MB): peak = 2549.457 ; gain = 1346.391 ; free physical = 87818 ; free virtual = 124228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn14_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn14_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1011.
WARNING: [Synth 8-3332] Sequential element (update_knn14_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1011.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:42 2021...
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:29 . Memory (MB): peak = 2544.457 ; gain = 1341.391 ; free physical = 88892 ; free virtual = 125301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link14/state_reg' (FDR) to 'stream_in_link14/val_out_reg'
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:02:30 . Memory (MB): peak = 2545.465 ; gain = 1342.398 ; free physical = 88924 ; free virtual = 125334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:30 . Memory (MB): peak = 2547.457 ; gain = 1344.391 ; free physical = 89161 ; free virtual = 125572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn1_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn1_trainbkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Synth 8-4480] The timing for the instance stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 2548.465 ; gain = 1345.398 ; free physical = 89202 ; free virtual = 125613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn16_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn16_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn9_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn9_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:31 . Memory (MB): peak = 2674.148 ; gain = 1471.078 ; free physical = 89228 ; free virtual = 125639
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:02:29 . Memory (MB): peak = 2674.305 ; gain = 1484.898 ; free physical = 89326 ; free virtual = 125741
# write_checkpoint -force page_netlist.dcp
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[8]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[7]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[6]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[5]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[4]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[3]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[2]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[1]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_363_reg[0]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[8]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[7]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[6]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[5]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[4]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[3]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[2]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[1]) is unused and will be removed from module pe_empty1121.
WARNING: [Synth 8-3332] Sequential element (update_knn1_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_363_reg[0]) is unused and will be removed from module pe_empty1121.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y4/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty1111.
WARNING: [Synth 8-3332] Sequential element (update_knn16_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty1111.
INFO: [Synth 8-3886] merging instance 'stream_in_link1/val_out_reg' (FDR) to 'stream_in_link1/state_reg'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Synth 8-3886] merging instance 'stream_in_link16/state_reg' (FDR) to 'stream_in_link16/val_out_reg'
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:28 . Memory (MB): peak = 2545.465 ; gain = 1342.398 ; free physical = 90420 ; free virtual = 126843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:02:29 . Memory (MB): peak = 2673.316 ; gain = 1470.250 ; free physical = 90406 ; free virtual = 126829
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:43 2021...
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 2674.148 ; gain = 1471.078 ; free physical = 90393 ; free virtual = 126812
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y3/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 2674.148 ; gain = 1471.078 ; free physical = 90391 ; free virtual = 126805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 2674.148 ; gain = 1471.078 ; free physical = 90413 ; free virtual = 126826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 2674.148 ; gain = 1471.078 ; free physical = 90419 ; free virtual = 126833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:02:32 . Memory (MB): peak = 2674.148 ; gain = 1471.078 ; free physical = 90467 ; free virtual = 126881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:02:32 . Memory (MB): peak = 2674.148 ; gain = 1471.078 ; free physical = 90473 ; free virtual = 126886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   886|
|5     |LUT4     |   132|
|6     |LUT5     |   543|
|7     |LUT6     |   496|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1905|
|11    |FDSE     |    25|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4604|
|2     |  stream_in_link7                         |stream_shell                       |   301|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn7_inst                        |update_knn7                        |  4287|
|13    |    grp_popcount_fu_509                   |popcount                           |   591|
|14    |    grp_popcount_fu_514                   |popcount_0                         |   584|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:02:32 . Memory (MB): peak = 2674.148 ; gain = 1471.078 ; free physical = 90472 ; free virtual = 126886
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1155 warnings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:28 . Memory (MB): peak = 2548.465 ; gain = 1345.398 ; free physical = 90529 ; free virtual = 126942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|update_knn15_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|update_knn15_traibkb_ram: | ram_reg                          | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:02:01 . Memory (MB): peak = 2674.148 ; gain = 531.977 ; free physical = 90556 ; free virtual = 126970
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:02:32 . Memory (MB): peak = 2674.156 ; gain = 1471.078 ; free physical = 90571 ; free virtual = 126985
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:44 2021...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y6/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter2_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[8]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[7]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[6]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[5]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[4]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[3]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[2]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[1]) is unused and will be removed from module pe_empty0011.
WARNING: [Synth 8-3332] Sequential element (update_knn15_inst/ap_phi_reg_pp2_iter3_knn_set_0_load_s_reg_356_reg[0]) is unused and will be removed from module pe_empty0011.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2673.316 ; gain = 1470.250 ; free physical = 92156 ; free virtual = 128561
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2673.316 ; gain = 1470.250 ; free physical = 92223 ; free virtual = 128628
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y4/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2673.316 ; gain = 1470.250 ; free physical = 92318 ; free virtual = 128718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2673.316 ; gain = 1470.250 ; free physical = 92327 ; free virtual = 128726
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:32 . Memory (MB): peak = 2670.035 ; gain = 1466.969 ; free physical = 92377 ; free virtual = 128776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link15/state_reg' (FDR) to 'stream_in_link15/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2673.316 ; gain = 1470.250 ; free physical = 92451 ; free virtual = 128850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2673.316 ; gain = 1470.250 ; free physical = 92462 ; free virtual = 128861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    11|
|3     |LUT2     |   569|
|4     |LUT3     |   886|
|5     |LUT4     |   136|
|6     |LUT5     |   666|
|7     |LUT6     |   500|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  2161|
|11    |FDSE     |    25|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4993|
|2     |  RS_link16                               |RelayStation                       |   392|
|3     |  stream_in_link14                        |stream_shell                       |   308|
|4     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   173|
|5     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|6     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|7     |        rdp_inst                          |xpm_counter_updn                   |    32|
|8     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|9     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|10    |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|11    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|12    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|13    |  update_knn14_inst                       |update_knn14                       |  4277|
|14    |    grp_popcount_fu_509                   |popcount                           |   591|
|15    |    grp_popcount_fu_514                   |popcount_0                         |   583|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2673.316 ; gain = 1470.250 ; free physical = 92467 ; free virtual = 128866
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 835 warnings.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:02:33 . Memory (MB): peak = 2671.215 ; gain = 1468.148 ; free physical = 92478 ; free virtual = 128877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 2673.316 ; gain = 531.164 ; free physical = 92561 ; free virtual = 128960
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2673.324 ; gain = 1470.250 ; free physical = 92561 ; free virtual = 128960
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:45 2021...
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:45 2021...
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2670.035 ; gain = 1466.969 ; free physical = 94232 ; free virtual = 130620
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2670.035 ; gain = 1466.969 ; free physical = 94275 ; free virtual = 130663
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 2671.215 ; gain = 1468.148 ; free physical = 94487 ; free virtual = 130875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2670.035 ; gain = 1466.969 ; free physical = 94505 ; free virtual = 130894
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2670.035 ; gain = 1466.969 ; free physical = 94521 ; free virtual = 130911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 2671.215 ; gain = 1468.148 ; free physical = 94532 ; free virtual = 130921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2670.035 ; gain = 1466.969 ; free physical = 95813 ; free virtual = 132206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
/tmp/direct_wires/workspace/F003_syn_dg_reg
cd workspace/F004_pr_dg_reg && ./main.sh
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2670.035 ; gain = 1466.969 ; free physical = 95856 ; free virtual = 132249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    22|
|2     |LUT1     |    12|
|3     |LUT2     |   567|
|4     |LUT3     |   704|
|5     |LUT4     |    93|
|6     |LUT5     |   621|
|7     |LUT6     |   467|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1745|
|11    |FDSE     |    21|
+------+---------+------+
/tmp/direct_wires/workspace/F004_pr_dg_reg

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
/tmp/direct_wires/workspace/F004_pr_dg_reg
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4270|
|2     |  RS_link21                               |RelayStation                       |   392|
|3     |  stream_in_link1                         |stream_shell                       |   300|
|4     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|5     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
/tmp/direct_wires/workspace/F004_pr_dg_reg
|6     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|7     |        rdp_inst                          |xpm_counter_updn                   |    32|
|8     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|9     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|10    |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|11    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|12    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
/tmp/direct_wires/workspace/F004_pr_dg_reg
|13    |  update_knn1_inst                        |update_knn1                        |  3562|
|14    |    grp_popcount_fu_492                   |popcount                           |   604|
|15    |    grp_popcount_fu_497                   |popcount_0                         |   585|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2670.035 ; gain = 1466.969 ; free physical = 95868 ; free virtual = 132261
/tmp/direct_wires/workspace/F004_pr_dg_reg
---------------------------------------------------------------------------------
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
Synthesis finished with 0 errors, 0 critical warnings and 576 warnings.
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
/tmp/direct_wires/workspace/F004_pr_dg_reg
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 2671.215 ; gain = 1468.148 ; free physical = 95874 ; free virtual = 132267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 2671.215 ; gain = 1468.148 ; free physical = 95890 ; free virtual = 132283
---------------------------------------------------------------------------------
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:02:00 . Memory (MB): peak = 2670.035 ; gain = 528.883 ; free physical = 96011 ; free virtual = 132404
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:02:33 . Memory (MB): peak = 2670.043 ; gain = 1466.969 ; free physical = 96011 ; free virtual = 132404
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 2671.215 ; gain = 1468.148 ; free physical = 97022 ; free virtual = 133415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 2671.215 ; gain = 1468.148 ; free physical = 97063 ; free virtual = 133456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   853|
|5     |LUT4     |   140|
|6     |LUT5     |   549|
|7     |LUT6     |   512|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1898|
|11    |FDSE     |    28|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4597|
|2     |  stream_in_link16                        |stream_shell                       |   308|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   173|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn16_inst                       |update_knn16                       |  4273|
|13    |    grp_popcount_fu_509                   |popcount                           |   591|
|14    |    grp_popcount_fu_514                   |popcount_0                         |   582|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:34 . Memory (MB): peak = 2671.215 ; gain = 1468.148 ; free physical = 97071 ; free virtual = 133464
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1427 warnings.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:02:02 . Memory (MB): peak = 2671.215 ; gain = 530.055 ; free physical = 97098 ; free virtual = 133491
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:34 . Memory (MB): peak = 2671.223 ; gain = 1468.148 ; free physical = 97097 ; free virtual = 133490
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Synth 8-4480] The timing for the instance stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:02:31 . Memory (MB): peak = 2672.879 ; gain = 1469.812 ; free physical = 97036 ; free virtual = 133429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y3/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn7_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn7_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:35 . Memory (MB): peak = 2674.156 ; gain = 1484.750 ; free physical = 96912 ; free virtual = 133301
# write_checkpoint -force page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:47 2021...
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:32 . Memory (MB): peak = 2672.879 ; gain = 1469.812 ; free physical = 96910 ; free virtual = 133294
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:32 . Memory (MB): peak = 2672.879 ; gain = 1469.812 ; free physical = 96931 ; free virtual = 133315
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:32 . Memory (MB): peak = 2672.879 ; gain = 1469.812 ; free physical = 97033 ; free virtual = 133418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:32 . Memory (MB): peak = 2672.879 ; gain = 1469.812 ; free physical = 97040 ; free virtual = 133425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2672.879 ; gain = 1469.812 ; free physical = 97175 ; free virtual = 133559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2672.879 ; gain = 1469.812 ; free physical = 97199 ; free virtual = 133583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |    10|
|3     |LUT2     |   568|
|4     |LUT3     |   885|
|5     |LUT4     |   133|
|6     |LUT5     |   538|
|7     |LUT6     |   500|
|8     |RAMB18E2 |    16|
|9     |RAMB36E2 |     2|
|10    |FDRE     |  1900|
|11    |FDSE     |    28|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  4601|
|2     |  stream_in_link15                        |stream_shell                       |   308|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   173|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  update_knn15_inst                       |update_knn15                       |  4277|
|13    |    grp_popcount_fu_509                   |popcount                           |   591|
|14    |    grp_popcount_fu_514                   |popcount_0                         |   583|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2672.879 ; gain = 1469.812 ; free physical = 97448 ; free virtual = 133832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 315 warnings.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-570] Preparing netlist for logic optimization
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:51 . Memory (MB): peak = 2672.879 ; gain = 531.719 ; free physical = 98384 ; free virtual = 134769
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2672.887 ; gain = 1469.812 ; free physical = 98393 ; free virtual = 134777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn14_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn14_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn1_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn1_trainbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:35 . Memory (MB): peak = 2673.324 ; gain = 1483.922 ; free physical = 98411 ; free virtual = 134795
# write_checkpoint -force page_netlist.dcp
INFO: [Common 17-83] Releasing license: Synthesis
256 Infos, 413 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:36 . Memory (MB): peak = 2670.043 ; gain = 1480.641 ; free physical = 98462 ; free virtual = 134846
# write_checkpoint -force page_netlist.dcp
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn16_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn16_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:39 . Memory (MB): peak = 2671.223 ; gain = 1481.820 ; free physical = 98307 ; free virtual = 134691
# write_checkpoint -force page_netlist.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-480] Writing timing data to binary archive.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_0_U/update_knn15_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell training_set_V_1_U/update_knn15_traibkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:36 . Memory (MB): peak = 2672.887 ; gain = 1483.484 ; free physical = 98026 ; free virtual = 134416
# write_checkpoint -force page_netlist.dcp
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y1/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.836 ; gain = 55.680 ; free physical = 97770 ; free virtual = 134156
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:53 2021...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y3/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.723 ; gain = 58.680 ; free physical = 97906 ; free virtual = 134294
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y6/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2731.004 ; gain = 57.680 ; free physical = 97791 ; free virtual = 134173
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:55 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:55 2021...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y5/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.902 ; gain = 58.680 ; free physical = 97960 ; free virtual = 134333
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn17.tcl
# set logFileId [open ./runLogImpl_X0Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn16.tcl
# set logFileId [open ./runLogImpl_X1Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:56 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn7.tcl
# set logFileId [open ./runLogImpl_X3Y1.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn1.tcl
# set logFileId [open ./runLogImpl_X1Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn8.tcl
# set logFileId [open ./runLogImpl_X3Y2.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn14.tcl
# set logFileId [open ./runLogImpl_X1Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn18.tcl
# set logFileId [open ./runLogImpl_X0Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 100530 ; free virtual = 136903

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn13.tcl
# set logFileId [open ./runLogImpl_X2Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 100538 ; free virtual = 136911

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 100546 ; free virtual = 136919

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 100549 ; free virtual = 136922

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 100555 ; free virtual = 136928
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y6/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 100617 ; free virtual = 136986

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 100637 ; free virtual = 137006

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn4.tcl
# set logFileId [open ./runLogImpl_X2Y1.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 101675 ; free virtual = 138044

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn9.tcl
# set logFileId [open ./runLogImpl_X3Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn19.tcl
# set logFileId [open ./runLogImpl_X0Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 101552 ; free virtual = 137921

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn15.tcl
# set logFileId [open ./runLogImpl_X0Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn11.tcl
# set logFileId [open ./runLogImpl_X3Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:11:57 2021...
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn6.tcl
# set logFileId [open ./runLogImpl_X3Y0.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn5.tcl
# set logFileId [open ./runLogImpl_X2Y0.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 101483 ; free virtual = 137847

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 101486 ; free virtual = 137850

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn10.tcl
# set logFileId [open ./runLogImpl_X3Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn12.tcl
# set logFileId [open ./runLogImpl_X3Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn20.tcl
# set logFileId [open ./runLogImpl_X1Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 101545 ; free virtual = 137909
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn2.tcl
# set logFileId [open ./runLogImpl_X2Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_update_knn3.tcl
# set logFileId [open ./runLogImpl_X2Y2.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 101596 ; free virtual = 137959

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 101597 ; free virtual = 137961

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 101595 ; free virtual = 137959

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 101649 ; free virtual = 138013

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 101661 ; free virtual = 138025
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.395 ; gain = 0.000 ; free physical = 102765 ; free virtual = 139128

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 102765 ; free virtual = 139128
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 102612 ; free virtual = 138976
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Timing 38-478] Restoring timing data from binary archive.
Reading XDEF placement.
Reading placer database...
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF routing.
Reading XDEF placement.
Reading placer database...
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 83047 ; free virtual = 119411
Restored from archive | CPU: 1.850000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 83044 ; free virtual = 119407
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Timing 38-478] Restoring timing data from binary archive.
Reading XDEF routing.
open_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 82839 ; free virtual = 119202
# update_design -cell floorplan_static_i/pe_empty_X1Y5/inst -black_box
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 82807 ; free virtual = 119170
Restored from archive | CPU: 1.830000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 82801 ; free virtual = 119165
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 82706 ; free virtual = 119071
Restored from archive | CPU: 1.900000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 82704 ; free virtual = 119070
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 82695 ; free virtual = 119060
Restored from archive | CPU: 1.960000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 82693 ; free virtual = 119058
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 82682 ; free virtual = 119047
# update_design -cell floorplan_static_i/pe_empty_X0Y4/inst -black_box
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF placement.
Reading placer database...
open_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 82537 ; free virtual = 118904
# update_design -cell floorplan_static_i/pe_empty_X2Y1/inst -black_box
INFO: [Project 1-853] Binary constraint restore complete.
open_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 82485 ; free virtual = 118852
# update_design -cell floorplan_static_i/pe_empty_X2Y6/inst -black_box
Reading XDEF placement.
Reading placer database...
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF routing.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 82135 ; free virtual = 118503
Restored from archive | CPU: 1.850000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 82136 ; free virtual = 118504
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
INFO: [Project 1-853] Binary constraint restore complete.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 82079 ; free virtual = 118448
INFO: [Project 1-853] Binary constraint restore complete.
Restored from archive | CPU: 1.880000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 82077 ; free virtual = 118446
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF placement.
Reading placer database...
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-853] Binary constraint restore complete.
open_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 82015 ; free virtual = 118383
# update_design -cell floorplan_static_i/pe_empty_X0Y3/inst -black_box
Reading XDEF placement.
Reading placer database...
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-853] Binary constraint restore complete.
open_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 81906 ; free virtual = 118276
# update_design -cell floorplan_static_i/pe_empty_X1Y6/inst -black_box
Reading XDEF placement.
Reading placer database...
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 81732 ; free virtual = 118103
Restored from archive | CPU: 2.030000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 81725 ; free virtual = 118096
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF routing.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81701 ; free virtual = 118072
Restored from archive | CPU: 1.870000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81702 ; free virtual = 118073
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
Reading XDEF routing.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.812 ; gain = 0.000 ; free physical = 81659 ; free virtual = 118030
Restored from archive | CPU: 1.890000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.812 ; gain = 0.000 ; free physical = 81652 ; free virtual = 118023
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 81617 ; free virtual = 117988
Restored from archive | CPU: 2.150000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 81613 ; free virtual = 117984
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 81589 ; free virtual = 117960
# update_design -cell floorplan_static_i/pe_empty_X1Y3/inst -black_box
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 81574 ; free virtual = 117945
Restored from archive | CPU: 1.890000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 81567 ; free virtual = 117938
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 81568 ; free virtual = 117939
Restored from archive | CPU: 3.100000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 81558 ; free virtual = 117929
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 81533 ; free virtual = 117904
# update_design -cell floorplan_static_i/pe_empty_X2Y2/inst -black_box
open_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2221.816 ; gain = 1062.422 ; free physical = 81472 ; free virtual = 117844
# update_design -cell floorplan_static_i/pe_empty_X1Y4/inst -black_box
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 81441 ; free virtual = 117815
# update_design -cell floorplan_static_i/pe_empty_X3Y3/inst -black_box
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 81391 ; free virtual = 117766
# update_design -cell floorplan_static_i/pe_empty_X3Y0/inst -black_box
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
open_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 81308 ; free virtual = 117685
# update_design -cell floorplan_static_i/pe_empty_X0Y6/inst -black_box
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y1/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 81062 ; free virtual = 117445
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y5/inst ../../F003_syn_dg_reg/X1Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y5/inst ../../F003_syn_dg_reg/X1Y5/page_netlist.dcp
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 81044 ; free virtual = 117427
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y4/inst ../../F003_syn_dg_reg/X0Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y4/inst ../../F003_syn_dg_reg/X0Y4/page_netlist.dcp
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 81046 ; free virtual = 117429
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y1/inst ../../F003_syn_dg_reg/X2Y1/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y1/inst ../../F003_syn_dg_reg/X2Y1/page_netlist.dcp
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 81049 ; free virtual = 117432
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y6/inst ../../F003_syn_dg_reg/X2Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y6/inst ../../F003_syn_dg_reg/X2Y6/page_netlist.dcp
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Reading XDEF placement.
Reading placer database...
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Reading XDEF placement.
Reading placer database...
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.805 ; gain = 33.000 ; free physical = 80926 ; free virtual = 117312
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y3/inst ../../F003_syn_dg_reg/X0Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y3/inst ../../F003_syn_dg_reg/X0Y3/page_netlist.dcp
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF routing.
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 80789 ; free virtual = 117175
Restored from archive | CPU: 2.990000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 80787 ; free virtual = 117173
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-853] Binary constraint restore complete.
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.805 ; gain = 33.000 ; free physical = 80802 ; free virtual = 117188
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y6/inst ../../F003_syn_dg_reg/X1Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y6/inst ../../F003_syn_dg_reg/X1Y6/page_netlist.dcp
Reading XDEF routing.
Reading XDEF placement.
Reading placer database...
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80765 ; free virtual = 117152
Restored from archive | CPU: 2.940000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80778 ; free virtual = 117165
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
open_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 80797 ; free virtual = 117187
# update_design -cell floorplan_static_i/pe_empty_X3Y5/inst -black_box
Reading XDEF placement.
Reading placer database...
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y0/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.809 ; gain = 33.000 ; free physical = 80754 ; free virtual = 117147
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F003_syn_dg_reg/X1Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F003_syn_dg_reg/X1Y3/page_netlist.dcp
open_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:01:13 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80717 ; free virtual = 117109
# update_design -cell floorplan_static_i/pe_empty_X0Y5/inst -black_box
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 80708 ; free virtual = 117100
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y0/inst ../../F003_syn_dg_reg/X3Y0/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y0/inst ../../F003_syn_dg_reg/X3Y0/page_netlist.dcp
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.816 ; gain = 32.000 ; free physical = 80711 ; free virtual = 117103
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y4/inst ../../F003_syn_dg_reg/X1Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y4/inst ../../F003_syn_dg_reg/X1Y4/page_netlist.dcp
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF routing.
INFO: [Project 1-853] Binary constraint restore complete.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF routing.
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Reading XDEF placement.
Reading placer database...
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80632 ; free virtual = 117025
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 80636 ; free virtual = 117029
Restored from archive | CPU: 2.920000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80633 ; free virtual = 117026
Restored from archive | CPU: 1.850000 secs | Memory: 8.131096 MB |
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 80632 ; free virtual = 117025
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.805 ; gain = 32.000 ; free physical = 80600 ; free virtual = 116993
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F003_syn_dg_reg/X3Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F003_syn_dg_reg/X3Y3/page_netlist.dcp
INFO: [Project 1-853] Binary constraint restore complete.
open_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:01:15 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 80575 ; free virtual = 116968
# update_design -cell floorplan_static_i/pe_empty_X3Y1/inst -black_box
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-853] Binary constraint restore complete.
open_checkpoint: Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80505 ; free virtual = 116900
# update_design -cell floorplan_static_i/pe_empty_X3Y2/inst -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y2/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Reading XDEF placement.
Reading placer database...
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Reading XDEF routing.
INFO: [Project 1-853] Binary constraint restore complete.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 80441 ; free virtual = 116840
Restored from archive | CPU: 3.040000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 80438 ; free virtual = 116836
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF placement.
Reading placer database...
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 80399 ; free virtual = 116797
Reading XDEF routing.
Restored from archive | CPU: 1.900000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 80422 ; free virtual = 116820
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 80445 ; free virtual = 116843
Restored from archive | CPU: 2.990000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 80455 ; free virtual = 116853
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
update_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2253.805 ; gain = 32.000 ; free physical = 80483 ; free virtual = 116881
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y6/inst ../../F003_syn_dg_reg/X0Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y6/inst ../../F003_syn_dg_reg/X0Y6/page_netlist.dcp
open_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:01:17 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 80502 ; free virtual = 116900
# update_design -cell floorplan_static_i/pe_empty_X3Y4/inst -black_box
update_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 80509 ; free virtual = 116907
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y2/inst ../../F003_syn_dg_reg/X2Y2/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y2/inst ../../F003_syn_dg_reg/X2Y2/page_netlist.dcp
open_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 80500 ; free virtual = 116898
# update_design -cell floorplan_static_i/pe_empty_X2Y3/inst -black_box
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y4/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y4/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y4/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y4/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y6/page_netlist/pe_empty1011_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y6/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y6/page_netlist/pe_empty1011_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y6/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y5/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X1Y5/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y5/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X1Y5/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y1/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y1/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y1/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y1/inst'
Reading XDEF routing.
open_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 80491 ; free virtual = 116891
# update_design -cell floorplan_static_i/pe_empty_X3Y6/inst -black_box
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80455 ; free virtual = 116856
Restored from archive | CPU: 2.900000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80457 ; free virtual = 116858
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y3/page_netlist/pe_empty0101_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y3/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y3/page_netlist/pe_empty0101_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y3/inst'
open_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80398 ; free virtual = 116800
# update_design -cell floorplan_static_i/pe_empty_X2Y0/inst -black_box
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y6/page_netlist/pe_empty1011_late.xdc] for cell 'floorplan_static_i/pe_empty_X1Y6/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y6/page_netlist/pe_empty1011_late.xdc] for cell 'floorplan_static_i/pe_empty_X1Y6/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y3/page_netlist/pe_empty1121_late.xdc] for cell 'floorplan_static_i/pe_empty_X1Y3/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y3/page_netlist/pe_empty1121_late.xdc] for cell 'floorplan_static_i/pe_empty_X1Y3/inst'
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y1/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y0/page_netlist/pe_empty1100_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y0/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y0/page_netlist/pe_empty1100_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y0/inst'
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y4/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X1Y4/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X1Y4/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X1Y4/inst'
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.805 ; gain = 33.000 ; free physical = 80360 ; free virtual = 116766
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y1/inst ../../F003_syn_dg_reg/X3Y1/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y1/inst ../../F003_syn_dg_reg/X3Y1/page_netlist.dcp
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y3/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y3/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y3/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y3/inst'
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 80313 ; free virtual = 116721
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F003_syn_dg_reg/X3Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F003_syn_dg_reg/X3Y5/page_netlist.dcp
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 80267 ; free virtual = 116676
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y5/inst ../../F003_syn_dg_reg/X0Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y5/inst ../../F003_syn_dg_reg/X0Y5/page_netlist.dcp
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y2/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 80160 ; free virtual = 116569
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F003_syn_dg_reg/X2Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F003_syn_dg_reg/X2Y3/page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 79944 ; free virtual = 116355
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y2/inst ../../F003_syn_dg_reg/X3Y2/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y2/inst ../../F003_syn_dg_reg/X3Y2/page_netlist.dcp
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 79830 ; free virtual = 116242
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F003_syn_dg_reg/X3Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F003_syn_dg_reg/X3Y4/page_netlist.dcp
update_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2253.805 ; gain = 32.000 ; free physical = 79849 ; free virtual = 116261
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y6/inst ../../F003_syn_dg_reg/X3Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y6/inst ../../F003_syn_dg_reg/X3Y6/page_netlist.dcp
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y6/page_netlist/pe_empty0011_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y6/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y6/page_netlist/pe_empty0011_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y6/inst'
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y0/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 79761 ; free virtual = 116174
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y0/inst ../../F003_syn_dg_reg/X2Y0/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y0/inst ../../F003_syn_dg_reg/X2Y0/page_netlist.dcp
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y2/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y2/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y2/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y2/inst'
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y1/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y1/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y1/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y1/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y3/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y3/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y3/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y3/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y5/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y5/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y5/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y5/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y5/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y5/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X0Y5/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y5/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y6/page_netlist/pe_empty1010_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y6/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y6/page_netlist/pe_empty1010_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y6/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y2/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y2/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y2/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y2/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y4/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y4/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X3Y4/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y4/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y0/page_netlist/pe_empty0101_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y0/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_dg_reg/X2Y0/page_netlist/pe_empty0101_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y0/inst'
read_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2609.250 ; gain = 355.438 ; free physical = 75267 ; free virtual = 111680
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
read_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2610.246 ; gain = 356.438 ; free physical = 75230 ; free virtual = 111643
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
read_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 2610.250 ; gain = 356.438 ; free physical = 75233 ; free virtual = 111646
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
read_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 2609.242 ; gain = 354.438 ; free physical = 74963 ; free virtual = 111376
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2631.262 ; gain = 20.008 ; free physical = 74744 ; free virtual = 111157

Starting Cache Timing Information Task
read_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2609.246 ; gain = 354.438 ; free physical = 74729 ; free virtual = 111142
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.258 ; gain = 18.008 ; free physical = 74695 ; free virtual = 111108

Starting Cache Timing Information Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.262 ; gain = 16.008 ; free physical = 74687 ; free virtual = 111100

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
read_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 2609.250 ; gain = 355.438 ; free physical = 74606 ; free virtual = 111019
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2ad8c5e0a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.262 ; gain = 90.000 ; free physical = 74352 ; free virtual = 110765

Starting Logic Optimization Task
read_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 2612.551 ; gain = 358.734 ; free physical = 74288 ; free virtual = 110701
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Ending Cache Timing Information Task | Checksum: 2a41ce87c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2728.262 ; gain = 99.000 ; free physical = 74285 ; free virtual = 110698
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.254 ; gain = 17.008 ; free physical = 74285 ; free virtual = 110698

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1aa4c2204

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.258 ; gain = 91.000 ; free physical = 74285 ; free virtual = 110698
INFO: [DRC 23-27] Running DRC with 2 threads

Starting Logic Optimization Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
read_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2610.539 ; gain = 356.734 ; free physical = 74027 ; free virtual = 110440
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2627.258 ; gain = 16.008 ; free physical = 74027 ; free virtual = 110440

Starting Cache Timing Information Task
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Ending Cache Timing Information Task | Checksum: 2a95dadf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.254 ; gain = 93.000 ; free physical = 74023 ; free virtual = 110436
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration

Starting Logic Optimization Task
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1 Retarget | Checksum: 1ef9cab88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 74031 ; free virtual = 110444
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2628.262 ; gain = 17.008 ; free physical = 74019 ; free virtual = 110433

Starting Cache Timing Information Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ef9cab88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73960 ; free virtual = 110373
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3 Sweep | Checksum: 26f1749b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73840 ; free virtual = 110253
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Phase 1 Retarget | Checksum: 1e187484d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73839 ; free virtual = 110252
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Cache Timing Information Task | Checksum: 24798f575

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.258 ; gain = 94.000 ; free physical = 73836 ; free virtual = 110249

Starting Logic Optimization Task
Ending Cache Timing Information Task | Checksum: 2d316b966

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2722.262 ; gain = 93.000 ; free physical = 73868 ; free virtual = 110282

Starting Logic Optimization Task
Phase 2 Constant propagation | Checksum: 1e187484d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73867 ; free virtual = 110280
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 4 BUFG optimization | Checksum: 26f1749b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73881 ; free virtual = 110294
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization

Phase 1 Retarget
Phase 3 Sweep | Checksum: 1aa9bf9c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73860 ; free virtual = 110273
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Phase 5 Shift Register Optimization | Checksum: 2d7eb84b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73838 ; free virtual = 110251
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.562 ; gain = 16.008 ; free physical = 73838 ; free virtual = 110251

Starting Cache Timing Information Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 6 Post Processing Netlist | Checksum: 2d7eb84b8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73800 ; free virtual = 110213
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 73745 ; free virtual = 110158
Phase 1 Retarget | Checksum: 2dd6c17fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.266 ; gain = 12.004 ; free physical = 73741 ; free virtual = 110154
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Phase 4 BUFG optimization | Checksum: 1aa9bf9c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73734 ; free virtual = 110147
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2 Constant propagation | Checksum: 2dd6c17fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.266 ; gain = 12.004 ; free physical = 73686 ; free virtual = 110099
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 5 Shift Register Optimization | Checksum: 2adcc326c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73675 ; free virtual = 110088
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist

Phase 1 Retarget
Phase 6 Post Processing Netlist | Checksum: 2adcc326c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73699 ; free virtual = 110112
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2734.262 ; gain = 0.000 ; free physical = 73744 ; free virtual = 110157
Phase 3 Sweep | Checksum: 2ba18cfab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2740.266 ; gain = 12.004 ; free physical = 73740 ; free virtual = 110153
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization

Phase 1 Retarget
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2629.551 ; gain = 17.008 ; free physical = 73742 ; free virtual = 110155

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1ef631016

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.562 ; gain = 100.000 ; free physical = 73739 ; free virtual = 110152
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Starting Logic Optimization Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 4 BUFG optimization | Checksum: 2ba18cfab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.266 ; gain = 12.004 ; free physical = 73649 ; free virtual = 110062
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
read_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2609.246 ; gain = 355.438 ; free physical = 73617 ; free virtual = 110030
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Phase 1 Retarget | Checksum: 37bcc00f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73615 ; free virtual = 110028
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1 Retarget | Checksum: 2dad1b701

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 73571 ; free virtual = 109984
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Phase 5 Shift Register Optimization | Checksum: 3050c54cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.266 ; gain = 12.004 ; free physical = 73569 ; free virtual = 109982
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Phase 2 Constant propagation | Checksum: 37bcc00f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73568 ; free virtual = 109981
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep

Phase 6 Post Processing Netlist

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Post Processing Netlist | Checksum: 3050c54cf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.266 ; gain = 12.004 ; free physical = 73541 ; free virtual = 109954
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
Phase 3 Sweep | Checksum: 3943071aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73528 ; free virtual = 109941
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2740.266 ; gain = 0.000 ; free physical = 73526 ; free virtual = 109939
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2dad1b701

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 73510 ; free virtual = 109923
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Opt 31-49] Retargeted 0 cell(s).
Ending Cache Timing Information Task | Checksum: 27e0dcc60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.551 ; gain = 92.000 ; free physical = 73480 ; free virtual = 109893
Phase 1 Retarget | Checksum: 27fa81399

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73480 ; free virtual = 109893
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation

Starting Logic Optimization Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 BUFG optimization | Checksum: 3943071aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73456 ; free virtual = 109869
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 2 Constant propagation | Checksum: 27fa81399

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73460 ; free virtual = 109873
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep

Phase 1 Retarget
Ending Logic Optimization Task | Checksum: 2d0846fc9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73510 ; free virtual = 109924

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 3 Sweep | Checksum: 20cf27873

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 73500 ; free virtual = 109913
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells
Phase 5 Shift Register Optimization | Checksum: 265cb1857

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73499 ; free virtual = 109912
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 4 BUFG optimization

Phase 6 Post Processing Netlist
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 3 Sweep | Checksum: 2037fb6c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73483 ; free virtual = 109896
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Phase 4 BUFG optimization
Phase 6 Post Processing Netlist | Checksum: 265cb1857

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 73457 ; free virtual = 109870
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Power Optimization Task | Checksum: 2d0846fc9

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 73455 ; free virtual = 109868

Starting Final Cleanup Task

Starting Connectivity Check Task
INFO: [Opt 31-49] Retargeted 0 cell(s).

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 73448 ; free virtual = 109861
Ending Final Cleanup Task | Checksum: 2d0846fc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 73437 ; free virtual = 109850
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2732.266 ; gain = 123.016 ; free physical = 73437 ; free virtual = 109850
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y6_opt.dcp
Phase 1 Retarget | Checksum: 27fd2c6d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2740.566 ; gain = 9.004 ; free physical = 73427 ; free virtual = 109840
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 4 BUFG optimization | Checksum: 2037fb6c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73411 ; free virtual = 109825
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing.
Phase 2 Constant propagation | Checksum: 27fd2c6d0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2740.566 ; gain = 9.004 ; free physical = 73364 ; free virtual = 109791
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Writing XDEF routing logical nets.
Phase 4 BUFG optimization | Checksum: 20cf27873

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 73353 ; free virtual = 109784
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2738.277 ; gain = 0.000 ; free physical = 73334 ; free virtual = 109771
Phase 5 Shift Register Optimization | Checksum: 1e49c486b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73300 ; free virtual = 109745
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 3 Sweep | Checksum: 1bcda9f41

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2740.566 ; gain = 9.004 ; free physical = 73298 ; free virtual = 109744
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Ending Logic Optimization Task | Checksum: 1e0b1f957

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73257 ; free virtual = 109710

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 5 Shift Register Optimization | Checksum: 227f4bb1b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 73255 ; free virtual = 109710
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
read_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 2610.000 ; gain = 356.195 ; free physical = 73236 ; free virtual = 109692
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Phase 6 Post Processing Netlist | Checksum: 1e49c486b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 73244 ; free virtual = 109700
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Phase 4 BUFG optimization | Checksum: 1bcda9f41

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.566 ; gain = 9.004 ; free physical = 73269 ; free virtual = 109725
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization

Starting Connectivity Check Task
read_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:01:18 . Memory (MB): peak = 2610.242 ; gain = 355.438 ; free physical = 73272 ; free virtual = 109728
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
INFO: [DRC 23-27] Running DRC with 2 threads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Ending Power Optimization Task | Checksum: 1e0b1f957

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2734.262 ; gain = 0.000 ; free physical = 73268 ; free virtual = 109724

Starting Final Cleanup Task
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2734.262 ; gain = 0.000 ; free physical = 73267 ; free virtual = 109723
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Phase 6 Post Processing Netlist | Checksum: 227f4bb1b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 73263 ; free virtual = 109719
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [DRC 23-27] Running DRC with 2 threads

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2732.258 ; gain = 0.000 ; free physical = 73303 ; free virtual = 109759
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.258 ; gain = 17.008 ; free physical = 73304 ; free virtual = 109760

Starting Cache Timing Information Task

Phase 1 Retarget
Ending Final Cleanup Task | Checksum: 1e0b1f957

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.262 ; gain = 0.000 ; free physical = 73289 ; free virtual = 109745
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.262 ; gain = 124.016 ; free physical = 73288 ; free virtual = 109744
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X1Y5_opt.dcp
Phase 5 Shift Register Optimization | Checksum: 2523c5924

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2740.566 ; gain = 9.004 ; free physical = 73284 ; free virtual = 109740
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Post Processing Netlist | Checksum: 2523c5924

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2740.566 ; gain = 9.004 ; free physical = 73220 ; free virtual = 109682
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Writing XDEF routing.

Starting Connectivity Check Task
Writing XDEF routing logical nets.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2740.566 ; gain = 0.000 ; free physical = 73206 ; free virtual = 109676
Writing XDEF routing special nets.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2740.273 ; gain = 0.000 ; free physical = 73180 ; free virtual = 109660
Ending Cache Timing Information Task | Checksum: 345f6d543

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2722.258 ; gain = 93.000 ; free physical = 73162 ; free virtual = 109646
Ending Logic Optimization Task | Checksum: 30ba508e4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2740.266 ; gain = 12.004 ; free physical = 73160 ; free virtual = 109645

Starting Power Optimization Task

Starting Logic Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 1 Retarget | Checksum: 26d3f203a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.555 ; gain = 10.004 ; free physical = 73127 ; free virtual = 109620
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Power Optimization Task | Checksum: 30ba508e4

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2740.266 ; gain = 0.000 ; free physical = 73140 ; free virtual = 109640

Starting Final Cleanup Task
Phase 2 Constant propagation | Checksum: 26d3f203a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.555 ; gain = 10.004 ; free physical = 73133 ; free virtual = 109633
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Final Cleanup Task | Checksum: 30ba508e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.266 ; gain = 0.000 ; free physical = 73133 ; free virtual = 109633
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2740.266 ; gain = 130.016 ; free physical = 73133 ; free virtual = 109632
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X0Y4_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 3 Sweep | Checksum: 27f913c76

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.555 ; gain = 10.004 ; free physical = 73059 ; free virtual = 109579
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2746.277 ; gain = 0.000 ; free physical = 73047 ; free virtual = 109571

Phase 1 Retarget
Phase 4 BUFG optimization | Checksum: 27f913c76

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.555 ; gain = 10.004 ; free physical = 72987 ; free virtual = 109532
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Ending Logic Optimization Task | Checksum: 2bbc27381

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 72988 ; free virtual = 109532

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Logic Optimization Task | Checksum: 2bd8ca41a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 72986 ; free virtual = 109530

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.012 ; gain = 18.008 ; free physical = 72949 ; free virtual = 109494

Starting Cache Timing Information Task
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 5 Shift Register Optimization | Checksum: 25eb9bdb4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.555 ; gain = 10.004 ; free physical = 72975 ; free virtual = 109520
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.

Phase 6 Post Processing Netlist
Phase 1 Retarget | Checksum: 2a2070f2d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 72965 ; free virtual = 109510
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Ending Power Optimization Task | Checksum: 2bbc27381

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 72966 ; free virtual = 109511

Starting Final Cleanup Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Post Processing Netlist | Checksum: 25eb9bdb4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.555 ; gain = 10.004 ; free physical = 72963 ; free virtual = 109509
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
Ending Power Optimization Task | Checksum: 2bd8ca41a

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2732.258 ; gain = 0.000 ; free physical = 72956 ; free virtual = 109502

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2bbc27381

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 72956 ; free virtual = 109501
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.266 ; gain = 123.016 ; free physical = 72956 ; free virtual = 109501
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y0_opt.dcp

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2732.555 ; gain = 0.000 ; free physical = 72956 ; free virtual = 109501
Phase 2 Constant propagation | Checksum: 2a2070f2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 72954 ; free virtual = 109500
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
read_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 2610.242 ; gain = 355.438 ; free physical = 72958 ; free virtual = 109504
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2631.254 ; gain = 19.008 ; free physical = 72928 ; free virtual = 109479

Starting Cache Timing Information Task
Ending Final Cleanup Task | Checksum: 2bd8ca41a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.258 ; gain = 0.000 ; free physical = 72923 ; free virtual = 109476
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2732.258 ; gain = 123.016 ; free physical = 72923 ; free virtual = 109476
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X0Y3_opt.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2738.277 ; gain = 0.000 ; free physical = 72876 ; free virtual = 109446
Ending Logic Optimization Task | Checksum: 2605c3ded

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2740.566 ; gain = 9.004 ; free physical = 72849 ; free virtual = 109425

Starting Power Optimization Task
Ending Logic Optimization Task | Checksum: 1e1ff8c0f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 72851 ; free virtual = 109427

Starting Power Optimization Task
Phase 3 Sweep | Checksum: 31a4a8131

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 72850 ; free virtual = 109427
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2738.270 ; gain = 0.000 ; free physical = 72760 ; free virtual = 109366
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Cache Timing Information Task | Checksum: 28018b87d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2723.012 ; gain = 92.000 ; free physical = 72777 ; free virtual = 109386
read_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 2610.246 ; gain = 356.438 ; free physical = 72781 ; free virtual = 109391
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'

Starting Logic Optimization Task
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Ending Power Optimization Task | Checksum: 1e1ff8c0f

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2734.262 ; gain = 0.000 ; free physical = 72779 ; free virtual = 109397

Starting Final Cleanup Task
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 4 BUFG optimization | Checksum: 31a4a8131

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 72778 ; free virtual = 109398
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Ending Power Optimization Task | Checksum: 2605c3ded

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2740.566 ; gain = 0.000 ; free physical = 72772 ; free virtual = 109396

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e1ff8c0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.262 ; gain = 0.000 ; free physical = 72766 ; free virtual = 109391
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.262 ; gain = 125.016 ; free physical = 72766 ; free virtual = 109391
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X1Y3_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 5 Shift Register Optimization | Checksum: 325a2d096

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 72744 ; free virtual = 109378
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Ending Final Cleanup Task | Checksum: 2605c3ded

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.566 ; gain = 0.000 ; free physical = 72742 ; free virtual = 109378
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2740.566 ; gain = 128.016 ; free physical = 72742 ; free virtual = 109378
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X1Y4_opt.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Ending Cache Timing Information Task | Checksum: 2540bab45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2728.254 ; gain = 96.000 ; free physical = 72717 ; free virtual = 109371
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...

Starting Logic Optimization Task
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2740.273 ; gain = 0.000 ; free physical = 72692 ; free virtual = 109359
Writing XDEF routing.
read_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 2609.242 ; gain = 355.438 ; free physical = 72678 ; free virtual = 109353
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Writing XDEF routing logical nets.
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Phase 6 Post Processing Netlist | Checksum: 325a2d096

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 72671 ; free virtual = 109352
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads

Starting Connectivity Check Task
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2746.578 ; gain = 0.000 ; free physical = 72641 ; free virtual = 109338

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2732.262 ; gain = 0.000 ; free physical = 72640 ; free virtual = 109337
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X2Y6/X2Y6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.277 ; gain = 6.012 ; free physical = 72658 ; free virtual = 109325
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X1Y5/X1Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2740.273 ; gain = 6.012 ; free physical = 72696 ; free virtual = 109341
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'

Phase 1 Retarget
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Logic Optimization Task | Checksum: 31fef42e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.555 ; gain = 10.004 ; free physical = 72677 ; free virtual = 109322

Starting Power Optimization Task
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2631.254 ; gain = 19.008 ; free physical = 72670 ; free virtual = 109318

Starting Cache Timing Information Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 1 Retarget | Checksum: 21bf05638

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.016 ; gain = 9.004 ; free physical = 72650 ; free virtual = 109299
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Power Optimization Task | Checksum: 31fef42e4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2732.555 ; gain = 0.000 ; free physical = 72625 ; free virtual = 109275

Starting Final Cleanup Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2 Constant propagation | Checksum: 21bf05638

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.016 ; gain = 9.004 ; free physical = 72614 ; free virtual = 109266
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X0Y4/X0Y4_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2746.277 ; gain = 6.012 ; free physical = 72641 ; free virtual = 109249
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Ending Final Cleanup Task | Checksum: 31fef42e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000 ; free physical = 72640 ; free virtual = 109248
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2732.555 ; gain = 122.016 ; free physical = 72639 ; free virtual = 109248
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y3_opt.dcp
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Ending Cache Timing Information Task | Checksum: 286e4a55d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2721.254 ; gain = 89.000 ; free physical = 72618 ; free virtual = 109226
Phase 3 Sweep | Checksum: 230b6801e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.016 ; gain = 9.004 ; free physical = 72587 ; free virtual = 109196
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells
INFO: [Opt 31-49] Retargeted 0 cell(s).

Phase 4 BUFG optimization

Starting Logic Optimization Task
Writing XDEF routing.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Writing XDEF routing logical nets.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.258 ; gain = 18.008 ; free physical = 72501 ; free virtual = 109125

Starting Cache Timing Information Task
Phase 1 Retarget | Checksum: 207ffbaef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2740.258 ; gain = 12.004 ; free physical = 72500 ; free virtual = 109125
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2738.566 ; gain = 0.000 ; free physical = 72440 ; free virtual = 109072
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2628.254 ; gain = 17.008 ; free physical = 72435 ; free virtual = 109069

Starting Cache Timing Information Task
Phase 2 Constant propagation | Checksum: 207ffbaef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.258 ; gain = 12.004 ; free physical = 72353 ; free virtual = 108990
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 4 BUFG optimization | Checksum: 230b6801e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.016 ; gain = 9.004 ; free physical = 72335 ; free virtual = 108974
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3 Sweep | Checksum: 2e5d6df9f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.258 ; gain = 12.004 ; free physical = 72089 ; free virtual = 108742
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Phase 5 Shift Register Optimization | Checksum: 2de66bbb1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.016 ; gain = 9.004 ; free physical = 72065 ; free virtual = 108718
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2de66bbb1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.016 ; gain = 9.004 ; free physical = 71930 ; free virtual = 108587
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2732.016 ; gain = 0.000 ; free physical = 71890 ; free virtual = 108550
Ending Logic Optimization Task | Checksum: 302d9e6d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 71855 ; free virtual = 108516

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Cache Timing Information Task | Checksum: 24357aa9b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.258 ; gain = 91.000 ; free physical = 71878 ; free virtual = 108542
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X0Y3/X0Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2738.270 ; gain = 6.012 ; free physical = 71922 ; free virtual = 108541
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Starting Logic Optimization Task
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Cache Timing Information Task | Checksum: 27d63b0e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.254 ; gain = 93.000 ; free physical = 71943 ; free virtual = 108563
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.

Starting Logic Optimization Task
Phase 4 BUFG optimization | Checksum: 2e5d6df9f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.258 ; gain = 12.004 ; free physical = 71997 ; free virtual = 108617
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Power Optimization Task | Checksum: 302d9e6d3

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2796.262 ; gain = 64.000 ; free physical = 72243 ; free virtual = 108870

Starting Final Cleanup Task
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X3Y0/X3Y0_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.277 ; gain = 6.012 ; free physical = 72296 ; free virtual = 108878
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Final Cleanup Task | Checksum: 302d9e6d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.262 ; gain = 0.000 ; free physical = 72503 ; free virtual = 109088
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2796.262 ; gain = 187.016 ; free physical = 72503 ; free virtual = 109087
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y1_opt.dcp
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 5 Shift Register Optimization | Checksum: 308e3db18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.258 ; gain = 12.004 ; free physical = 72500 ; free virtual = 109086
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist

Phase 1 Retarget
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X1Y3/X1Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2740.273 ; gain = 6.012 ; free physical = 72489 ; free virtual = 109033
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X1Y4/X1Y4_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2746.578 ; gain = 6.012 ; free physical = 72482 ; free virtual = 108986
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Writing XDEF routing.
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Writing XDEF routing logical nets.
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 6 Post Processing Netlist | Checksum: 308e3db18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.258 ; gain = 12.004 ; free physical = 72402 ; free virtual = 108920
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2802.273 ; gain = 0.000 ; free physical = 72397 ; free virtual = 108916
INFO: [Opt 31-49] Retargeted 0 cell(s).

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2740.258 ; gain = 0.000 ; free physical = 72349 ; free virtual = 108872
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 1 Retarget | Checksum: 2afbb2519

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2731.258 ; gain = 10.004 ; free physical = 72267 ; free virtual = 108798
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
read_checkpoint: Time (s): cpu = 00:00:55 ; elapsed = 00:01:28 . Memory (MB): peak = 2610.250 ; gain = 356.438 ; free physical = 72153 ; free virtual = 108694
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 2 Constant propagation | Checksum: 2afbb2519

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2731.258 ; gain = 10.004 ; free physical = 72034 ; free virtual = 108575
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Phase 1 Retarget
Phase 3 Sweep | Checksum: 2b258408f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2731.258 ; gain = 10.004 ; free physical = 71937 ; free virtual = 108479
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 214a8bef1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 71620 ; free virtual = 108162
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 214a8bef1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 71545 ; free virtual = 108088
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Logic Optimization Task | Checksum: 356a053f1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.016 ; gain = 9.004 ; free physical = 71571 ; free virtual = 108114

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 4 BUFG optimization | Checksum: 2b258408f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2731.258 ; gain = 10.004 ; free physical = 71500 ; free virtual = 108046
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 3 Sweep | Checksum: 2c40bda29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 71388 ; free virtual = 107935
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 1 Retarget | Checksum: 2b84039b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 71239 ; free virtual = 107785
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Power Optimization Task | Checksum: 356a053f1

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2732.016 ; gain = 0.000 ; free physical = 71132 ; free virtual = 107681

Starting Final Cleanup Task
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X3Y3/X3Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.566 ; gain = 6.012 ; free physical = 71254 ; free virtual = 107757
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 5 Shift Register Optimization | Checksum: 2a3817136

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2731.258 ; gain = 10.004 ; free physical = 71303 ; free virtual = 107806
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 4 BUFG optimization | Checksum: 2c40bda29

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 71327 ; free virtual = 107831
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 2 Constant propagation | Checksum: 2b84039b3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 71330 ; free virtual = 107834
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Final Cleanup Task | Checksum: 356a053f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.016 ; gain = 0.000 ; free physical = 71335 ; free virtual = 107838
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2732.016 ; gain = 122.016 ; free physical = 71335 ; free virtual = 107838
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X0Y6_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 6 Post Processing Netlist | Checksum: 2a3817136

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2731.258 ; gain = 10.004 ; free physical = 71512 ; free virtual = 108030
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Phase 5 Shift Register Optimization | Checksum: 298ca4502

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 71509 ; free virtual = 108027
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
read_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2610.246 ; gain = 356.438 ; free physical = 71511 ; free virtual = 108032
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 

Starting Connectivity Check Task
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Writing XDEF routing special nets.
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2738.027 ; gain = 0.000 ; free physical = 71481 ; free virtual = 108008

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2731.258 ; gain = 0.000 ; free physical = 71481 ; free virtual = 108008
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 3 Sweep | Checksum: 211a96a45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 71355 ; free virtual = 107886
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Phase 6 Post Processing Netlist | Checksum: 298ca4502

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 71263 ; free virtual = 107802
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2732.258 ; gain = 0.000 ; free physical = 71487 ; free virtual = 108031
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2631.262 ; gain = 19.008 ; free physical = 71525 ; free virtual = 108070

Starting Cache Timing Information Task
Ending Logic Optimization Task | Checksum: 318e1eb9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2740.258 ; gain = 12.004 ; free physical = 71593 ; free virtual = 108139

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 4 BUFG optimization | Checksum: 211a96a45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 72141 ; free virtual = 108689
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Power Optimization Task | Checksum: 318e1eb9c

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2740.258 ; gain = 0.000 ; free physical = 72078 ; free virtual = 108626

Starting Final Cleanup Task
read_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:01:25 . Memory (MB): peak = 2609.250 ; gain = 355.438 ; free physical = 72078 ; free virtual = 108626
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Final Cleanup Task | Checksum: 318e1eb9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.258 ; gain = 0.000 ; free physical = 71970 ; free virtual = 108520
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2740.258 ; gain = 130.016 ; free physical = 71970 ; free virtual = 108519
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X1Y6_opt.dcp
Phase 5 Shift Register Optimization | Checksum: 2b28be047

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 71904 ; free virtual = 108456
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Ending Cache Timing Information Task | Checksum: 2aa960ecc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.262 ; gain = 90.000 ; free physical = 71679 ; free virtual = 108247

Starting Logic Optimization Task
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2746.270 ; gain = 0.000 ; free physical = 71599 ; free virtual = 108175
Phase 6 Post Processing Netlist | Checksum: 2b28be047

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 71604 ; free virtual = 108158
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X2Y1/X2Y1_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2802.273 ; gain = 6.012 ; free physical = 71622 ; free virtual = 108155
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Starting Connectivity Check Task
INFO: [DRC 23-27] Running DRC with 2 threads

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2734.262 ; gain = 0.000 ; free physical = 71550 ; free virtual = 108087
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2631.258 ; gain = 19.008 ; free physical = 71136 ; free virtual = 107689

Starting Cache Timing Information Task
read_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2610.547 ; gain = 356.734 ; free physical = 70975 ; free virtual = 107528
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 21b438264

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.258 ; gain = 10.004 ; free physical = 72011 ; free virtual = 108564

Starting Power Optimization Task
Ending Cache Timing Information Task | Checksum: 25c619437

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.258 ; gain = 90.000 ; free physical = 72010 ; free virtual = 108564
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.

Starting Logic Optimization Task
Ending Logic Optimization Task | Checksum: 26bea41c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2732.258 ; gain = 10.004 ; free physical = 72044 ; free virtual = 108597

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.262 ; gain = 17.008 ; free physical = 72034 ; free virtual = 108588

Starting Cache Timing Information Task
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.

Phase 1 Retarget
Ending Power Optimization Task | Checksum: 21b438264

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2795.258 ; gain = 64.000 ; free physical = 71968 ; free virtual = 108522

Starting Final Cleanup Task
Ending Power Optimization Task | Checksum: 26bea41c7

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2796.258 ; gain = 64.000 ; free physical = 71949 ; free virtual = 108503

Starting Final Cleanup Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Final Cleanup Task | Checksum: 21b438264

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2795.258 ; gain = 0.000 ; free physical = 71883 ; free virtual = 108437
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2795.258 ; gain = 185.016 ; free physical = 71882 ; free virtual = 108436
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y1_opt.dcp
Ending Final Cleanup Task | Checksum: 26bea41c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.258 ; gain = 0.000 ; free physical = 71880 ; free virtual = 108434
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2796.258 ; gain = 187.016 ; free physical = 71880 ; free virtual = 108434
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y6_opt.dcp
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3100.973 ; gain = 0.000 ; free physical = 71824 ; free virtual = 108380
read_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2609.250 ; gain = 355.438 ; free physical = 71824 ; free virtual = 108381
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
INFO: [Timing 38-480] Writing timing data to binary archive.
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b6cef5ec

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3100.973 ; gain = 0.000 ; free physical = 71826 ; free virtual = 108383
Phase 1 Retarget | Checksum: 329320365

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71826 ; free virtual = 108383
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Writing placer database...
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Writing XDEF routing.
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Writing XDEF routing logical nets.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2802.270 ; gain = 0.000 ; free physical = 71676 ; free virtual = 108272
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2801.270 ; gain = 0.000 ; free physical = 71634 ; free virtual = 108240
Phase 2 Constant propagation | Checksum: 329320365

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71553 ; free virtual = 108167
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Cache Timing Information Task | Checksum: 34b9ce3d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.262 ; gain = 93.000 ; free physical = 71530 ; free virtual = 108148

Starting Logic Optimization Task
read_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:01:27 . Memory (MB): peak = 2610.246 ; gain = 356.438 ; free physical = 71441 ; free virtual = 108070
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X0Y6/X0Y6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.027 ; gain = 6.012 ; free physical = 71519 ; free virtual = 108119
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Logic Optimization Task | Checksum: 26ecd7a5c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2734.262 ; gain = 12.004 ; free physical = 71628 ; free virtual = 108230

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.559 ; gain = 16.008 ; free physical = 71697 ; free virtual = 108299

Starting Cache Timing Information Task
Phase 3 Sweep | Checksum: 353ca878f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71712 ; free virtual = 108314
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Power Optimization Task | Checksum: 26ecd7a5c

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2734.262 ; gain = 0.000 ; free physical = 71569 ; free virtual = 108172

Starting Final Cleanup Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 BUFG optimization | Checksum: 353ca878f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71491 ; free virtual = 108094
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Ending Final Cleanup Task | Checksum: 26ecd7a5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.262 ; gain = 0.000 ; free physical = 71484 ; free virtual = 108087
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2734.262 ; gain = 124.016 ; free physical = 71483 ; free virtual = 108086
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y3_opt.dcp
INFO: [Opt 31-49] Retargeted 0 cell(s).
Ending Cache Timing Information Task | Checksum: 284efffba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.559 ; gain = 93.000 ; free physical = 71614 ; free virtual = 108219

Starting Logic Optimization Task
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 1 Retarget | Checksum: 20ac6b5f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2733.262 ; gain = 11.004 ; free physical = 71782 ; free virtual = 108391
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3097.969 ; gain = 0.000 ; free physical = 71850 ; free virtual = 108462
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b06475e1

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3097.969 ; gain = 0.000 ; free physical = 71854 ; free virtual = 108467
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing special nets.
Phase 5 Shift Register Optimization | Checksum: 2bbaf4f1b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71820 ; free virtual = 108451
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2740.273 ; gain = 0.000 ; free physical = 71818 ; free virtual = 108449

Phase 6 Post Processing Netlist
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X1Y6/X1Y6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2746.270 ; gain = 6.012 ; free physical = 71841 ; free virtual = 108435
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Phase 2 Constant propagation | Checksum: 20ac6b5f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2733.262 ; gain = 11.004 ; free physical = 71840 ; free virtual = 108433
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3120.973 ; gain = 0.000 ; free physical = 71821 ; free virtual = 108424
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1646c7c22

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3120.973 ; gain = 0.000 ; free physical = 71819 ; free virtual = 108422
Phase 6 Post Processing Netlist | Checksum: 2bbaf4f1b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71814 ; free virtual = 108420
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 71823 ; free virtual = 108430

Phase 1 Retarget
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.262 ; gain = 19.008 ; free physical = 71762 ; free virtual = 108370

Starting Cache Timing Information Task
Phase 3 Sweep | Checksum: 1c66a902c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.262 ; gain = 11.004 ; free physical = 71725 ; free virtual = 108334
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2629.258 ; gain = 17.008 ; free physical = 71553 ; free virtual = 108162

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Retarget | Checksum: 2b5d6fed3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2733.266 ; gain = 11.004 ; free physical = 71369 ; free virtual = 107977
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4 BUFG optimization | Checksum: 1c66a902c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2733.262 ; gain = 11.004 ; free physical = 71188 ; free virtual = 107797
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3100.973 ; gain = 0.000 ; free physical = 71183 ; free virtual = 107792
Phase 2 Constant propagation | Checksum: 2b5d6fed3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2733.266 ; gain = 11.004 ; free physical = 71173 ; free virtual = 107783
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3119.660 ; gain = 0.000 ; free physical = 71068 ; free virtual = 107678
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c60eda9c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3119.660 ; gain = 0.000 ; free physical = 71064 ; free virtual = 107673
Ending Cache Timing Information Task | Checksum: 23570cffb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.262 ; gain = 91.000 ; free physical = 71033 ; free virtual = 107642
Phase 3 Sweep | Checksum: 2f5dd7708

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2733.266 ; gain = 11.004 ; free physical = 71009 ; free virtual = 107618
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Starting Logic Optimization Task

Phase 4 BUFG optimization
Ending Cache Timing Information Task | Checksum: 2af7cbe36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.258 ; gain = 92.000 ; free physical = 70998 ; free virtual = 107608

Starting Logic Optimization Task
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.973 ; gain = 0.000 ; free physical = 71022 ; free virtual = 107633
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1226ec4a8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3101.973 ; gain = 0.000 ; free physical = 71026 ; free virtual = 107636
Phase 5 Shift Register Optimization | Checksum: 2f1e0c0b0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.262 ; gain = 11.004 ; free physical = 71120 ; free virtual = 107730
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist

Phase 1 Retarget
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3098.969 ; gain = 0.000 ; free physical = 71380 ; free virtual = 107991
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14f873053

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3098.969 ; gain = 0.000 ; free physical = 71395 ; free virtual = 108005
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 6 Post Processing Netlist | Checksum: 2f1e0c0b0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2733.262 ; gain = 11.004 ; free physical = 71686 ; free virtual = 108297
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Phase 4 BUFG optimization | Checksum: 2f5dd7708

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.266 ; gain = 11.004 ; free physical = 71680 ; free virtual = 108291
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization

Starting Connectivity Check Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2733.262 ; gain = 0.000 ; free physical = 71660 ; free virtual = 108271
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1 Retarget | Checksum: 301708a4c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.562 ; gain = 10.004 ; free physical = 71475 ; free virtual = 108094
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Phase 5 Shift Register Optimization | Checksum: 1ccc33e41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2733.266 ; gain = 11.004 ; free physical = 71472 ; free virtual = 108091
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3120.973 ; gain = 0.000 ; free physical = 71440 ; free virtual = 108061
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X3Y6/X3Y6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2802.270 ; gain = 6.012 ; free physical = 71462 ; free virtual = 108038
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3122.273 ; gain = 0.000 ; free physical = 71458 ; free virtual = 108034
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15786782e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3122.273 ; gain = 0.000 ; free physical = 71452 ; free virtual = 108029
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3097.969 ; gain = 0.000 ; free physical = 71380 ; free virtual = 107957
Phase 6 Post Processing Netlist | Checksum: 1ccc33e41

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.266 ; gain = 11.004 ; free physical = 71481 ; free virtual = 108059
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Phase 2 Constant propagation | Checksum: 301708a4c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.562 ; gain = 10.004 ; free physical = 71499 ; free virtual = 108077
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2733.266 ; gain = 0.000 ; free physical = 71557 ; free virtual = 108134
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X3Y1/X3Y1_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2801.270 ; gain = 6.012 ; free physical = 71614 ; free virtual = 108147
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Logic Optimization Task | Checksum: 24bacdd2e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71791 ; free virtual = 108324

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.

Phase 1 Retarget
Phase 3 Sweep | Checksum: 30612ef42

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.562 ; gain = 10.004 ; free physical = 71817 ; free virtual = 108350
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Ending Power Optimization Task | Checksum: 24bacdd2e

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 71785 ; free virtual = 108318

Starting Final Cleanup Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Final Cleanup Task | Checksum: 24bacdd2e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 71739 ; free virtual = 108275
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2732.266 ; gain = 122.016 ; free physical = 71738 ; free virtual = 108274
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y2_opt.dcp
INFO: [Opt 31-49] Retargeted 0 cell(s).

Phase 1 Retarget
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3106.262 ; gain = 0.000 ; free physical = 71660 ; free virtual = 108197
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ccecd325

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3106.262 ; gain = 0.000 ; free physical = 71655 ; free virtual = 108192
Phase 1 Retarget | Checksum: 2d9da760d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 71601 ; free virtual = 108143
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Writing XDEF routing.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 BUFG optimization | Checksum: 30612ef42

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.562 ; gain = 10.004 ; free physical = 71563 ; free virtual = 108111
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Writing XDEF routing logical nets.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2738.277 ; gain = 0.000 ; free physical = 71450 ; free virtual = 108019
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X2Y3/X2Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2740.273 ; gain = 6.012 ; free physical = 71463 ; free virtual = 107990
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 2 Constant propagation | Checksum: 2d9da760d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 71479 ; free virtual = 108013
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1 Retarget | Checksum: 1e656136c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71630 ; free virtual = 108167
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Phase 5 Shift Register Optimization | Checksum: 2452ec5b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.562 ; gain = 10.004 ; free physical = 71660 ; free virtual = 108197
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 2 Constant propagation | Checksum: 1e656136c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71742 ; free virtual = 108279
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Post Processing Netlist | Checksum: 2452ec5b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.562 ; gain = 10.004 ; free physical = 71683 ; free virtual = 108220
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3119.660 ; gain = 0.000 ; free physical = 71642 ; free virtual = 108179

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2732.562 ; gain = 0.000 ; free physical = 71598 ; free virtual = 108135
Phase 3 Sweep | Checksum: 275eb9a51

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 71595 ; free virtual = 108132
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Phase 3 Sweep | Checksum: 2608ad590

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71512 ; free virtual = 108049
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3101.973 ; gain = 0.000 ; free physical = 71492 ; free virtual = 108029
Phase 4 BUFG optimization | Checksum: 2608ad590

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71142 ; free virtual = 107680
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 4 BUFG optimization | Checksum: 275eb9a51

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 70932 ; free virtual = 107469
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3098.969 ; gain = 0.000 ; free physical = 70885 ; free virtual = 107422
Phase 5 Shift Register Optimization | Checksum: 2ebf2a138

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 70967 ; free virtual = 107504
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Ending Logic Optimization Task | Checksum: 2ed815da5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2733.262 ; gain = 11.004 ; free physical = 70971 ; free virtual = 107508

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 6 Post Processing Netlist | Checksum: 2ebf2a138

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 71108 ; free virtual = 107645
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 71054 ; free virtual = 107592
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 5 Shift Register Optimization | Checksum: 2e86fea72

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 70974 ; free virtual = 107511
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
Ending Power Optimization Task | Checksum: 2ed815da5

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2733.262 ; gain = 0.000 ; free physical = 70918 ; free virtual = 107456

Starting Final Cleanup Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.273 ; gain = 0.000 ; free physical = 70979 ; free virtual = 107517
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19e7a160c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3100.273 ; gain = 0.000 ; free physical = 70981 ; free virtual = 107519
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3122.273 ; gain = 0.000 ; free physical = 70985 ; free virtual = 107523
Ending Final Cleanup Task | Checksum: 2ed815da5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.262 ; gain = 0.000 ; free physical = 71066 ; free virtual = 107603
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2733.262 ; gain = 123.016 ; free physical = 71066 ; free virtual = 107604
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y5_opt.dcp
Phase 6 Post Processing Netlist | Checksum: 2e86fea72

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 71079 ; free virtual = 107617
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
Ending Logic Optimization Task | Checksum: 285f91ad8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2733.266 ; gain = 11.004 ; free physical = 71072 ; free virtual = 107609

Starting Power Optimization Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2732.262 ; gain = 0.000 ; free physical = 71064 ; free virtual = 107602
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing logical nets.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2739.273 ; gain = 0.000 ; free physical = 71215 ; free virtual = 107777
Ending Power Optimization Task | Checksum: 285f91ad8

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2733.266 ; gain = 0.000 ; free physical = 71187 ; free virtual = 107754

Starting Final Cleanup Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Final Cleanup Task | Checksum: 285f91ad8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.266 ; gain = 0.000 ; free physical = 71063 ; free virtual = 107640
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2733.266 ; gain = 124.016 ; free physical = 71059 ; free virtual = 107637
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X0Y5_opt.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3106.262 ; gain = 0.000 ; free physical = 71012 ; free virtual = 107593
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2739.277 ; gain = 0.000 ; free physical = 71138 ; free virtual = 107743
Ending Logic Optimization Task | Checksum: 29c006d72

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2732.562 ; gain = 10.004 ; free physical = 71085 ; free virtual = 107698

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 29c006d72

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2732.562 ; gain = 0.000 ; free physical = 70954 ; free virtual = 107579

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 29c006d72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.562 ; gain = 0.000 ; free physical = 70922 ; free virtual = 107548
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2732.562 ; gain = 122.016 ; free physical = 70926 ; free virtual = 107552
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y2_opt.dcp
Ending Logic Optimization Task | Checksum: 2ce4e5e92

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.266 ; gain = 10.004 ; free physical = 70966 ; free virtual = 107592

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.273 ; gain = 0.000 ; free physical = 71107 ; free virtual = 107744
Writing XDEF routing.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2738.574 ; gain = 0.000 ; free physical = 71109 ; free virtual = 107772
Ending Power Optimization Task | Checksum: 2ce4e5e92

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 71035 ; free virtual = 107706

Starting Final Cleanup Task
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X2Y2/X2Y2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.277 ; gain = 6.012 ; free physical = 71050 ; free virtual = 107681
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Ending Final Cleanup Task | Checksum: 2ce4e5e92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.266 ; gain = 0.000 ; free physical = 71006 ; free virtual = 107636
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2732.266 ; gain = 123.016 ; free physical = 71015 ; free virtual = 107645
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y0_opt.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3095.723 ; gain = 0.000 ; free physical = 71002 ; free virtual = 107633
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19e4dc9aa

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3095.723 ; gain = 0.000 ; free physical = 71002 ; free virtual = 107632
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2738.277 ; gain = 0.000 ; free physical = 70677 ; free virtual = 107332
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 335eaf5d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2732.262 ; gain = 10.004 ; free physical = 70825 ; free virtual = 107493

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Power Optimization Task | Checksum: 335eaf5d1

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2732.262 ; gain = 0.000 ; free physical = 71028 ; free virtual = 107704

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 335eaf5d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.262 ; gain = 0.000 ; free physical = 71159 ; free virtual = 107836
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2732.262 ; gain = 122.016 ; free physical = 71160 ; free virtual = 107836
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y4_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2738.273 ; gain = 0.000 ; free physical = 71003 ; free virtual = 107707
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X3Y5/X3Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2739.273 ; gain = 6.012 ; free physical = 70907 ; free virtual = 107590
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3095.723 ; gain = 0.000 ; free physical = 70894 ; free virtual = 107579
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3100.941 ; gain = 0.000 ; free physical = 70743 ; free virtual = 107432
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a31d4b6f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3100.941 ; gain = 0.000 ; free physical = 70740 ; free virtual = 107428
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X0Y5/X0Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2739.277 ; gain = 6.012 ; free physical = 70770 ; free virtual = 107414
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X3Y2/X3Y2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.574 ; gain = 6.012 ; free physical = 71197 ; free virtual = 107807
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X2Y0/X2Y0_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.277 ; gain = 6.012 ; free physical = 71129 ; free virtual = 107696
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3090.270 ; gain = 0.000 ; free physical = 70767 ; free virtual = 107335
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13bb4f54f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3090.270 ; gain = 0.000 ; free physical = 70757 ; free virtual = 107324
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3100.941 ; gain = 0.000 ; free physical = 70878 ; free virtual = 107447
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_dg_reg/page_X3Y4/X3Y4_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.273 ; gain = 6.012 ; free physical = 70584 ; free virtual = 107113
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3100.270 ; gain = 0.000 ; free physical = 70585 ; free virtual = 107113
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1834b73a8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3100.270 ; gain = 0.000 ; free physical = 70587 ; free virtual = 107115
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3101.641 ; gain = 0.000 ; free physical = 70677 ; free virtual = 107205
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b4fac5b9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3101.641 ; gain = 0.000 ; free physical = 70690 ; free virtual = 107218
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3090.270 ; gain = 0.000 ; free physical = 71105 ; free virtual = 107633
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.270 ; gain = 0.000 ; free physical = 70787 ; free virtual = 107315
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.641 ; gain = 0.000 ; free physical = 70465 ; free virtual = 106994
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3104.973 ; gain = 0.000 ; free physical = 70729 ; free virtual = 107257
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12695972d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3104.973 ; gain = 0.000 ; free physical = 70752 ; free virtual = 107280
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 71030 ; free virtual = 107558
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 107256b43

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 71030 ; free virtual = 107558
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3104.973 ; gain = 0.000 ; free physical = 71031 ; free virtual = 107559
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3097.973 ; gain = 0.000 ; free physical = 71027 ; free virtual = 107555
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d08fa2d1

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3097.973 ; gain = 0.000 ; free physical = 71029 ; free virtual = 107558
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3120.664 ; gain = 0.000 ; free physical = 71024 ; free virtual = 107552
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 149fab459

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3120.664 ; gain = 0.000 ; free physical = 71023 ; free virtual = 107551
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.270 ; gain = 0.000 ; free physical = 71081 ; free virtual = 107610
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17796d2f3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3100.270 ; gain = 0.000 ; free physical = 71082 ; free virtual = 107610
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3102.969 ; gain = 0.000 ; free physical = 71071 ; free virtual = 107599
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18076ddf9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3102.969 ; gain = 0.000 ; free physical = 71071 ; free virtual = 107599
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 71070 ; free virtual = 107599
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3097.973 ; gain = 0.000 ; free physical = 71051 ; free virtual = 107579
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.270 ; gain = 0.000 ; free physical = 71032 ; free virtual = 107560
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3120.664 ; gain = 0.000 ; free physical = 71009 ; free virtual = 107538
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3102.969 ; gain = 0.000 ; free physical = 70887 ; free virtual = 107415

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bc4c0616

Time (s): cpu = 00:02:17 ; elapsed = 00:02:14 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 67453 ; free virtual = 103999

Phase 1.3 Build Placer Netlist Model

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1190a2c09

Time (s): cpu = 00:02:17 ; elapsed = 00:02:09 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 67108 ; free virtual = 103654

Phase 1.3 Build Placer Netlist Model
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1672489be

Time (s): cpu = 00:02:07 ; elapsed = 00:02:04 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 67047 ; free virtual = 103593

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 104691627

Time (s): cpu = 00:02:22 ; elapsed = 00:02:17 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 66589 ; free virtual = 103136

Phase 1.3 Build Placer Netlist Model

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1af56a526

Time (s): cpu = 00:02:19 ; elapsed = 00:02:14 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 67071 ; free virtual = 103617

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2bbb3fcd1

Time (s): cpu = 00:02:24 ; elapsed = 00:02:22 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 66589 ; free virtual = 103136

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2bbb3fcd1

Time (s): cpu = 00:02:24 ; elapsed = 00:02:22 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 66543 ; free virtual = 103090
Phase 1 Placer Initialization | Checksum: 2bbb3fcd1

Time (s): cpu = 00:02:25 ; elapsed = 00:02:22 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 66445 ; free virtual = 102992

Phase 2 Global Placement

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.3 Build Placer Netlist Model | Checksum: 1abb306a2

Time (s): cpu = 00:02:14 ; elapsed = 00:02:12 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 66155 ; free virtual = 102702

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1abb306a2

Time (s): cpu = 00:02:14 ; elapsed = 00:02:12 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 66116 ; free virtual = 102662
Phase 1 Placer Initialization | Checksum: 1abb306a2

Time (s): cpu = 00:02:14 ; elapsed = 00:02:12 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 66190 ; free virtual = 102737

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 1.3 Build Placer Netlist Model | Checksum: 202ff720b

Time (s): cpu = 00:02:26 ; elapsed = 00:02:19 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 66081 ; free virtual = 102627

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 202ff720b

Time (s): cpu = 00:02:26 ; elapsed = 00:02:19 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 66017 ; free virtual = 102564
Phase 1 Placer Initialization | Checksum: 202ff720b

Time (s): cpu = 00:02:27 ; elapsed = 00:02:19 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 66074 ; free virtual = 102621

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1 Floorplanning

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 10d69772d

Time (s): cpu = 00:02:30 ; elapsed = 00:02:25 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 65478 ; free virtual = 102024

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10d69772d

Time (s): cpu = 00:02:30 ; elapsed = 00:02:26 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 65318 ; free virtual = 101864
Phase 1 Placer Initialization | Checksum: 10d69772d

Time (s): cpu = 00:02:30 ; elapsed = 00:02:26 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 65044 ; free virtual = 101591

Phase 2 Global Placement
Phase 2.1 Floorplanning | Checksum: 1fae500c9

Time (s): cpu = 00:02:32 ; elapsed = 00:02:29 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 64896 ; free virtual = 101443
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 179f25f40

Time (s): cpu = 00:02:18 ; elapsed = 00:02:12 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 64726 ; free virtual = 101273

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 253662ffe

Time (s): cpu = 00:02:22 ; elapsed = 00:02:19 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 64484 ; free virtual = 101031

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c1a81d2e

Time (s): cpu = 00:02:34 ; elapsed = 00:02:26 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 64618 ; free virtual = 101165
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 2a2c5af5e

Time (s): cpu = 00:02:29 ; elapsed = 00:02:25 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 64183 ; free virtual = 100729

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a2c5af5e

Time (s): cpu = 00:02:29 ; elapsed = 00:02:25 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 64143 ; free virtual = 100689
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10a08ba03

Time (s): cpu = 00:02:05 ; elapsed = 00:02:01 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 64145 ; free virtual = 100691

Phase 1.3 Build Placer Netlist Model
Phase 1 Placer Initialization | Checksum: 2a2c5af5e

Time (s): cpu = 00:02:29 ; elapsed = 00:02:26 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 64288 ; free virtual = 100834

Phase 2 Global Placement

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1 Floorplanning
Phase 1.3 Build Placer Netlist Model | Checksum: 1b7465f2e

Time (s): cpu = 00:02:26 ; elapsed = 00:02:20 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 63246 ; free virtual = 99793

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b7465f2e

Time (s): cpu = 00:02:26 ; elapsed = 00:02:20 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 63274 ; free virtual = 99821
Phase 1 Placer Initialization | Checksum: 1b7465f2e

Time (s): cpu = 00:02:26 ; elapsed = 00:02:20 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 63463 ; free virtual = 100010

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17f730269

Time (s): cpu = 00:02:41 ; elapsed = 00:02:36 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 63333 ; free virtual = 99880
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 185839473

Time (s): cpu = 00:02:19 ; elapsed = 00:02:17 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 63495 ; free virtual = 100042

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1328ee139

Time (s): cpu = 00:02:12 ; elapsed = 00:02:09 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 63464 ; free virtual = 100010

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1328ee139

Time (s): cpu = 00:02:12 ; elapsed = 00:02:09 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 63461 ; free virtual = 100008
Phase 1 Placer Initialization | Checksum: 1328ee139

Time (s): cpu = 00:02:12 ; elapsed = 00:02:09 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 63525 ; free virtual = 100071

Phase 2 Global Placement
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 166ea5b5a

Time (s): cpu = 00:02:16 ; elapsed = 00:02:14 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 63133 ; free virtual = 99680

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Floorplanning | Checksum: 252b66798

Time (s): cpu = 00:02:38 ; elapsed = 00:02:34 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 62763 ; free virtual = 99310

Phase 2.1 Floorplanning
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14594885e

Time (s): cpu = 00:02:47 ; elapsed = 00:02:42 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 62511 ; free virtual = 99058

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 2078ba842

Time (s): cpu = 00:02:33 ; elapsed = 00:02:27 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 62326 ; free virtual = 98873
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14ecc7ea6

Time (s): cpu = 00:02:07 ; elapsed = 00:02:03 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 62244 ; free virtual = 98791

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 1d42de549

Time (s): cpu = 00:02:22 ; elapsed = 00:02:18 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 61803 ; free virtual = 98350
Phase 1.3 Build Placer Netlist Model | Checksum: 2681c47e8

Time (s): cpu = 00:02:29 ; elapsed = 00:02:27 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 61512 ; free virtual = 98059

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2681c47e8

Time (s): cpu = 00:02:29 ; elapsed = 00:02:27 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 61483 ; free virtual = 98030
Phase 1 Placer Initialization | Checksum: 2681c47e8

Time (s): cpu = 00:02:29 ; elapsed = 00:02:28 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 61605 ; free virtual = 98152

Phase 2 Global Placement
Phase 1.3 Build Placer Netlist Model | Checksum: 1b1f61fcb

Time (s): cpu = 00:02:25 ; elapsed = 00:02:24 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 61655 ; free virtual = 98202

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b1f61fcb

Time (s): cpu = 00:02:26 ; elapsed = 00:02:24 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 61485 ; free virtual = 98032
Phase 1 Placer Initialization | Checksum: 1b1f61fcb

Time (s): cpu = 00:02:26 ; elapsed = 00:02:24 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 61406 ; free virtual = 97953

Phase 2 Global Placement

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1 Floorplanning

Phase 2.1 Floorplanning
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 17082ff91

Time (s): cpu = 00:02:58 ; elapsed = 00:02:53 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 61403 ; free virtual = 97950

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17082ff91

Time (s): cpu = 00:02:58 ; elapsed = 00:02:53 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 61382 ; free virtual = 97929
Phase 1 Placer Initialization | Checksum: 17082ff91

Time (s): cpu = 00:02:58 ; elapsed = 00:02:53 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 61316 ; free virtual = 97863

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 19ea746df

Time (s): cpu = 00:02:14 ; elapsed = 00:02:11 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 61069 ; free virtual = 97616

Phase 1.4 Constrain Clocks/Macros
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ba1114aa

Time (s): cpu = 00:02:55 ; elapsed = 00:02:51 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 61038 ; free virtual = 97585

Phase 1.3 Build Placer Netlist Model
Phase 1.4 Constrain Clocks/Macros | Checksum: 19ea746df

Time (s): cpu = 00:02:14 ; elapsed = 00:02:11 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 61030 ; free virtual = 97577
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e8c6d45e

Time (s): cpu = 00:02:13 ; elapsed = 00:02:10 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 60957 ; free virtual = 97505

Phase 1.3 Build Placer Netlist Model
Phase 1 Placer Initialization | Checksum: 19ea746df

Time (s): cpu = 00:02:14 ; elapsed = 00:02:11 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 60928 ; free virtual = 97475

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dad25c02

Time (s): cpu = 00:03:02 ; elapsed = 00:03:00 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 61108 ; free virtual = 97656

Phase 1.3 Build Placer Netlist Model

Phase 2.1 Floorplanning
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 160f58622

Time (s): cpu = 00:02:19 ; elapsed = 00:02:11 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 60523 ; free virtual = 97070

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 22bbaf44b

Time (s): cpu = 00:02:37 ; elapsed = 00:02:36 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 60815 ; free virtual = 97362
Phase 2.1 Floorplanning | Checksum: 19cef4bbe

Time (s): cpu = 00:02:34 ; elapsed = 00:02:32 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 60666 ; free virtual = 97213

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 2.1 Floorplanning | Checksum: 1fcc4a3ca

Time (s): cpu = 00:03:05 ; elapsed = 00:03:00 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 60215 ; free virtual = 96762
Phase 2.1 Floorplanning | Checksum: 201c7482c

Time (s): cpu = 00:02:22 ; elapsed = 00:02:18 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 59845 ; free virtual = 96392
Phase 1.3 Build Placer Netlist Model | Checksum: 1a2d989c8

Time (s): cpu = 00:02:22 ; elapsed = 00:02:20 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 60064 ; free virtual = 96611

Phase 1.4 Constrain Clocks/Macros
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a2d989c8

Time (s): cpu = 00:02:22 ; elapsed = 00:02:20 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 60077 ; free virtual = 96624
Phase 1 Placer Initialization | Checksum: 1a2d989c8

Time (s): cpu = 00:02:22 ; elapsed = 00:02:20 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 60186 ; free virtual = 96733

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 1e4867d1d

Time (s): cpu = 00:03:05 ; elapsed = 00:03:02 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 60168 ; free virtual = 96715

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e4867d1d

Time (s): cpu = 00:03:05 ; elapsed = 00:03:02 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 60113 ; free virtual = 96660
Phase 1 Placer Initialization | Checksum: 1e4867d1d

Time (s): cpu = 00:03:05 ; elapsed = 00:03:02 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 60072 ; free virtual = 96620

Phase 2 Global Placement
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1846d189a

Time (s): cpu = 00:03:08 ; elapsed = 00:03:02 . Memory (MB): peak = 3601.402 ; gain = 499.430 ; free physical = 60070 ; free virtual = 96617

Phase 1.3 Build Placer Netlist Model
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d2c50322

Time (s): cpu = 00:02:43 ; elapsed = 00:02:36 . Memory (MB): peak = 3679.238 ; gain = 578.969 ; free physical = 60134 ; free virtual = 96681

Phase 1.3 Build Placer Netlist Model

Phase 2.1 Floorplanning
Phase 1.3 Build Placer Netlist Model | Checksum: 27cf37d47

Time (s): cpu = 00:03:11 ; elapsed = 00:03:10 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 60309 ; free virtual = 96856

Phase 1.4 Constrain Clocks/Macros
Phase 1.3 Build Placer Netlist Model | Checksum: 2317f293d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:19 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 60320 ; free virtual = 96868

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27cf37d47

Time (s): cpu = 00:03:12 ; elapsed = 00:03:10 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 60312 ; free virtual = 96859
Phase 1.4 Constrain Clocks/Macros | Checksum: 2317f293d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:20 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 60293 ; free virtual = 96840
Phase 1 Placer Initialization | Checksum: 2317f293d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:20 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 60221 ; free virtual = 96768

Phase 2 Global Placement
Phase 1 Placer Initialization | Checksum: 27cf37d47

Phase 2.2 Physical Synthesis In Placer

Time (s): cpu = 00:03:12 ; elapsed = 00:03:10 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 60190 ; free virtual = 96738

Phase 2 Global Placement
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3679.242 ; gain = 0.000 ; free physical = 60110 ; free virtual = 96657

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1decf69ff

Time (s): cpu = 00:03:00 ; elapsed = 00:02:55 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 60082 ; free virtual = 96629

Phase 2.1 Floorplanning

Phase 2.2 Physical Synthesis In Placer
Phase 2 Global Placement | Checksum: 14aa12e11

Time (s): cpu = 00:03:01 ; elapsed = 00:02:56 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 60120 ; free virtual = 96667

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14aa12e11

Time (s): cpu = 00:03:01 ; elapsed = 00:02:57 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 60125 ; free virtual = 96672

Phase 2.1 Floorplanning
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3678.938 ; gain = 0.000 ; free physical = 60091 ; free virtual = 96639

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------



Phase 2.1 Floorplanning

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 2.2 Physical Synthesis In Placer | Checksum: 1481ddbf6

Time (s): cpu = 00:03:13 ; elapsed = 00:03:09 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 60117 ; free virtual = 96664
Phase 2 Global Placement | Checksum: 1e4e71340

Time (s): cpu = 00:03:15 ; elapsed = 00:03:10 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 59702 ; free virtual = 96249
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18a6f7f48

Time (s): cpu = 00:03:03 ; elapsed = 00:02:58 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 59639 ; free virtual = 96186

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e4e71340

Time (s): cpu = 00:03:15 ; elapsed = 00:03:10 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 59599 ; free virtual = 96146

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1511bf0ff

Time (s): cpu = 00:03:04 ; elapsed = 00:02:59 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 59543 ; free virtual = 96090

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1511bf0ff

Time (s): cpu = 00:03:04 ; elapsed = 00:02:59 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 59492 ; free virtual = 96039

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 3.5 Small Shape Clustering
Phase 2.1 Floorplanning | Checksum: 1cc535427

Time (s): cpu = 00:02:30 ; elapsed = 00:02:27 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 59376 ; free virtual = 95923
Phase 2.1 Floorplanning | Checksum: 25e3ffbfb

Time (s): cpu = 00:03:12 ; elapsed = 00:03:09 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 59448 ; free virtual = 95995
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16d65776d

Time (s): cpu = 00:03:18 ; elapsed = 00:03:13 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 59220 ; free virtual = 95767

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f4c998fe

Time (s): cpu = 00:03:19 ; elapsed = 00:03:14 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 59095 ; free virtual = 95643

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f4c998fe

Time (s): cpu = 00:03:19 ; elapsed = 00:03:14 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 59083 ; free virtual = 95630

Phase 3.5 Small Shape Clustering
Phase 2.1 Floorplanning | Checksum: 2530b1ef6

Time (s): cpu = 00:03:20 ; elapsed = 00:03:18 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 59297 ; free virtual = 95844
Phase 2.1 Floorplanning | Checksum: 18459e2c8

Time (s): cpu = 00:02:35 ; elapsed = 00:02:28 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 59133 ; free virtual = 95681
Phase 1.3 Build Placer Netlist Model | Checksum: 1ffaccee5

Time (s): cpu = 00:02:52 ; elapsed = 00:02:46 . Memory (MB): peak = 3679.238 ; gain = 578.969 ; free physical = 59117 ; free virtual = 95664

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ffaccee5

Time (s): cpu = 00:02:52 ; elapsed = 00:02:46 . Memory (MB): peak = 3679.238 ; gain = 578.969 ; free physical = 59008 ; free virtual = 95556
Phase 1 Placer Initialization | Checksum: 1ffaccee5

Time (s): cpu = 00:02:53 ; elapsed = 00:02:46 . Memory (MB): peak = 3679.238 ; gain = 578.969 ; free physical = 58988 ; free virtual = 95535

Phase 2 Global Placement

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3686.582 ; gain = 0.000 ; free physical = 59131 ; free virtual = 95679

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c17558f0

Time (s): cpu = 00:03:16 ; elapsed = 00:03:10 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 59127 ; free virtual = 95674

Phase 2.1 Floorplanning
Phase 1.3 Build Placer Netlist Model | Checksum: 215c44df4

Time (s): cpu = 00:03:18 ; elapsed = 00:03:14 . Memory (MB): peak = 3601.402 ; gain = 499.430 ; free physical = 59015 ; free virtual = 95562

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 215c44df4

Time (s): cpu = 00:03:18 ; elapsed = 00:03:14 . Memory (MB): peak = 3601.402 ; gain = 499.430 ; free physical = 59050 ; free virtual = 95597
Phase 2 Global Placement | Checksum: 18e89542b

Time (s): cpu = 00:03:17 ; elapsed = 00:03:11 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 59042 ; free virtual = 95590

Phase 2.2 Physical Synthesis In Placer
Phase 1 Placer Initialization | Checksum: 215c44df4

Time (s): cpu = 00:03:19 ; elapsed = 00:03:15 . Memory (MB): peak = 3601.402 ; gain = 499.430 ; free physical = 59020 ; free virtual = 95567

Phase 2 Global Placement

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18e89542b

Time (s): cpu = 00:03:17 ; elapsed = 00:03:11 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 59004 ; free virtual = 95551
Phase 3.5 Small Shape Clustering | Checksum: 1489db4de

Time (s): cpu = 00:03:12 ; elapsed = 00:03:07 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58937 ; free virtual = 95484
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3716.988 ; gain = 0.000 ; free physical = 58910 ; free virtual = 95457

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------



Phase 3.6 DP Optimization
Phase 2.2 Physical Synthesis In Placer | Checksum: 1200f24a0

Time (s): cpu = 00:03:22 ; elapsed = 00:03:15 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58906 ; free virtual = 95453

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3682.242 ; gain = 0.000 ; free physical = 58914 ; free virtual = 95462

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2 Global Placement | Checksum: 13bd75f7a

Time (s): cpu = 00:03:23 ; elapsed = 00:03:16 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 59059 ; free virtual = 95606
Phase 2.2 Physical Synthesis In Placer | Checksum: 10e5d2e80

Time (s): cpu = 00:03:24 ; elapsed = 00:03:14 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 59059 ; free virtual = 95606

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13bd75f7a

Time (s): cpu = 00:03:24 ; elapsed = 00:03:17 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 59057 ; free virtual = 95604

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20e080ffe

Time (s): cpu = 00:03:19 ; elapsed = 00:03:13 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 58922 ; free virtual = 95469

Phase 3.3 Area Swap Optimization

Phase 2.1 Floorplanning
Phase 3.3 Area Swap Optimization | Checksum: 203356ed0

Time (s): cpu = 00:03:20 ; elapsed = 00:03:13 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 59085 ; free virtual = 95632

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 203356ed0

Time (s): cpu = 00:03:20 ; elapsed = 00:03:13 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 59080 ; free virtual = 95627

Phase 3.5 Small Shape Clustering
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eea017de

Time (s): cpu = 00:03:26 ; elapsed = 00:03:19 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58892 ; free virtual = 95439

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b961c240

Time (s): cpu = 00:03:26 ; elapsed = 00:03:19 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58825 ; free virtual = 95372

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b961c240

Time (s): cpu = 00:03:26 ; elapsed = 00:03:19 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58822 ; free virtual = 95369
Phase 2 Global Placement | Checksum: d534e5d5

Time (s): cpu = 00:03:28 ; elapsed = 00:03:17 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 58857 ; free virtual = 95405

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros

Phase 3.5 Small Shape Clustering
Phase 3.1 Commit Multi Column Macros | Checksum: d534e5d5

Time (s): cpu = 00:03:28 ; elapsed = 00:03:17 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 58792 ; free virtual = 95339

Phase 2.2 Physical Synthesis In Placer

Phase 3.2 Commit Most Macros & LUTRAMs
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3645.684 ; gain = 0.000 ; free physical = 58518 ; free virtual = 95065

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.2 Physical Synthesis In Placer | Checksum: 188daf834

Time (s): cpu = 00:03:14 ; elapsed = 00:03:06 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58860 ; free virtual = 95408
Phase 2.1 Floorplanning | Checksum: 278bad96a

Time (s): cpu = 00:03:00 ; elapsed = 00:02:54 . Memory (MB): peak = 3679.238 ; gain = 578.969 ; free physical = 58827 ; free virtual = 95374
Phase 3.5 Small Shape Clustering | Checksum: 10b546651

Time (s): cpu = 00:03:29 ; elapsed = 00:03:24 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58965 ; free virtual = 95512

Phase 3.6 DP Optimization
Phase 2 Global Placement | Checksum: 16243f5ce

Time (s): cpu = 00:03:15 ; elapsed = 00:03:07 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58931 ; free virtual = 95479

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16243f5ce

Time (s): cpu = 00:03:15 ; elapsed = 00:03:07 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58862 ; free virtual = 95409
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14a38b61c

Time (s): cpu = 00:02:43 ; elapsed = 00:02:40 . Memory (MB): peak = 3681.633 ; gain = 560.969 ; free physical = 58805 ; free virtual = 95352

Phase 1.3 Build Placer Netlist Model

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 129bf24f9

Time (s): cpu = 00:03:32 ; elapsed = 00:03:20 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 58688 ; free virtual = 95235
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1519c360a

Time (s): cpu = 00:02:54 ; elapsed = 00:02:49 . Memory (MB): peak = 3687.293 ; gain = 582.320 ; free physical = 58674 ; free virtual = 95222

Phase 1.3 Build Placer Netlist Model

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ee38a95b

Time (s): cpu = 00:03:32 ; elapsed = 00:03:21 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 58647 ; free virtual = 95194

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ee38a95b

Time (s): cpu = 00:03:32 ; elapsed = 00:03:21 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 58649 ; free virtual = 95196
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12befce21

Time (s): cpu = 00:03:17 ; elapsed = 00:03:09 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58632 ; free virtual = 95179

Phase 3.5 Small Shape Clustering

Phase 3.3 Area Swap Optimization
Phase 3.5 Small Shape Clustering | Checksum: 188494b09
Phase 3.3 Area Swap Optimization | Checksum: 105c3a7d4

Time (s): cpu = 00:03:26 ; elapsed = 00:03:20 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 58608 ; free virtual = 95155

Time (s): cpu = 00:03:18 ; elapsed = 00:03:10 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58606 ; free virtual = 95153

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 105c3a7d4

Time (s): cpu = 00:03:18 ; elapsed = 00:03:10 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58618 ; free virtual = 95166

Phase 3.6 DP Optimization
Phase 2.1 Floorplanning | Checksum: 1959b7cd6

Time (s): cpu = 00:03:28 ; elapsed = 00:03:23 . Memory (MB): peak = 3601.402 ; gain = 499.430 ; free physical = 58607 ; free virtual = 95154

Phase 3.5 Small Shape Clustering

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3716.969 ; gain = 0.000 ; free physical = 58578 ; free virtual = 95125

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f0acb7d3

Time (s): cpu = 00:03:02 ; elapsed = 00:02:57 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 58564 ; free virtual = 95111
Phase 3.5 Small Shape Clustering | Checksum: 168fa6b47

Time (s): cpu = 00:03:33 ; elapsed = 00:03:26 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58491 ; free virtual = 95038

Phase 3.6 DP Optimization
Phase 2 Global Placement | Checksum: 132cb0ad9

Time (s): cpu = 00:03:04 ; elapsed = 00:02:58 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 58495 ; free virtual = 95043

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 132cb0ad9

Time (s): cpu = 00:03:04 ; elapsed = 00:02:59 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 58489 ; free virtual = 95037

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.6 DP Optimization | Checksum: 155ced646

Time (s): cpu = 00:03:25 ; elapsed = 00:03:20 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58266 ; free virtual = 94813

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 5ecf5aa6

Time (s): cpu = 00:03:06 ; elapsed = 00:03:01 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 58453 ; free virtual = 95000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ce09177d

Time (s): cpu = 00:03:07 ; elapsed = 00:03:01 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 58426 ; free virtual = 94973

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ce09177d

Time (s): cpu = 00:03:07 ; elapsed = 00:03:01 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 58431 ; free virtual = 94978
Phase 1.3 Build Placer Netlist Model | Checksum: 1e08d0bc6

Time (s): cpu = 00:02:51 ; elapsed = 00:02:48 . Memory (MB): peak = 3681.633 ; gain = 560.969 ; free physical = 58440 ; free virtual = 94987

Phase 1.4 Constrain Clocks/Macros

Phase 3.5 Small Shape Clustering
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e08d0bc6

Time (s): cpu = 00:02:51 ; elapsed = 00:02:48 . Memory (MB): peak = 3681.633 ; gain = 560.969 ; free physical = 58438 ; free virtual = 94985
Phase 1 Placer Initialization | Checksum: 1e08d0bc6

Time (s): cpu = 00:02:51 ; elapsed = 00:02:48 . Memory (MB): peak = 3681.633 ; gain = 560.969 ; free physical = 58440 ; free virtual = 94987

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1823f4b4b

Time (s): cpu = 00:03:28 ; elapsed = 00:03:22 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58456 ; free virtual = 95004

Phase 3.8 Slice Area Swap
Phase 3.5 Small Shape Clustering | Checksum: 1a068fa8a

Time (s): cpu = 00:03:25 ; elapsed = 00:03:16 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58410 ; free virtual = 94957

Phase 3.6 DP Optimization

Phase 2.1 Floorplanning
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14ffc5dd4

Time (s): cpu = 00:02:48 ; elapsed = 00:02:45 . Memory (MB): peak = 3604.398 ; gain = 501.430 ; free physical = 58374 ; free virtual = 94922

Phase 1.3 Build Placer Netlist Model
Phase 3.5 Small Shape Clustering | Checksum: 147b2223a

Time (s): cpu = 00:03:41 ; elapsed = 00:03:29 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 58360 ; free virtual = 94907
Phase 3.8 Slice Area Swap | Checksum: 147b89409

Time (s): cpu = 00:03:29 ; elapsed = 00:03:23 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58363 ; free virtual = 94911

Phase 3.9 Commit Slice Clusters

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 146b01ed9

Time (s): cpu = 00:03:41 ; elapsed = 00:03:36 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58410 ; free virtual = 94957

Phase 2.2 Physical Synthesis In Placer

Phase 3.7 Flow Legalize Slice Clusters
Phase 1.3 Build Placer Netlist Model | Checksum: 2202b4b31

Time (s): cpu = 00:03:03 ; elapsed = 00:02:58 . Memory (MB): peak = 3687.293 ; gain = 582.320 ; free physical = 58405 ; free virtual = 94952

Phase 1.4 Constrain Clocks/Macros
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3713.238 ; gain = 0.000 ; free physical = 58378 ; free virtual = 94925

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 1.4 Constrain Clocks/Macros | Checksum: 2202b4b31

Time (s): cpu = 00:03:03 ; elapsed = 00:02:59 . Memory (MB): peak = 3687.293 ; gain = 582.320 ; free physical = 58393 ; free virtual = 94941
Phase 2.2 Physical Synthesis In Placer | Checksum: 1a09ad8bc

Time (s): cpu = 00:03:13 ; elapsed = 00:03:09 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 58389 ; free virtual = 94937
Phase 1 Placer Initialization | Checksum: 2202b4b31

Time (s): cpu = 00:03:03 ; elapsed = 00:02:59 . Memory (MB): peak = 3687.293 ; gain = 582.320 ; free physical = 58372 ; free virtual = 94919

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 100de4e3d

Time (s): cpu = 00:03:14 ; elapsed = 00:03:10 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 58370 ; free virtual = 94918

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 100de4e3d

Time (s): cpu = 00:03:15 ; elapsed = 00:03:10 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 58356 ; free virtual = 94903

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 2.1 Floorplanning
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 10f368101

Time (s): cpu = 00:03:45 ; elapsed = 00:03:39 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58299 ; free virtual = 94847

Phase 3.8 Slice Area Swap
Phase 3.6 DP Optimization | Checksum: 1dd171916

Time (s): cpu = 00:03:39 ; elapsed = 00:03:32 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 58264 ; free virtual = 94811
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135591b03

Time (s): cpu = 00:03:17 ; elapsed = 00:03:12 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 58269 ; free virtual = 94817

Phase 3.7 Flow Legalize Slice Clusters

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cb35a20f

Time (s): cpu = 00:03:17 ; elapsed = 00:03:13 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 58254 ; free virtual = 94801

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cb35a20f

Time (s): cpu = 00:03:17 ; elapsed = 00:03:13 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 58245 ; free virtual = 94792
Phase 3.8 Slice Area Swap | Checksum: 1e242b85f

Time (s): cpu = 00:03:45 ; elapsed = 00:03:40 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58248 ; free virtual = 94795

Phase 3.5 Small Shape Clustering

Phase 3.9 Commit Slice Clusters
Phase 3.5 Small Shape Clustering | Checksum: b29d5132

Time (s): cpu = 00:03:15 ; elapsed = 00:03:09 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 58274 ; free virtual = 94822

Phase 3.6 DP Optimization
Phase 2.1 Floorplanning | Checksum: 1a7fe0f1e

Time (s): cpu = 00:02:59 ; elapsed = 00:02:56 . Memory (MB): peak = 3681.633 ; gain = 560.969 ; free physical = 58234 ; free virtual = 94781
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1b410ab9f

Time (s): cpu = 00:03:43 ; elapsed = 00:03:35 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 58130 ; free virtual = 94663

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 23304ec7b

Time (s): cpu = 00:03:44 ; elapsed = 00:03:36 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 58100 ; free virtual = 94633

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 16070eb83

Time (s): cpu = 00:03:46 ; elapsed = 00:03:33 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58126 ; free virtual = 94659
Phase 1.3 Build Placer Netlist Model | Checksum: 16a31a706

Time (s): cpu = 00:02:57 ; elapsed = 00:02:55 . Memory (MB): peak = 3604.398 ; gain = 501.430 ; free physical = 58134 ; free virtual = 94667

Phase 1.4 Constrain Clocks/Macros

Phase 3.10 Place Remaining
Phase 1.4 Constrain Clocks/Macros | Checksum: 16a31a706

Time (s): cpu = 00:02:57 ; elapsed = 00:02:55 . Memory (MB): peak = 3604.398 ; gain = 501.430 ; free physical = 58132 ; free virtual = 94665
Phase 3.6 DP Optimization | Checksum: 1dea3ff5a

Time (s): cpu = 00:03:50 ; elapsed = 00:03:42 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58144 ; free virtual = 94677
Phase 3.10 Place Remaining | Checksum: 191b37ebc

Time (s): cpu = 00:03:46 ; elapsed = 00:03:33 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58146 ; free virtual = 94679
Phase 1 Placer Initialization | Checksum: 16a31a706

Time (s): cpu = 00:02:57 ; elapsed = 00:02:55 . Memory (MB): peak = 3604.398 ; gain = 501.430 ; free physical = 58147 ; free virtual = 94680

Phase 2 Global Placement

Phase 3.11 Re-assign LUT pins

Phase 3.7 Flow Legalize Slice Clusters

Phase 2.2 Physical Synthesis In Placer
Phase 2.1 Floorplanning | Checksum: 23dfa97e4

Time (s): cpu = 00:03:14 ; elapsed = 00:03:09 . Memory (MB): peak = 3687.293 ; gain = 582.320 ; free physical = 58116 ; free virtual = 94649
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3684.293 ; gain = 0.000 ; free physical = 58141 ; free virtual = 94674

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19ea37a76

Time (s): cpu = 00:03:07 ; elapsed = 00:03:02 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 58116 ; free virtual = 94649
Phase 3.6 DP Optimization | Checksum: 1733b22c7

Time (s): cpu = 00:03:39 ; elapsed = 00:03:30 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58135 ; free virtual = 94668

Phase 2.1 Floorplanning

Phase 2.2 Physical Synthesis In Placer

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.11 Re-assign LUT pins | Checksum: 21fe22a0e

Time (s): cpu = 00:03:49 ; elapsed = 00:03:36 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58121 ; free virtual = 94654

Phase 3.12 Pipeline Register Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3685.262 ; gain = 0.000 ; free physical = 58135 ; free virtual = 94668

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 3.12 Pipeline Register Optimization | Checksum: 21fe22a0e

Time (s): cpu = 00:03:49 ; elapsed = 00:03:36 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58135 ; free virtual = 94668
Phase 3 Detail Placement | Checksum: 21fe22a0e

Time (s): cpu = 00:03:49 ; elapsed = 00:03:36 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58131 ; free virtual = 94664
Phase 2.2 Physical Synthesis In Placer | Checksum: 23d8a644f

Time (s): cpu = 00:03:28 ; elapsed = 00:03:25 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 58134 ; free virtual = 94667
Phase 2 Global Placement | Checksum: 1248491ab

Time (s): cpu = 00:03:09 ; elapsed = 00:03:03 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 58133 ; free virtual = 94666

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.5 Small Shape Clustering | Checksum: 1695c067f

Time (s): cpu = 00:03:25 ; elapsed = 00:03:21 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 58139 ; free virtual = 94672
Phase 3.1 Commit Multi Column Macros | Checksum: 1248491ab

Time (s): cpu = 00:03:09 ; elapsed = 00:03:04 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 58139 ; free virtual = 94672
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1606c8c95

Time (s): cpu = 00:03:53 ; elapsed = 00:03:45 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58118 ; free virtual = 94651

Phase 3.8 Slice Area Swap

Phase 3.6 DP Optimization

Phase 3.2 Commit Most Macros & LUTRAMs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.9 Commit Slice Clusters | Checksum: 1c7ec82d7

Time (s): cpu = 00:04:00 ; elapsed = 00:03:49 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58115 ; free virtual = 94648

Phase 3.10 Place Remaining
Phase 3.8 Slice Area Swap | Checksum: 18b6ca76c

Time (s): cpu = 00:03:54 ; elapsed = 00:03:46 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58114 ; free virtual = 94647
Phase 3.10 Place Remaining | Checksum: 1c639f018

Time (s): cpu = 00:04:01 ; elapsed = 00:03:49 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58092 ; free virtual = 94625
Phase 2 Global Placement | Checksum: 115776860

Time (s): cpu = 00:03:30 ; elapsed = 00:03:26 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 58109 ; free virtual = 94642

Phase 3.9 Commit Slice Clusters

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 115776860

Time (s): cpu = 00:03:30 ; elapsed = 00:03:26 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 58156 ; free virtual = 94689

Phase 3.11 Re-assign LUT pins
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1e4a1ce23

Time (s): cpu = 00:03:42 ; elapsed = 00:03:32 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58151 ; free virtual = 94684

Phase 3.8 Slice Area Swap

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.6 DP Optimization | Checksum: 10dd80ad2

Time (s): cpu = 00:03:58 ; elapsed = 00:03:45 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 58138 ; free virtual = 94671

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.8 Slice Area Swap | Checksum: 17f72f3b7

Time (s): cpu = 00:03:42 ; elapsed = 00:03:33 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58111 ; free virtual = 94644

Phase 3.9 Commit Slice Clusters

Phase 4.1.1 Post Placement Optimization
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ee9a91a0

Time (s): cpu = 00:03:12 ; elapsed = 00:03:07 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 58172 ; free virtual = 94705
Post Placement Optimization Initialization | Checksum: 1e071569e

Phase 4.1.1.1 BUFG Insertion

Phase 3.3 Area Swap Optimization

Phase 2.2 Physical Synthesis In Placer
Phase 3.3 Area Swap Optimization | Checksum: 1c4919872

Time (s): cpu = 00:03:13 ; elapsed = 00:03:07 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 58212 ; free virtual = 94745

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c4919872

Time (s): cpu = 00:03:13 ; elapsed = 00:03:07 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 58205 ; free virtual = 94738

Phase 2.2 Physical Synthesis In Placer
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f7d28a0f

Time (s): cpu = 00:03:32 ; elapsed = 00:03:28 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 58198 ; free virtual = 94731
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3678.941 ; gain = 0.000 ; free physical = 58201 ; free virtual = 94734

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------



Phase 3.5 Small Shape Clustering

Phase 3.3 Area Swap Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell

Phase 2.2 Physical Synthesis In Placer
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 2.2 Physical Synthesis In Placer | Checksum: 24ac08d34

Time (s): cpu = 00:03:59 ; elapsed = 00:03:55 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 58199 ; free virtual = 94732
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3719.301 ; gain = 0.000 ; free physical = 58197 ; free virtual = 94730

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 3.3 Area Swap Optimization | Checksum: 152d8fd81

Time (s): cpu = 00:03:33 ; elapsed = 00:03:29 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 58193 ; free virtual = 94726

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 152d8fd81

Time (s): cpu = 00:03:33 ; elapsed = 00:03:29 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 58193 ; free virtual = 94726
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e071569e
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3717.301 ; gain = 0.000 ; free physical = 58191 ; free virtual = 94724

Time (s): cpu = 00:03:55 ; elapsed = 00:03:40 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58192 ; free virtual = 94725

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------



Phase 3.5 Small Shape Clustering
Phase 2.2 Physical Synthesis In Placer | Checksum: 1c4f2f59f

Time (s): cpu = 00:03:11 ; elapsed = 00:03:07 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 58185 ; free virtual = 94718
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.311. For the most accurate timing information please run report_timing.
Phase 2.2 Physical Synthesis In Placer | Checksum: 156aa0fd8

Time (s): cpu = 00:03:57 ; elapsed = 00:03:51 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 58162 ; free virtual = 94695
Phase 4.1.1 Post Placement Optimization | Checksum: 299c08ad4

Time (s): cpu = 00:03:55 ; elapsed = 00:03:41 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58151 ; free virtual = 94684
Phase 4.1 Post Commit Optimization | Checksum: 299c08ad4

Time (s): cpu = 00:03:55 ; elapsed = 00:03:41 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58148 ; free virtual = 94681

Phase 4.2 Post Placement Cleanup
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1dc44bed4

Time (s): cpu = 00:04:00 ; elapsed = 00:03:47 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 58144 ; free virtual = 94677

Phase 3.8 Slice Area Swap
Phase 3.11 Re-assign LUT pins | Checksum: 27677b998

Time (s): cpu = 00:04:04 ; elapsed = 00:03:53 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58141 ; free virtual = 94674
Phase 4.2 Post Placement Cleanup | Checksum: 299c08ad4

Time (s): cpu = 00:03:56 ; elapsed = 00:03:41 . Memory (MB): peak = 3679.242 ; gain = 578.969 ; free physical = 58106 ; free virtual = 94639

Phase 3.12 Pipeline Register Optimization
Phase 2 Global Placement | Checksum: 116b9f726

Time (s): cpu = 00:03:12 ; elapsed = 00:03:08 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 58135 ; free virtual = 94668
Phase 3.12 Pipeline Register Optimization | Checksum: 27677b998

Time (s): cpu = 00:04:04 ; elapsed = 00:03:53 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58135 ; free virtual = 94668
Phase 2 Global Placement | Checksum: 1d259c40a

Time (s): cpu = 00:03:59 ; elapsed = 00:03:52 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 58153 ; free virtual = 94686
Phase 3 Detail Placement | Checksum: 27677b998

Time (s): cpu = 00:04:05 ; elapsed = 00:03:53 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58143 ; free virtual = 94676

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 116b9f726

Time (s): cpu = 00:03:13 ; elapsed = 00:03:09 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 58152 ; free virtual = 94685
Phase 3.1 Commit Multi Column Macros | Checksum: 1d259c40a

Time (s): cpu = 00:03:59 ; elapsed = 00:03:52 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 58149 ; free virtual = 94682

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 2.1 Floorplanning | Checksum: 1b3cb584e

Time (s): cpu = 00:03:07 ; elapsed = 00:03:04 . Memory (MB): peak = 3604.398 ; gain = 501.430 ; free physical = 58142 ; free virtual = 94675
Phase 3.9 Commit Slice Clusters | Checksum: 1b6957622

Time (s): cpu = 00:04:01 ; elapsed = 00:03:46 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 58141 ; free virtual = 94675
Phase 2 Global Placement | Checksum: 249a7d2ba

Time (s): cpu = 00:04:02 ; elapsed = 00:03:58 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 58137 ; free virtual = 94670

Phase 3.10 Place Remaining

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.10 Place Remaining | Checksum: 1b9871d97

Time (s): cpu = 00:04:01 ; elapsed = 00:03:47 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 58107 ; free virtual = 94640
Phase 3.1 Commit Multi Column Macros | Checksum: 249a7d2ba

Time (s): cpu = 00:04:02 ; elapsed = 00:03:58 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 58101 ; free virtual = 94634

Phase 3.11 Re-assign LUT pins
Phase 3.8 Slice Area Swap | Checksum: 1df53c91a

Time (s): cpu = 00:04:02 ; elapsed = 00:03:49 . Memory (MB): peak = 3682.242 ; gain = 559.969 ; free physical = 58091 ; free virtual = 94624
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3.9 Commit Slice Clusters

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.6 DP Optimization | Checksum: ac6c7ce6

Time (s): cpu = 00:03:30 ; elapsed = 00:03:23 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 58145 ; free virtual = 94678

Phase 3.7 Flow Legalize Slice Clusters

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3648.230 ; gain = 0.000 ; free physical = 58130 ; free virtual = 94663

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 233c585b0

Time (s): cpu = 00:03:17 ; elapsed = 00:03:09 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 58128 ; free virtual = 94661
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10274c840

Time (s): cpu = 00:03:15 ; elapsed = 00:03:11 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 58128 ; free virtual = 94661

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12084c760

Time (s): cpu = 00:03:16 ; elapsed = 00:03:11 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 58104 ; free virtual = 94637

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12084c760

Time (s): cpu = 00:03:16 ; elapsed = 00:03:11 . Memory (MB): peak = 3719.301 ; gain = 621.328 ; free physical = 58106 ; free virtual = 94639
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14fd57911

Time (s): cpu = 00:04:02 ; elapsed = 00:03:55 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 58101 ; free virtual = 94634

Phase 3.5 Small Shape Clustering

Phase 3.3 Area Swap Optimization
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13bba54db

Time (s): cpu = 00:04:04 ; elapsed = 00:04:00 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 58086 ; free virtual = 94619
Phase 3.3 Area Swap Optimization | Checksum: 144983400

Time (s): cpu = 00:04:03 ; elapsed = 00:03:56 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 58069 ; free virtual = 94602

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 144983400

Time (s): cpu = 00:04:03 ; elapsed = 00:03:56 . Memory (MB): peak = 3717.301 ; gain = 596.328 ; free physical = 58071 ; free virtual = 94604

Phase 3.3 Area Swap Optimization

Phase 2.2 Physical Synthesis In Placer
Phase 3.11 Re-assign LUT pins | Checksum: 11827fbac

Time (s): cpu = 00:04:04 ; elapsed = 00:03:49 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 58062 ; free virtual = 94595

Phase 3.12 Pipeline Register Optimization
Phase 2 Global Placement | Checksum: f11fa808

Time (s): cpu = 00:03:19 ; elapsed = 00:03:10 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 58090 ; free virtual = 94623
Phase 3.3 Area Swap Optimization | Checksum: 1a15e6bf1

Time (s): cpu = 00:04:05 ; elapsed = 00:04:01 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 58090 ; free virtual = 94623

Phase 3.4 Pipeline Register Optimization

Phase 3.5 Small Shape Clustering
Phase 3.12 Pipeline Register Optimization | Checksum: 11827fbac
Phase 3.4 Pipeline Register Optimization | Checksum: 1a15e6bf1

Time (s): cpu = 00:04:04 ; elapsed = 00:03:50 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 58078 ; free virtual = 94611

Time (s): cpu = 00:04:05 ; elapsed = 00:04:01 . Memory (MB): peak = 3678.941 ; gain = 577.969 ; free physical = 58078 ; free virtual = 94611
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3677.938 ; gain = 0.000 ; free physical = 58073 ; free virtual = 94606

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 3 Detail Placement | Checksum: 11827fbac

Time (s): cpu = 00:04:04 ; elapsed = 00:03:50 . Memory (MB): peak = 3686.582 ; gain = 580.320 ; free physical = 58069 ; free virtual = 94602

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f11fa808

Time (s): cpu = 00:03:19 ; elapsed = 00:03:10 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 58068 ; free virtual = 94601

Phase 3.5 Small Shape Clustering

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 2.2 Physical Synthesis In Placer | Checksum: 273c0e002

Time (s): cpu = 00:03:58 ; elapsed = 00:03:53 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 58085 ; free virtual = 94618
Phase 3.7 Flow Legalize Slice Clusters | Checksum: d3426109

Time (s): cpu = 00:03:32 ; elapsed = 00:03:26 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 58091 ; free virtual = 94624

Phase 3.8 Slice Area Swap

Phase 4.1.1 Post Placement Optimization

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.9 Commit Slice Clusters | Checksum: 11d065164

Time (s): cpu = 00:04:08 ; elapsed = 00:03:55 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58020 ; free virtual = 94553
Post Placement Optimization Initialization | Checksum: 24c20825e

Phase 4.1.1.1 BUFG Insertion

Phase 3.10 Place Remaining
Phase 3.8 Slice Area Swap | Checksum: e232ece1

Time (s): cpu = 00:03:33 ; elapsed = 00:03:27 . Memory (MB): peak = 3716.969 ; gain = 615.328 ; free physical = 58011 ; free virtual = 94544
Phase 3.10 Place Remaining | Checksum: ff69a5a0

Time (s): cpu = 00:04:09 ; elapsed = 00:03:55 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58004 ; free virtual = 94538
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3.9 Commit Slice Clusters

Phase 3.11 Re-assign LUT pins
Phase 2 Global Placement | Checksum: 1d4850ebc

Time (s): cpu = 00:04:00 ; elapsed = 00:03:55 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 58004 ; free virtual = 94537
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d4850ebc

Time (s): cpu = 00:04:00 ; elapsed = 00:03:55 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 57995 ; free virtual = 94528
Phase 4.1.1.1 BUFG Insertion | Checksum: 24c20825e

Time (s): cpu = 00:04:12 ; elapsed = 00:03:59 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 57974 ; free virtual = 94507
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.925. For the most accurate timing information please run report_timing.

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 4.1.1 Post Placement Optimization | Checksum: 2c05544f6

Time (s): cpu = 00:04:12 ; elapsed = 00:03:59 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 57976 ; free virtual = 94510
Phase 3.6 DP Optimization | Checksum: 11d2da7d7

Time (s): cpu = 00:03:37 ; elapsed = 00:03:32 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 57996 ; free virtual = 94529

Phase 3.7 Flow Legalize Slice Clusters
Phase 4.1 Post Commit Optimization | Checksum: 2c05544f6

Time (s): cpu = 00:04:13 ; elapsed = 00:04:00 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58000 ; free virtual = 94533

Phase 4.2 Post Placement Cleanup
Phase 3.5 Small Shape Clustering | Checksum: 192f760fa

Time (s): cpu = 00:03:41 ; elapsed = 00:03:37 . Memory (MB): peak = 3685.262 ; gain = 584.320 ; free physical = 58016 ; free virtual = 94549

Phase 3.6 DP Optimization
Phase 4.2 Post Placement Cleanup | Checksum: 2c05544f6

Time (s): cpu = 00:04:13 ; elapsed = 00:04:00 . Memory (MB): peak = 3678.938 ; gain = 580.969 ; free physical = 58008 ; free virtual = 94541
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fd5fde8b

Time (s): cpu = 00:03:22 ; elapsed = 00:03:13 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 58005 ; free virtual = 94538
Phase 3.9 Commit Slice Clusters | Checksum: 14cc3ec2c

Time (s): cpu = 00:03:58 ; elapsed = 00:03:43 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58006 ; free virtual = 94539
Phase 3.11 Re-assign LUT pins | Checksum: d3fd8249

Time (s): cpu = 00:04:11 ; elapsed = 00:03:57 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58017 ; free virtual = 94550

Phase 3.12 Pipeline Register Optimization

Phase 3.3 Area Swap Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: d3fd8249

Time (s): cpu = 00:04:11 ; elapsed = 00:03:57 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58010 ; free virtual = 94543
Phase 3.3 Area Swap Optimization | Checksum: 11af8df1f

Time (s): cpu = 00:03:23 ; elapsed = 00:03:14 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 58010 ; free virtual = 94543

Phase 3.4 Pipeline Register Optimization

Phase 3.10 Place Remaining
Phase 3.4 Pipeline Register Optimization | Checksum: 11af8df1f

Time (s): cpu = 00:03:23 ; elapsed = 00:03:14 . Memory (MB): peak = 3648.230 ; gain = 547.961 ; free physical = 58009 ; free virtual = 94542
Phase 3 Detail Placement | Checksum: d3fd8249

Time (s): cpu = 00:04:11 ; elapsed = 00:03:57 . Memory (MB): peak = 3716.988 ; gain = 597.328 ; free physical = 58019 ; free virtual = 94553

Phase 3.5 Small Shape Clustering
Phase 3.10 Place Remaining | Checksum: 143209eb5

Time (s): cpu = 00:03:59 ; elapsed = 00:03:43 . Memory (MB): peak = 3645.684 ; gain = 549.961 ; free physical = 58010 ; free virtual = 94543

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e0ff4afa

Time (s): cpu = 00:04:03 ; elapsed = 00:03:57 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 58001 ; free virtual = 94534

Phase 3.11 Re-assign LUT pins

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fe0b84c1

Time (s): cpu = 00:04:03 ; elapsed = 00:03:57 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 57984 ; free virtual = 94517

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fe0b84c1

Time (s): cpu = 00:04:03 ; elapsed = 00:03:57 . Memory (MB): peak = 3677.938 ; gain = 578.969 ; free physical = 57989 ; free virtual = 94522

Phase 4.1.1 Post Placement Optimization

Phase 3.5 Small Shape Clustering
Post Placement Optimization Initialization | Checksum: cabee687

Phase 4.1.1.1 BUFG Insertion
Phase 3.5 Small Shape Clustering | Checksum: 1f5df064d

Time (s): cpu = 00:03:23 ; elapsed = 00:03:17 . Memory (MB): peak = 3684.293 ; gain = 584.320 ; free physical = 57954 ; free virtual = 94487
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 185f55dc8

Time (s): cpu = 00:03:40 ; elapsed = 00:03:35 . Memory (MB): peak = 3713.238 ; gain = 622.969 ; free physical = 57934 ; free virtual = 94467

Phase 3.8 Slice Area Swap

Phase 3.6 DP Optimization
