// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VNorTestBench.h for the primary calling header

#include "verilated.h"

#include "VNorTestBench__Syms.h"
#include "VNorTestBench___024root.h"

VL_ATTR_COLD void VNorTestBench___024root___eval_static(VNorTestBench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VNorTestBench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VNorTestBench___024root___eval_static\n"); );
}

VL_ATTR_COLD void VNorTestBench___024root___eval_initial__TOP(VNorTestBench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VNorTestBench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VNorTestBench___024root___eval_initial__TOP\n"); );
    // Init
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__0__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__0__Vfuncout = 0;
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__1__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__1__Vfuncout = 0;
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__7__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__7__Vfuncout = 0;
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__8__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__8__Vfuncout = 0;
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__14__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__14__Vfuncout = 0;
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__15__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__15__Vfuncout = 0;
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__21__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__21__Vfuncout = 0;
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__22__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__22__Vfuncout = 0;
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_M512__28__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_M512__28__Vfuncout = 0;
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_MEGARAM__35__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_MEGARAM__35__Vfuncout = 0;
    CData/*0:0*/ __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__40__Vfuncout;
    __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__40__Vfuncout = 0;
    // Body
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_numwords_a = 0x20U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_numwords_b = 2U;
    if (VL_UNLIKELY((0U & (~ (IData)(([&]() {
                                vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__Vstatic__var_family_has_stratixii_style_ram 
                                    = (([&]() {
                                            vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii 
                                                = (
                                                   (([&]() {
                                                        }(), 1U) 
                                                    || ([&]() {
                                                        }(), 0U)) 
                                                   || ([&]() {
                                                    }(), 0U));
                                            __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__1__Vfuncout 
                                                = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii;
                                        }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__1__Vfuncout)) 
                                       || ([&]() {
                                        }(), 0U));
                                __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__0__Vfuncout 
                                    = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__Vstatic__var_family_has_stratixii_style_ram;
                            }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__0__Vfuncout))))))) {
        VL_WRITEF("Error: BYPASS value for CLOCK_ENABLE_INPUT_A is not supported in Stratix II device family\n");
        VL_FINISH_MT("altsyncram.v", 26852, "");
    }
    if (VL_UNLIKELY((1U & (~ (IData)(([&]() {
                                vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__Vstatic__var_family_has_stratixii_style_ram 
                                    = (([&]() {
                                            vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii 
                                                = (
                                                   (([&]() {
                                                        }(), 1U) 
                                                    || ([&]() {
                                                        }(), 0U)) 
                                                   || ([&]() {
                                                    }(), 0U));
                                            __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__8__Vfuncout 
                                                = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii;
                                        }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__8__Vfuncout)) 
                                       || ([&]() {
                                        }(), 0U));
                                __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__7__Vfuncout 
                                    = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__Vstatic__var_family_has_stratixii_style_ram;
                            }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__7__Vfuncout))))))) {
        VL_WRITEF("Error: BYPASS value for CLOCK_ENABLE_OUTPUT_A is not supported in Stratix II device family\n");
        VL_FINISH_MT("altsyncram.v", 26858, "");
    }
    if (VL_UNLIKELY((0U & (~ (IData)(([&]() {
                                vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__Vstatic__var_family_has_stratixii_style_ram 
                                    = (([&]() {
                                            vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii 
                                                = (
                                                   (([&]() {
                                                        }(), 1U) 
                                                    || ([&]() {
                                                        }(), 0U)) 
                                                   || ([&]() {
                                                    }(), 0U));
                                            __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__15__Vfuncout 
                                                = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii;
                                        }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__15__Vfuncout)) 
                                       || ([&]() {
                                        }(), 0U));
                                __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__14__Vfuncout 
                                    = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__Vstatic__var_family_has_stratixii_style_ram;
                            }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__14__Vfuncout))))))) {
        VL_WRITEF("Error: BYPASS value for CLOCK_ENABLE_INPUT_B is not supported in Stratix II device family\n");
        VL_FINISH_MT("altsyncram.v", 26864, "");
    }
    if (VL_UNLIKELY((0U & (~ (IData)(([&]() {
                                vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__Vstatic__var_family_has_stratixii_style_ram 
                                    = (([&]() {
                                            vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii 
                                                = (
                                                   (([&]() {
                                                        }(), 1U) 
                                                    || ([&]() {
                                                        }(), 0U)) 
                                                   || ([&]() {
                                                    }(), 0U));
                                            __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__22__Vfuncout 
                                                = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii;
                                        }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__22__Vfuncout)) 
                                       || ([&]() {
                                            vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_CYCLONEII__Vstatic__is_cycloneii = 0U;
                                            vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_CYCLONEII__Vstatic__var_family_cycloneii = 0U;
                                        }(), 0U));
                                __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__21__Vfuncout 
                                    = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__Vstatic__var_family_has_stratixii_style_ram;
                            }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__21__Vfuncout))))))) {
        VL_WRITEF("Error: BYPASS value for CLOCK_ENABLE_OUTPUT_B is not supported in Stratix II device family\n");
        VL_FINISH_MT("altsyncram.v", 26870, "");
    }
    if (VL_UNLIKELY((1U & (~ (IData)(([&]() {
                                vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_M512__Vstatic__var_family_has_m512 
                                    = ((((([&]() {
                                                    }(), 0U) 
                                          || ([&]() {
                                                    }(), 0U)) 
                                         || ([&]() {
                                                }(), 0U)) 
                                        || ([&]() {
                                            }(), 1U)) 
                                       || ([&]() {
                                        }(), 0U));
                                __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_M512__28__Vfuncout 
                                    = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_M512__Vstatic__var_family_has_m512;
                            }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_M512__28__Vfuncout))))))) {
        VL_WRITEF("Error: M512 value for ram_block_type parameter is not supported in Stratix II device family\n");
        VL_FINISH_MT("altsyncram.v", 26882, "");
    }
    if (VL_UNLIKELY((0U & (~ (IData)(([&]() {
                                vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_MEGARAM__Vstatic__var_family_has_megaram 
                                    = (((([&]() {
                                                    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_STRATIX__Vstatic__is_stratix = 0U;
                                                }(), 0U) 
                                         || ([&]() {
                                                    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIX_HC__Vstatic__var_family_stratix_hc = 0U;
                                                }(), 0U)) 
                                        || ([&]() {
                                                vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_STRATIXGX__Vstatic__is_stratixgx = 0U;
                                            }(), 0U)) 
                                       || ([&]() {
                                            vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii 
                                                = (
                                                   (([&]() {
                                                            vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_STRATIXII__Vstatic__is_stratixii = 1U;
                                                        }(), 1U) 
                                                    || ([&]() {
                                                        }(), 0U)) 
                                                   || ([&]() {
                                                        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_STRATIXIIGX__Vstatic__is_stratixiigx = 0U;
                                                    }(), 0U));
                                            __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__40__Vfuncout 
                                                = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii;
                                        }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__40__Vfuncout)));
                                __Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_MEGARAM__35__Vfuncout 
                                    = vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_MEGARAM__Vstatic__var_family_has_megaram;
                            }(), (IData)(__Vfunc_NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_MEGARAM__35__Vfuncout))))))) {
        VL_WRITEF("Error: MEGARAM value for ram_block_type parameter is not supported in Stratix II device family\n");
        VL_FINISH_MT("altsyncram.v", 26888, "");
    }
    if ((([&]() {
                    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_HARDCOPYSTRATIX__Vstatic__is_hardcopystratix = 0U;
                }(), 0U) || ([&]() {
                    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_HARDCOPYII__Vstatic__is_hardcopyii = 0U;
                }(), 0U))) {
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__wa_mult_x = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[1U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[2U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[3U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[4U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[5U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[6U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[7U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[8U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[9U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xaU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xbU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xcU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xdU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xeU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xfU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x10U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x11U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x12U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x13U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x14U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x15U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x16U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x17U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x18U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x19U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1aU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1bU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1cU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1dU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1eU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1fU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i = 0x20U;
    } else {
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[1U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[2U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[3U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[4U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[5U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[6U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[7U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[8U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[9U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xaU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xbU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xcU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xdU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xeU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0xfU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x10U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x11U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x12U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x13U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x14U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x15U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x16U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x17U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x18U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x19U] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1aU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1bU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1cU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1dU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1eU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[0x1fU] = 0U;
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i = 0x20U;
    }
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_nmram_write_a = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_nmram_write_b = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_aclr_flag_a = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_aclr_flag_b = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_data_reg_a = 0xffU;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_data_reg_b = 1U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_address_reg_a = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_address_reg_b = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_wren_reg_a = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_wren_reg_b = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_rden_reg_b = 1U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_read_flag_a = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_read_flag_b = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_write_flag_a = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_write_flag_b = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_a = 0xffU;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_b = 1U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_a_x = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_b_x = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp_a = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp_b = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp2_a = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp2_b = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_reg_a = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_reg_b = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__good_to_go_a = 0U;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__good_to_go_b = 0U;
}

VL_ATTR_COLD void VNorTestBench___024root___eval_final(VNorTestBench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VNorTestBench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VNorTestBench___024root___eval_final\n"); );
}

VL_ATTR_COLD void VNorTestBench___024root___eval_triggers__stl(VNorTestBench___024root* vlSelf);
#ifdef VL_DEBUG
VL_ATTR_COLD void VNorTestBench___024root___dump_triggers__stl(VNorTestBench___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD void VNorTestBench___024root___eval_stl(VNorTestBench___024root* vlSelf);

VL_ATTR_COLD void VNorTestBench___024root___eval_settle(VNorTestBench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VNorTestBench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VNorTestBench___024root___eval_settle\n"); );
    // Init
    CData/*0:0*/ __VstlContinue;
    // Body
    vlSelf->__VstlIterCount = 0U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        __VstlContinue = 0U;
        VNorTestBench___024root___eval_triggers__stl(vlSelf);
        if (vlSelf->__VstlTriggered.any()) {
            __VstlContinue = 1U;
            if (VL_UNLIKELY((0x64U < vlSelf->__VstlIterCount))) {
#ifdef VL_DEBUG
                VNorTestBench___024root___dump_triggers__stl(vlSelf);
#endif
                VL_FATAL_MT("NorTestBench.v", 6, "", "Settle region did not converge.");
            }
            vlSelf->__VstlIterCount = ((IData)(1U) 
                                       + vlSelf->__VstlIterCount);
            VNorTestBench___024root___eval_stl(vlSelf);
        }
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VNorTestBench___024root___dump_triggers__stl(VNorTestBench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VNorTestBench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VNorTestBench___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VstlTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

VlCoroutine VNorTestBench___024root___act_sequent__TOP__0____Vfork_1__0(VNorTestBench___024root* vlSelf, CData/*0:0*/ __Vintraval_had29d2c0__0);

VL_ATTR_COLD void VNorTestBench___024root___stl_sequent__TOP__0(VNorTestBench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VNorTestBench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VNorTestBench___024root___stl_sequent__TOP__0\n"); );
    // Body
    vlSelf->NorTestBench__DOT__u_MPI__DOT__Mpi_enb 
        = ((~ (IData)(vlSelf->NorTestBench__DOT__u_MPI__DOT__Cs_sample)) 
           & (IData)(vlSelf->NorTestBench__DOT__u_MPI__DOT__Cs_sample_pipe));
    VNorTestBench___024root___act_sequent__TOP__0____Vfork_1__0(vlSelf, vlSelf->__Vintraval_had29d2c0__0);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__Ram_enb 
        = ((~ ((IData)(vlSelf->NorTestBench__DOT__Mpi_addr) 
               >> 5U)) & (IData)(vlSelf->NorTestBench__DOT__u_MPI__DOT__Mpi_enb));
    vlSelf->NorTestBench__DOT__u_MPI__DOT__Dataout_enb 
        = vlSelf->__VassignWtmp_NorTestBench__DOT__u_MPI__DOT__Dataout_enb__0;
    vlSelf->NorTestBench__DOT__Mpi_data = ((((IData)(vlSelf->NorTestBench__DOT__u_MPI__DOT__Dataout_enb)
                                              ? 0xffU
                                              : 0U) 
                                            & (((IData)(vlSelf->NorTestBench__DOT__u_MPI__DOT__Dataout_enb)
                                                 ? 
                                                ((0x20U 
                                                  & (IData)(vlSelf->NorTestBench__DOT__Mpi_addr))
                                                  ? 
                                                 vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__MyRegister
                                                 [(0xfU 
                                                   & (IData)(vlSelf->NorTestBench__DOT__Mpi_addr))]
                                                  : (IData)(vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp_a))
                                                 : 0U) 
                                               & ((IData)(vlSelf->NorTestBench__DOT__u_MPI__DOT__Dataout_enb)
                                                   ? 0xffU
                                                   : 0U))) 
                                           | (((IData)(vlSelf->NorTestBench__DOT__Mpi_oe)
                                                ? (IData)(vlSelf->NorTestBench__DOT__Data_out)
                                                : 0U) 
                                              & ((IData)(vlSelf->NorTestBench__DOT__Mpi_oe)
                                                  ? 0xffU
                                                  : 0U)));
}

VL_ATTR_COLD void VNorTestBench___024root___eval_stl(VNorTestBench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VNorTestBench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VNorTestBench___024root___eval_stl\n"); );
    // Body
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        VNorTestBench___024root___stl_sequent__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VNorTestBench___024root___dump_triggers__act(VNorTestBench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VNorTestBench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VNorTestBench___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VactTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @(edge NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_read_flag_a)\n");
    }
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @(posedge NorTestBench.Clock or negedge NorTestBench.Rst_n)\n");
    }
    if ((4ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @(posedge NorTestBench.Clock)\n");
    }
    if ((8ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @(negedge NorTestBench.Clock)\n");
    }
    if ((0x10ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @(edge NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_write_flag_a)\n");
    }
    if ((0x20ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 5 is active: @([changed] NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_address_reg_a or [changed] NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_byteena_mask_reg_a_out or [changed] NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_data_reg_a or [changed] NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_q_tmp2_a or [changed] NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_wren_reg_a)\n");
    }
    if ((0x40ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 6 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void VNorTestBench___024root___dump_triggers__nba(VNorTestBench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VNorTestBench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VNorTestBench___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VnbaTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @(edge NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_read_flag_a)\n");
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @(posedge NorTestBench.Clock or negedge NorTestBench.Rst_n)\n");
    }
    if ((4ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @(posedge NorTestBench.Clock)\n");
    }
    if ((8ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @(negedge NorTestBench.Clock)\n");
    }
    if ((0x10ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @(edge NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_write_flag_a)\n");
    }
    if ((0x20ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 5 is active: @([changed] NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_address_reg_a or [changed] NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_byteena_mask_reg_a_out or [changed] NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_data_reg_a or [changed] NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_q_tmp2_a or [changed] NorTestBench.u_MPI.u_STM.u_SPRAM.altsyncram_component.i_wren_reg_a)\n");
    }
    if ((0x40ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 6 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void VNorTestBench___024root___ctor_var_reset(VNorTestBench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VNorTestBench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VNorTestBench___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->NorTestBench__DOT__Clock = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__Rst_n = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__Mpi_addr = VL_RAND_RESET_I(6);
    vlSelf->NorTestBench__DOT__Mpi_cs_n = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__Mpi_rw = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__Mpi_oe = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__Data_out = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__Data_in = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__Mpi_data = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 48; ++__Vi0) {
        vlSelf->NorTestBench__DOT__DataSource[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->NorTestBench__DOT__Write_Out_File = 0;
    vlSelf->NorTestBench__DOT__ACCESS__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__Cs_sample_sync = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__Cs_sample = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__Cs_sample_pipe = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__Mpi_enb = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__Dataout_enb = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__Ram_enb = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__MyRegister[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem_data_b[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_data_reg_a = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__temp_wa = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__temp_wa2 = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__temp_wa2b = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_data_reg_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__temp_wb = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__temp_wb2 = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__temp = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_reg_a = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp_a = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp2_a = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_reg_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp2_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_a = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_address_reg_a = VL_RAND_RESET_I(5);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_address_reg_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_a_tmp = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_b_tmp = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_a_out = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_b_out = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_a_x = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_b_x = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(2048, vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__ram_initf);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_wren_reg_a = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_wren_reg_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_rden_reg_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_read_flag_a = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_read_flag_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_write_flag_a = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_write_flag_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__good_to_go_a = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__good_to_go_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__file_desc = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__init_file_b_port = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_nmram_write_a = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_nmram_write_b = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__wa_mult_x = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__wa_mult_x_ii = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__wa_mult_x_iii = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__add_reg_a_mult_wa = VL_RAND_RESET_I(13);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__add_reg_b_mult_wb = VL_RAND_RESET_I(2);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__add_reg_a_mult_wa_pl_wa = VL_RAND_RESET_I(13);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__add_reg_b_mult_wb_pl_wb = VL_RAND_RESET_I(2);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_numwords_a = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_numwords_b = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_aclr_flag_a = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_aclr_flag_b = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp2_a_idx = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i2 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i3 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i4 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i5 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__j2 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__k = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__k2 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__k3 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__k4 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_div_wa = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__j_plus_i2 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__j2_plus_i5 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__j_plus_i2_div_a = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__j2_plus_i5_div_a = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_ACEX1K__Vstatic__is_acex1k = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_APEX20K__Vstatic__is_apex20k = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_APEX20KC__Vstatic__is_apex20kc = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_APEX20KE__Vstatic__is_apex20ke = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_APEXII__Vstatic__is_apexii = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_EXCALIBUR_ARM__Vstatic__is_excalibur_arm = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_FLEX10KE__Vstatic__is_flex10ke = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_MERCURY__Vstatic__is_mercury = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_STRATIX__Vstatic__is_stratix = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_STRATIXGX__Vstatic__is_stratixgx = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_CYCLONE__Vstatic__is_cyclone = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_MAXII__Vstatic__is_maxii = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_HARDCOPYSTRATIX__Vstatic__is_hardcopystratix = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_STRATIXII__Vstatic__is_stratixii = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_STRATIXIIGX__Vstatic__is_stratixiigx = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_CYCLONEII__Vstatic__is_cycloneii = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_FAMILY_HARDCOPYII__Vstatic__is_hardcopyii = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXGX__Vstatic__var_family_stratixgx = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_CYCLONE__Vstatic__var_family_cyclone = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIXII__Vstatic__var_family_stratixii = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIX_HC__Vstatic__var_family_stratix_hc = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_STRATIX__Vstatic__var_family_stratix = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_MAXII__Vstatic__var_family_maxii = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_CYCLONEII__Vstatic__var_family_cycloneii = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_MEGARAM__Vstatic__var_family_has_megaram = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_M512__Vstatic__var_family_has_m512 = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM__Vstatic__var_family_has_stratixii_style_ram = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO__Vstatic__var_family_has_inverted_output_ddio = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__dev__DOT__IS_VALID_FAMILY__Vstatic__is_valid = VL_RAND_RESET_I(1);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__c = VL_RAND_RESET_I(8);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__hex = VL_RAND_RESET_I(4);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__tmp_char = VL_RAND_RESET_I(4);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__ifp = 0;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__ofp = 0;
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__r = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__r2 = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__i = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__j = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__k = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__m = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__n = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__done = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__error_status = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__first_rec = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__last_rec = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__off_addr = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__nn = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__aaaa = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__tt = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__cc = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__aah = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__aal = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__dd = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__sum = VL_RAND_RESET_I(32);
    vlSelf->NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__mem__DOT__convert_hex2ver__Vstatic__line_no = VL_RAND_RESET_I(32);
    vlSelf->__VassignWtmp_NorTestBench__DOT__u_MPI__DOT__Dataout_enb__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vintraval_had29d2c0__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_read_flag_a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__NorTestBench__DOT__Clock__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__NorTestBench__DOT__Rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_write_flag_a__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_address_reg_a__0 = VL_RAND_RESET_I(5);
    vlSelf->__Vtrigprevexpr___TOP__NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_byteena_mask_reg_a_out__0 = VL_RAND_RESET_I(8);
    vlSelf->__Vtrigprevexpr___TOP__NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_data_reg_a__0 = VL_RAND_RESET_I(8);
    vlSelf->__Vtrigprevexpr___TOP__NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_q_tmp2_a__0 = VL_RAND_RESET_I(8);
    vlSelf->__Vtrigprevexpr___TOP__NorTestBench__DOT__u_MPI__DOT__u_STM__DOT__u_SPRAM__DOT__altsyncram_component__DOT__i_wren_reg_a__0 = VL_RAND_RESET_I(1);
    vlSelf->__VactDidInit = 0;
    for (int __Vi0 = 0; __Vi0 < 7; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = 0;
    }
}
