{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669662137894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669662137894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:32:17 2022 " "Processing started: Tue Nov 29 00:32:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669662137894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662137894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662137894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669662138465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669662138465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148750 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148750 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_8x1-Dataflow " "Found design unit 1: Mux16_8x1-Dataflow" {  } { { "Mux16_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148750 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_8x1 " "Found entity 1: Mux16_8x1" {  } { { "Mux16_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter7-struct " "Found design unit 1: Shifter7-struct" {  } { { "Shifter7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148750 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter7 " "Found entity 1: Shifter7" {  } { { "Shifter7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-struct " "Found design unit 1: SE10-struct" {  } { { "SE10.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-struct " "Found design unit 1: SE7-struct" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-struct " "Found design unit 1: Register_File-struct" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_16bit-struct " "Found design unit 1: Register_16bit-struct" {  } { { "Register_16bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_16bit " "Found entity 1: Register_16bit" {  } { { "Register_16bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_3bit-struct " "Found design unit 1: Register_3bit-struct" {  } { { "Register_3bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_3bit " "Found entity 1: Register_3bit" {  } { { "Register_3bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_4x1-Dataflow " "Found design unit 1: Mux16_4x1-Dataflow" {  } { { "Mux16_4x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_4x1 " "Found entity 1: Mux16_4x1" {  } { { "Mux16_4x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_2x1-Dataflow " "Found design unit 1: Mux16_2x1-Dataflow" {  } { { "Mux16_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_2x1 " "Found entity 1: Mux16_2x1" {  } { { "Mux16_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_8x1-Dataflow " "Found design unit 1: Mux3_8x1-Dataflow" {  } { { "Mux3_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_8x1 " "Found entity 1: Mux3_8x1" {  } { { "Mux3_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_4x1-Dataflow1 " "Found design unit 1: Mux3_4x1-Dataflow1" {  } { { "Mux3_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_4x1 " "Found entity 1: Mux3_4x1" {  } { { "Mux3_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-struct " "Found design unit 1: Memory-struct" {  } { { "Memory.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_en-behave " "Found design unit 1: dff_en-behave" {  } { { "dff_en.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_en " "Found entity 1: dff_en" {  } { { "dff_en.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Struct " "Found design unit 1: Datapath-Struct" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148798 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behave " "Found design unit 1: FSM-behave" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148798 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_CPU-arch " "Found design unit 1: IITB_CPU-arch" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148798 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_CPU " "Found entity 1: IITB_CPU" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662148798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662148798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IITB_CPU IITB_CPU:add_instance " "Elaborating entity \"IITB_CPU\" for hierarchy \"IITB_CPU:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM IITB_CPU:add_instance\|FSM:My_FSM " "Elaborating entity \"FSM\" for hierarchy \"IITB_CPU:add_instance\|FSM:My_FSM\"" {  } { { "IITB_CPU.vhd" "My_FSM" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruc FSM.vhd(64) " "VHDL Process Statement warning at FSM.vhd(64): signal \"instruc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(65) " "VHDL Process Statement warning at FSM.vhd(65): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"C_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State FSM.vhd(69) " "VHDL Process Statement warning at FSM.vhd(69): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(223) " "VHDL Process Statement warning at FSM.vhd(223): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(257) " "VHDL Process Statement warning at FSM.vhd(257): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(262) " "VHDL Process Statement warning at FSM.vhd(262): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(315) " "VHDL Process Statement warning at FSM.vhd(315): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(320) " "VHDL Process Statement warning at FSM.vhd(320): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662148901 "|IITB_CPU|FSM:My_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath IITB_CPU:add_instance\|Datapath:My_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\"" {  } { { "IITB_CPU.vhd" "My_Datapath" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_16bit IITB_CPU:add_instance\|Datapath:My_Datapath\|Register_16bit:T1 " "Elaborating entity \"Register_16bit\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Register_16bit:T1\"" {  } { { "Datapath.vhdl" "T1" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_2x1 IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_2x1:Loop_Mux " "Elaborating entity \"Mux16_2x1\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_2x1:Loop_Mux\"" {  } { { "Datapath.vhdl" "Loop_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file IITB_CPU:add_instance\|Datapath:My_Datapath\|Register_file:Reg_File " "Elaborating entity \"Register_file\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Register_file:Reg_File\"" {  } { { "Datapath.vhdl" "Reg_File" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_4x1 IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux3_4x1:A1_Mux " "Elaborating entity \"Mux3_4x1\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux3_4x1:A1_Mux\"" {  } { { "Datapath.vhdl" "A1_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_8x1 IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux3_8x1:A3_Mux " "Elaborating entity \"Mux3_8x1\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux3_8x1:A3_Mux\"" {  } { { "Datapath.vhdl" "A3_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_8x1 IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_8x1:D3_Mux " "Elaborating entity \"Mux16_8x1\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_8x1:D3_Mux\"" {  } { { "Datapath.vhdl" "D3_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 IITB_CPU:add_instance\|Datapath:My_Datapath\|SE7:T2_SE7 " "Elaborating entity \"SE7\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|SE7:T2_SE7\"" {  } { { "Datapath.vhdl" "T2_SE7" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 IITB_CPU:add_instance\|Datapath:My_Datapath\|SE10:T2_SE10 " "Elaborating entity \"SE10\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|SE10:T2_SE10\"" {  } { { "Datapath.vhdl" "T2_SE10" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter7 IITB_CPU:add_instance\|Datapath:My_Datapath\|Shifter7:T2_shift " "Elaborating entity \"Shifter7\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Shifter7:T2_shift\"" {  } { { "Datapath.vhdl" "T2_shift" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU IITB_CPU:add_instance\|Datapath:My_Datapath\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|ALU:alu1\"" {  } { { "Datapath.vhdl" "alu1" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum ALU.vhd(40) " "Verilog HDL or VHDL warning at ALU.vhd(40): object \"sum\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669662148948 "|IITB_CPU|Datapath:My_Datapath|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_4x1 IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux " "Elaborating entity \"Mux16_4x1\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux\"" {  } { { "Datapath.vhdl" "ALU_B_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en IITB_CPU:add_instance\|Datapath:My_Datapath\|dff_en:carry_dff " "Elaborating entity \"dff_en\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|dff_en:carry_dff\"" {  } { { "Datapath.vhdl" "carry_dff" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\"" {  } { { "Datapath.vhdl" "mem" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662148948 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|Data_rtl_0 " "Inferred RAM node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|Data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669662149576 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|Data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|Data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1001 " "Parameter NUMWORDS_A set to 1001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1001 " "Parameter NUMWORDS_B set to 1001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|Data_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|Data_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1001 " "Parameter NUMWORDS_A set to 1001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662150047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669662150047 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669662150047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0 " "Elaborated megafunction instantiation \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662150172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0 " "Instantiated megafunction \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1001 " "Parameter \"NUMWORDS_A\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1001 " "Parameter \"NUMWORDS_B\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150172 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669662150172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fd1 " "Found entity 1: altsyncram_9fd1" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662150251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662150251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1 " "Elaborated megafunction instantiation \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662150282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1 " "Instantiated megafunction \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1001 " "Parameter \"NUMWORDS_A\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662150282 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669662150282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1r71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1r71 " "Found entity 1: altsyncram_1r71" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662150361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662150361 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a0 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a1 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a2 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a3 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a4 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a5 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a6 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a7 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a8 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a9 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a10 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a11 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150564 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669662150564 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669662150564 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a0 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a1 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a2 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a3 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a4 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a5 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a6 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a7 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a8 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a9 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a10 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a11 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a12 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a13 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a14 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a15 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a12 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a13 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a14 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a15 " "Synthesized away node \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } } { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662150611 "|DUT|IITB_CPU:add_instance|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669662150611 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669662150611 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "329 " "329 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669662150784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669662151060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662151060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[29\] " "No output dependent on input pin \"input_vector\[29\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[30\] " "No output dependent on input pin \"input_vector\[30\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[31\] " "No output dependent on input pin \"input_vector\[31\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[32\] " "No output dependent on input pin \"input_vector\[32\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[33\] " "No output dependent on input pin \"input_vector\[33\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[34\] " "No output dependent on input pin \"input_vector\[34\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[2\] " "No output dependent on input pin \"input_vector\[2\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[3\] " "No output dependent on input pin \"input_vector\[3\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[4\] " "No output dependent on input pin \"input_vector\[4\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[5\] " "No output dependent on input pin \"input_vector\[5\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[6\] " "No output dependent on input pin \"input_vector\[6\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[7\] " "No output dependent on input pin \"input_vector\[7\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[8\] " "No output dependent on input pin \"input_vector\[8\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[9\] " "No output dependent on input pin \"input_vector\[9\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[10\] " "No output dependent on input pin \"input_vector\[10\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[11\] " "No output dependent on input pin \"input_vector\[11\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[12\] " "No output dependent on input pin \"input_vector\[12\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[13\] " "No output dependent on input pin \"input_vector\[13\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[14\] " "No output dependent on input pin \"input_vector\[14\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[15\] " "No output dependent on input pin \"input_vector\[15\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[16\] " "No output dependent on input pin \"input_vector\[16\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[17\] " "No output dependent on input pin \"input_vector\[17\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[18\] " "No output dependent on input pin \"input_vector\[18\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[19\] " "No output dependent on input pin \"input_vector\[19\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[20\] " "No output dependent on input pin \"input_vector\[20\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[21\] " "No output dependent on input pin \"input_vector\[21\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[22\] " "No output dependent on input pin \"input_vector\[22\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[23\] " "No output dependent on input pin \"input_vector\[23\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[24\] " "No output dependent on input pin \"input_vector\[24\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[25\] " "No output dependent on input pin \"input_vector\[25\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[26\] " "No output dependent on input pin \"input_vector\[26\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[27\] " "No output dependent on input pin \"input_vector\[27\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[28\] " "No output dependent on input pin \"input_vector\[28\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662151170 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669662151170 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669662151170 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669662151170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669662151170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669662151217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:32:31 2022 " "Processing ended: Tue Nov 29 00:32:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669662151217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669662151217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669662151217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662151217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669662153089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669662153089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:32:32 2022 " "Processing started: Tue Nov 29 00:32:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669662153089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669662153089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669662153089 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669662153371 ""}
{ "Info" "0" "" "Project  = IITB_CPU" {  } {  } 0 0 "Project  = IITB_CPU" 0 0 "Fitter" 0 0 1669662153371 ""}
{ "Info" "0" "" "Revision = IITB_CPU" {  } {  } 0 0 "Revision = IITB_CPU" 0 0 "Fitter" 0 0 1669662153371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669662153512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669662153512 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IITB_CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"IITB_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669662153528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669662153591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669662153591 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669662153858 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669662153874 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1669662154062 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669662154109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669662154109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669662154109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669662154109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669662154109 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669662154125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669662154125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669662154125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669662154125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669662154125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669662154125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669662154125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669662154125 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669662154125 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669662154125 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669662154125 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669662154125 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669662154125 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669662154141 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669662154451 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_CPU.sdc " "Synopsys Design Constraints File file not found: 'IITB_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669662154754 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669662154754 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1669662154754 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1669662154754 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669662154754 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1669662154754 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669662154754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669662154769 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669662154769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669662154769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669662154769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669662154769 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669662154769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669662154769 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669662154769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669662154769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669662154769 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669662154769 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 35 0 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 35 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1669662154769 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1669662154769 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1669662154769 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669662154769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669662154769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669662154769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669662154769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669662154769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669662154769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669662154769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669662154769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669662154769 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1669662154769 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1669662154769 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669662154810 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669662154826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669662155971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669662156033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669662156081 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669662156457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669662156457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669662157068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y24 X35_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36" {  } { { "loc" "" { Generic "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36"} { { 12 { 0 ""} 24 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669662158120 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669662158120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669662158199 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1669662158199 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669662158199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669662158214 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669662158449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669662158465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669662158701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669662158701 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669662159040 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669662159479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/output_files/IITB_CPU.fit.smsg " "Generated suppressed messages file C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/output_files/IITB_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669662159699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6532 " "Peak virtual memory: 6532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669662160092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:32:40 2022 " "Processing ended: Tue Nov 29 00:32:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669662160092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669662160092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669662160092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669662160092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669662163514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669662163514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:32:43 2022 " "Processing started: Tue Nov 29 00:32:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669662163514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669662163514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669662163514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669662164059 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669662165622 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669662165732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669662166643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:32:46 2022 " "Processing ended: Tue Nov 29 00:32:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669662166643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669662166643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669662166643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669662166643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669662170013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669662170013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:32:49 2022 " "Processing started: Tue Nov 29 00:32:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669662170013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1669662170013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1669662170013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1669662170525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1669662170525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1669662170525 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_CPU.sdc " "Synopsys Design Constraints File file not found: 'IITB_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1669662171036 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1669662171036 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1669662171036 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1669662171036 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1669662171036 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1669662171350 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1669662171413 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1669662171921 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1669662172191 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.92 mW " "Total thermal power estimate for the design is 229.92 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1669662172307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669662172612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:32:52 2022 " "Processing ended: Tue Nov 29 00:32:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669662172612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669662172612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669662172612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1669662172612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1669662176426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669662176426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:32:55 2022 " "Processing started: Tue Nov 29 00:32:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669662176426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669662176426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_CPU -c IITB_CPU " "Command: quartus_sta IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669662176441 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669662176662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669662176923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669662176923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669662176986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669662176986 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_CPU.sdc " "Synopsys Design Constraints File file not found: 'IITB_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669662177285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669662177285 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669662177285 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669662177285 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669662177285 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669662177285 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669662177285 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1669662177304 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669662177317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662177317 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669662177317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662177332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662177332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662177348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662177348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662177364 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669662177379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669662177411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669662177913 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669662178007 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669662178007 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669662178007 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669662178007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178054 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669662178070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669662178306 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669662178306 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669662178306 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669662178306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669662178336 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669662179418 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669662179418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669662179480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:32:59 2022 " "Processing ended: Tue Nov 29 00:32:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669662179480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669662179480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669662179480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669662179480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669662182888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669662182888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:33:02 2022 " "Processing started: Tue Nov 29 00:33:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669662182888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669662182888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669662182888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669662183635 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IITB_CPU.vho C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/simulation/modelsim/ simulation " "Generated file IITB_CPU.vho in folder \"C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669662183729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669662183776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:33:03 2022 " "Processing ended: Tue Nov 29 00:33:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669662183776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669662183776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669662183776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669662183776 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus Prime Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669662184479 ""}
