# CA_Labs
A single cycle processor designed according to RISC-V architecture:

![architecture](https://github.com/Mustafasohail7/CA_Labs/assets/66203849/f3fc6bbe-66f0-498a-8ebf-cc1a026871b2)

* The processor is written in `Verilog`
* The eponymous individual components are designed according the above architecture
* The top component is present in `design.sv` file
* The processor was created, tested and available on [EDA Playground](https://edaplayground.com/x/ehZ8)
* The tests are available in `testbench.sv`
