$ Start of Compile
#Wed Oct 13 17:26:07 2004

Synplicity VHDL Compiler, version Compilers 2.7.5, Build 050R, built Jul  9 2004
Copyright (C) 1994-2004, Synplicity Inc.  All Rights Reserved

VHDL syntax check successful!
Synthesizing work.mc8051_top.struc
@W: CD280 :"N:\design\mc8051\vhdl\mc8051_p.vhd":810:12:810:21|Unbound component mc8051_ram mapped to black box
@W: CD280 :"N:\design\mc8051\vhdl\mc8051_p.vhd":830:12:830:21|Unbound component mc8051_rom mapped to black box
@W: CD280 :"N:\design\mc8051\vhdl\mc8051_p.vhd":820:12:820:22|Unbound component mc8051_ramx mapped to black box
@W: CD280 :"N:\design\mc8051\vhdl\mc8051_p.vhd":844:12:844:22|Unbound component mc8051_pram mapped to black box
Synthesizing work.mc8051_datamux.rtl
Post processing for work.mc8051_datamux.rtl
Synthesizing work.mc8051_chipsel.rtl
Post processing for work.mc8051_chipsel.rtl
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <12> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <11> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <10> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <9> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <8> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <7> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <6> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <5> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <4> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <3> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <2> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <1> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":9:8:9:17|Input port bit <0> of ramx_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <12> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <11> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <10> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <9> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <8> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <7> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <6> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <5> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <4> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <3> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <2> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <1> of rom_adr_i(15 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\mc8051_chipsel_.vhd":10:8:10:16|Input port bit <0> of rom_adr_i(15 downto 0) is unused 
Synthesizing work.mc8051_pram.syn_black_box
Post processing for work.mc8051_pram.syn_black_box
Synthesizing work.cyclonepll.syn
Synthesizing altera_mf.altpll_work_mc8051_top_struc_1.syn_black_box
Post processing for altera_mf.altpll_work_mc8051_top_struc_1.syn_black_box
Post processing for work.cyclonepll.syn
Synthesizing work.mc8051_ramx.syn_black_box
Post processing for work.mc8051_ramx.syn_black_box
Synthesizing work.mc8051_rom.syn_black_box
Post processing for work.mc8051_rom.syn_black_box
Synthesizing work.mc8051_ram.syn_black_box
Post processing for work.mc8051_ram.syn_black_box
Synthesizing work.mc8051_core.struc
Synthesizing work.mc8051_tmrctr.rtl
@W:"N:\design\mc8051\vhdl\mc8051_tmrctr_rtl.vhd":520:6:520:19|OTHERS clause is not synthesized 
@W:"N:\design\mc8051\vhdl\mc8051_tmrctr_rtl.vhd":763:6:763:19|OTHERS clause is not synthesized 
Post processing for work.mc8051_tmrctr.rtl
Synthesizing work.mc8051_siu.rtl
@W:"N:\design\mc8051\vhdl\mc8051_siu_rtl.vhd":777:10:777:23|OTHERS clause is not synthesized 
@W:"N:\design\mc8051\vhdl\mc8051_siu_rtl.vhd":1175:10:1175:23|OTHERS clause is not synthesized 
Post processing for work.mc8051_siu.rtl
@W: CL169 :"N:\design\mc8051\vhdl\mc8051_siu_rtl.vhd":813:8:813:9|Pruning Register p_receive.v_rxstep_63(1 downto 0)  
@W: CL169 :"N:\design\mc8051\vhdl\mc8051_siu_rtl.vhd":406:6:406:7|Pruning Register p_transmit.v_txstep_46(1 downto 0)  
@W: CL170 :"N:\design\mc8051\vhdl\mc8051_siu_rtl.vhd":406:6:406:7|Pruning bit <0> of p_transmit.s_tran_sh_54(10 downto 0) - not in use ... 
Synthesizing work.mc8051_alu.struc
Synthesizing work.dcml_adjust.rtl
Post processing for work.dcml_adjust.rtl
Synthesizing work.addsub_core.struc
Synthesizing work.addsub_ovcy.rtl
Post processing for work.addsub_ovcy.rtl
Synthesizing work.addsub_cy.rtl
Post processing for work.addsub_cy.rtl
Post processing for work.addsub_core.struc
Synthesizing work.alucore.rtl
Post processing for work.alucore.rtl
Synthesizing work.alumux.rtl
@W: CD434 :"N:\design\mc8051\vhdl\alumux_rtl.vhd":351:24:351:33|Signal ram_data_i in the sensitivity list is not used in the process
@W: CD434 :"N:\design\mc8051\vhdl\alumux_rtl.vhd":354:24:354:32|Signal product_i in the sensitivity list is not used in the process
@W: CD434 :"N:\design\mc8051\vhdl\alumux_rtl.vhd":355:24:355:30|Signal qutnt_i in the sensitivity list is not used in the process
@W: CD434 :"N:\design\mc8051\vhdl\alumux_rtl.vhd":356:24:356:30|Signal rmndr_i in the sensitivity list is not used in the process
Post processing for work.alumux.rtl
@W: CL159 :"N:\design\mc8051\vhdl\alumux_.vhd":111:8:111:14|Input qutnt_i is unused
@W: CL159 :"N:\design\mc8051\vhdl\alumux_.vhd":112:8:112:14|Input rmndr_i is unused
@W: CL159 :"N:\design\mc8051\vhdl\alumux_.vhd":117:8:117:16|Input product_i is unused
Post processing for work.mc8051_alu.struc
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <0> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <1> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <2> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <3> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <4> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <5> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <6> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <7> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <8> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <9> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <10> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <11> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <12> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <13> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <14> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":80:9:80:17|Bit <15> of signal s_product is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":77:9:77:15|Bit <0> of signal s_rmndr is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":77:9:77:15|Bit <1> of signal s_rmndr is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":77:9:77:15|Bit <2> of signal s_rmndr is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":77:9:77:15|Bit <3> of signal s_rmndr is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":77:9:77:15|Bit <4> of signal s_rmndr is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":77:9:77:15|Bit <5> of signal s_rmndr is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":77:9:77:15|Bit <6> of signal s_rmndr is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":77:9:77:15|Bit <7> of signal s_rmndr is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":76:9:76:15|Bit <0> of signal s_qutnt is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":76:9:76:15|Bit <1> of signal s_qutnt is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":76:9:76:15|Bit <2> of signal s_qutnt is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":76:9:76:15|Bit <3> of signal s_qutnt is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":76:9:76:15|Bit <4> of signal s_qutnt is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":76:9:76:15|Bit <5> of signal s_qutnt is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":76:9:76:15|Bit <6> of signal s_qutnt is floating
@W: CL163 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":76:9:76:15|Bit <7> of signal s_qutnt is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <0> of input qutnt_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <1> of input qutnt_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <2> of input qutnt_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <3> of input qutnt_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <4> of input qutnt_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <5> of input qutnt_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <6> of input qutnt_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <7> of input qutnt_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <0> of input rmndr_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <1> of input rmndr_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <2> of input rmndr_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <3> of input rmndr_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <4> of input rmndr_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <5> of input rmndr_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <6> of input rmndr_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <7> of input rmndr_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <0> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <1> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <2> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <3> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <4> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <5> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <6> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <7> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <8> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <9> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <10> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <11> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <12> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <13> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <14> of input product_i of instance i_alumux is floating
@W: CL165 :"N:\design\mc8051\vhdl\mc8051_alu_struc.vhd":94:2:94:9|Bit <15> of input product_i of instance i_alumux is floating
Synthesizing work.mc8051_control.struc
@N: CD231 :"N:\design\mc8051\vhdl\mc8051_p.vhd":259:15:259:16|Using onehot encoding for type t_state (startup="10000")
Synthesizing work.control_mem.rtl
@N: CD231 :"N:\design\mc8051\vhdl\mc8051_p.vhd":259:15:259:16|Using onehot encoding for type t_state (startup="10000")
@W:"N:\design\mc8051\vhdl\control_mem_rtl.vhd":678:6:678:19|OTHERS clause is not synthesized 
@W:"N:\design\mc8051\vhdl\control_mem_rtl.vhd":786:10:786:23|OTHERS clause is not synthesized 
@W:"N:\design\mc8051\vhdl\control_mem_rtl.vhd":792:10:792:23|OTHERS clause is not synthesized 
@W:"N:\design\mc8051\vhdl\control_mem_rtl.vhd":1079:22:1079:35|OTHERS clause is not synthesized 
Post processing for work.control_mem.rtl
@W: CL169 :"N:\design\mc8051\vhdl\control_mem_rtl.vhd":746:6:746:7|Pruning Register p_wr_internal_reg.s_reti2_3  
@W: CL169 :"N:\design\mc8051\vhdl\control_mem_rtl.vhd":746:6:746:7|Pruning Register p_wr_internal_reg.s_ieip2_3  
@N: CL134 :"N:\design\mc8051\vhdl\control_mem_rtl.vhd":692:4:692:7|Found RAM s_r0, depth=8, width=8
Synthesizing work.control_fsm.rtl
@N: CD231 :"N:\design\mc8051\vhdl\mc8051_p.vhd":259:15:259:16|Using onehot encoding for type t_state (startup="10000")
@N: CD231 :"N:\design\mc8051\vhdl\mc8051_p.vhd":265:24:265:25|Using onehot encoding for type t_instr_category (ic_acall="100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000")
@W:"N:\design\mc8051\vhdl\control_fsm_rtl.vhd":2136:10:2136:23|OTHERS clause is not synthesized 
@W: CD434 :"N:\design\mc8051\vhdl\control_fsm_rtl.vhd":310:42:310:46|Signal s_it0 in the sensitivity list is not used in the process
@W: CD434 :"N:\design\mc8051\vhdl\control_fsm_rtl.vhd":310:54:310:58|Signal s_it1 in the sensitivity list is not used in the process
@W: CG296 :"N:\design\mc8051\vhdl\control_fsm_rtl.vhd":310:10:310:16|Incomplete sensitivity list - assuming completeness
@W: CG290 :"N:\design\mc8051\vhdl\control_fsm_rtl.vhd":339:10:339:19|Referenced variable s_intblock is not in sensitivity list
Post processing for work.control_fsm.rtl
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":95:8:95:10|Input port bit <6> of psw(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":95:8:95:10|Input port bit <5> of psw(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":95:8:95:10|Input port bit <4> of psw(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":95:8:95:10|Input port bit <3> of psw(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":95:8:95:10|Input port bit <2> of psw(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":95:8:95:10|Input port bit <1> of psw(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":95:8:95:10|Input port bit <0> of psw(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":96:8:96:9|Input port bit <7> of ie(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":96:8:96:9|Input port bit <6> of ie(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":96:8:96:9|Input port bit <5> of ie(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":97:8:97:9|Input port bit <7> of ip(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":97:8:97:9|Input port bit <6> of ip(7 downto 0) is unused 
@W:"N:\design\mc8051\vhdl\control_fsm_.vhd":97:8:97:9|Input port bit <5> of ip(7 downto 0) is unused 
@W: CL159 :"N:\design\mc8051\vhdl\control_fsm_.vhd":88:8:88:12|Input it0_i is unused
@W: CL159 :"N:\design\mc8051\vhdl\control_fsm_.vhd":90:8:90:12|Input it1_i is unused
Post processing for work.mc8051_control.struc
Post processing for work.mc8051_core.struc
Post processing for work.mc8051_top.struc
@END
Process took 0h:0m:31s realtime, 0h:0m:31s cputime
###########################################################[
Synplicity Altera Technology Mapper, version 7.6.0, Build 115R, built Jul 12 2004
Copyright (C) 1994-2004, Synplicity Inc.  All Rights Reserved
Reading constraint file: N:\design\mc8051\synpl\mc8051_core.sdc


Automatic dissolve at startup in view:work.addsub_core(struc) of gen_greater_four.gen_addsub.gen_addsub.5.gen_last_addsub.i_addsub_ovcy(addsub_ovcy)
Automatic dissolve at startup in view:work.addsub_core(struc) of gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy(addsub_cy)
Automatic dissolve at startup in view:work.mc8051_alu(struc) of gen_dcml_adj.i_dcml_adjust(dcml_adjust)
Automatic dissolve at startup in view:work.mc8051_alu(struc) of i_addsub_core(addsub_core)
Automatic dissolve at startup in view:work.mc8051_top(struc) of i_mc8051_datamux(mc8051_datamux)
Automatic dissolve at startup in view:work.mc8051_top(struc) of i_mc8051_chipsel(mc8051_chipsel)
Automatic dissolve at startup in view:work.mc8051_top(struc) of i_cyclonepll(cyclonepll)
@W: BN132 :"n:\design\mc8051\vhdl\alumux_rtl.vhd":118:4:118:7|Removing instance i_mc8051_core.i_mc8051_alu.i_alumux.alu_cmd_o_1_3_0__romlut_6,  because it is equivalent to instance i_mc8051_core.i_mc8051_alu.i_alumux.alu_cmd_o_1_3_0__romlut_10
@W: BN132 :"n:\design\mc8051\vhdl\alumux_rtl.vhd":118:4:118:7|Removing instance i_mc8051_core.i_mc8051_alu.i_alumux.alu_cmd_o_1_3_0__romlut_2,  because it is equivalent to instance i_mc8051_core.i_mc8051_alu.i_alumux.alu_cmd_o_1_3_0__romlut_10
@W: BN132 :"n:\design\mc8051\vhdl\alumux_rtl.vhd":118:4:118:7|Removing instance i_mc8051_core.i_mc8051_alu.i_alumux.alu_cmd_o_1_3_0__romlut,  because it is equivalent to instance i_mc8051_core.i_mc8051_alu.i_alumux.alu_cmd_o_1_3_0__romlut_3
@N:"n:\design\mc8051\vhdl\mc8051_siu_rtl.vhd":206:6:206:7|Found counter in view:work.mc8051_siu(rtl) inst s_txpre_count[5:0]
@N:"n:\design\mc8051\vhdl\mc8051_siu_rtl.vhd":206:6:206:7|Found counter in view:work.mc8051_siu(rtl) inst s_rxpre_count[5:0]
@N:"n:\design\mc8051\vhdl\mc8051_tmrctr_rtl.vhd":242:4:242:5|Found counter in view:work.mc8051_tmrctr(rtl) inst s_countl0[7:0]
@N:"n:\design\mc8051\vhdl\mc8051_tmrctr_rtl.vhd":242:4:242:5|Found counter in view:work.mc8051_tmrctr(rtl) inst s_countl1[7:0]
@N:"n:\design\mc8051\vhdl\mc8051_tmrctr_rtl.vhd":242:4:242:5|Found counter in view:work.mc8051_tmrctr(rtl) inst s_counth1[7:0]
@N:"n:\design\mc8051\vhdl\mc8051_tmrctr_rtl.vhd":242:4:242:5|Found counter in view:work.mc8051_tmrctr(rtl) inst s_counth0[7:0]
@N: FA172 :"n:\design\mc8051\vhdl\mc8051_p.vhd":810:12:810:21|Found black box view:work.mc8051_ram(syn_black_box) without an syn_resources attribute.  Reports will not include any lcells for this instance 
@N: FA172 :"n:\design\mc8051\vhdl\mc8051_p.vhd":830:12:830:21|Found black box view:work.mc8051_rom(syn_black_box) without an syn_resources attribute.  Reports will not include any lcells for this instance 
@N: FA172 :"n:\design\mc8051\vhdl\mc8051_p.vhd":820:12:820:22|Found black box view:work.mc8051_ramx(syn_black_box) without an syn_resources attribute.  Reports will not include any lcells for this instance 
@N: FA172 :"n:\design\mc8051\generate\cyclonepll.vhd":65:11:65:16|Found black box view:altera_mf.altpll_work_mc8051_top_struc_1(syn_black_box) without an syn_resources attribute.  Reports will not include any lcells for this instance 
@N: FA172 :"n:\design\mc8051\vhdl\mc8051_p.vhd":844:12:844:22|Found black box view:work.mc8051_pram(syn_black_box) without an syn_resources attribute.  Reports will not include any lcells for this instance 
@W:"n:\design\mc8051\vhdl\control_mem_rtl.vhd":875:4:875:5|work.control_mem(rtl)-s_r0[7:0] will be mapped into logic
@N: MF135 :"n:\design\mc8051\vhdl\control_mem_rtl.vhd":875:4:875:5|Found RAM, 's_r0[7:0]', 8 words by 8 bits 
Automatic dissolve during optimization of view:work.mc8051_core(struc) of i_mc8051_alu(mc8051_alu)
Automatic dissolve during optimization of view:work.mc8051_top(struc) of i_mc8051_core(mc8051_core)
@W: BN132 :"n:\design\mc8051\vhdl\control_mem_rtl.vhd":522:4:522:5|Removing sequential instance i_mc8051_core.i_mc8051_control.i_control_mem.s_tf1_h1[0],  because it is equivalent to instance i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_ff0
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_siu_rtl.vhd":137:6:137:7|Removing sequential instance i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_ff1,  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_tf1_h2[0]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram5_[0],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b2[0]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram5_[1],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b2[1]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram5_[2],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b2[2]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram5_[3],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b2[3]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram5_[4],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b2[4]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram5_[5],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b2[5]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram5_[6],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b2[6]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram5_[7],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b2[7]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram4_[0],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b2[0]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram4_[1],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b2[1]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram4_[2],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b2[2]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram4_[3],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b2[3]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram4_[4],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b2[4]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram4_[5],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b2[5]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram4_[6],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b2[6]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram4_[7],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b2[7]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram7_[0],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b3[0]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram7_[1],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b3[1]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram7_[2],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b3[2]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram7_[3],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b3[3]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram7_[4],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b3[4]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram7_[5],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b3[5]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram7_[6],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b3[6]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram7_[7],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b3[7]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram0_[0],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b0[0]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram0_[1],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b0[1]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram0_[2],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b0[2]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram0_[3],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b0[3]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram0_[4],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b0[4]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram0_[5],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b0[5]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram0_[6],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b0[6]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram0_[7],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b0[7]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram1_[0],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b0[0]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram1_[1],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b0[1]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram1_[2],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b0[2]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram1_[3],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b0[3]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram1_[4],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b0[4]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram1_[5],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b0[5]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram1_[6],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b0[6]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram1_[7],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b0[7]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram6_[0],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b3[0]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram6_[1],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b3[1]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram6_[2],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b3[2]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram6_[3],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b3[3]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram6_[4],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b3[4]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram6_[5],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b3[5]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram6_[6],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b3[6]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram6_[7],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b3[7]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram2_[0],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b1[0]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram2_[1],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b1[1]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram2_[2],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b1[2]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram2_[3],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b1[3]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram2_[4],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b1[4]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram2_[5],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b1[5]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram2_[6],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b1[6]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram2_[7],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_b1[7]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram3_[0],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b1[0]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram3_[1],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b1[1]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram3_[2],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b1[2]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram3_[3],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b1[3]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram3_[4],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b1[4]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram3_[5],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b1[5]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram3_[6],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b1[6]
@W: BN132 :"n:\design\mc8051\vhdl\mc8051_control_struc.vhd":158:2:158:14|Removing instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r0_ram3_[7],  because it is equivalent to instance i_mc8051_core.i_mc8051_control.i_control_mem.s_r1_b1[7]

Writing Analyst data base N:\design\mc8051\synpl\rev_2\mc8051_top.srm
Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus
Writing Cross reference file for Quartus to N:\design\mc8051\synpl\rev_2\mc8051_top.xrf
Found clock clk with period 16.67ns 
Found clock mc8051_top|i_cyclonepll.s_clk_pll_derived_clock with period 53.33ns 
@W: MT186 :"n:\design\mc8051\vhdl\mc8051_top_struc.vhd":188:2:188:14|Blackbox <mc8051_pram> is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT186 :"n:\design\mc8051\vhdl\mc8051_top_struc.vhd":165:2:165:14|Blackbox <mc8051_ramx> is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT186 :"n:\design\mc8051\vhdl\mc8051_top_struc.vhd":154:2:154:13|Blackbox <mc8051_rom> is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT186 :"n:\design\mc8051\vhdl\mc8051_top_struc.vhd":141:2:141:13|Blackbox <mc8051_ram> is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT186 :"n:\design\mc8051\generate\cyclonepll.vhd":93:1:93:16|Blackbox <altpll_work_mc8051_top_struc_1> is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 13 17:30:43 2004
#


Top view:               mc8051_top
Requested Frequency:    18.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    N:\design\mc8051\synpl\mc8051_core.sdc
                       
@N: MT195 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT196 |Clock constraints cover all FF-to-FF, FF-to-output, input-to-FF and input-to-output paths associated with a particular clock..



Performance Summary 
*******************


Worst slack in design: -6.523

                                                    Requested     Estimated     Requested     Estimated                 Clock                  Clock             
Starting Clock                                      Frequency     Frequency     Period        Period        Slack       Type                   Group             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                                                 60.0 MHz      NA            16.667        NA            DCM/PLL     declared               default_clkgroup_0
mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     18.8 MHz      15.1 MHz      53.333        66.378        -13.045     derived (from clk)     default_clkgroup_0
System                                              25.0 MHz      45.2 MHz      40.000        22.146        17.854      system                 default_clkgroup  
=================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                         Ending                                           |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mc8051_top|i_cyclonepll.s_clk_pll_derived_clock  mc8051_top|i_cyclonepll.s_clk_pll_derived_clock  |  53.333      18.434  |  53.333      23.386  |  26.667      -4.727  |  26.667      -6.523
============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port             Starting                                                     User           Arrival     Required           
Name             Reference                                                    Constraint     Time        Time         Slack 
                 Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------
all_rxd_i[0]     mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       49.510       49.510
all_t0_i[0]      mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.533       50.533
all_t1_i[0]      mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.533       50.533
clk              NA                                                           NA             NA          NA           NA    
int0_i[0]        mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.062       50.062
int1_i[0]        mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.062       50.062
p0_i[0]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p0_i[1]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p0_i[2]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p0_i[3]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p0_i[4]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p0_i[5]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p0_i[6]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p0_i[7]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p1_i[0]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p1_i[1]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p1_i[2]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p1_i[3]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p1_i[4]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p1_i[5]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p1_i[6]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p1_i[7]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p2_i[0]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p2_i[1]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p2_i[2]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p2_i[3]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p2_i[4]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p2_i[5]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p2_i[6]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p2_i[7]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p3_i[0]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p3_i[1]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p3_i[2]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p3_i[3]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p3_i[4]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p3_i[5]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p3_i[6]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
p3_i[7]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     0.000          0.000       50.162       50.162
reset_n          System (rising)                                              NA             0.000       34.820       34.820
============================================================================================================================


Output Ports: 

Port               Starting                                                     User           Arrival     Required           
Name               Reference                                                    Constraint     Time        Time         Slack 
                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------
all_rxd_o[0]       mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
all_rxdwr_o[0]     mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             4.961       53.333       48.372
all_txd_o[0]       mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p0_o[0]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p0_o[1]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p0_o[2]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p0_o[3]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p0_o[4]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p0_o[5]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p0_o[6]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p0_o[7]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p1_o[0]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p1_o[1]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p1_o[2]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p1_o[3]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p1_o[4]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p1_o[5]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p1_o[6]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p1_o[7]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p2_o[0]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p2_o[1]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p2_o[2]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p2_o[3]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p2_o[4]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p2_o[5]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p2_o[6]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p2_o[7]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p3_o[0]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p3_o[1]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p3_o[2]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p3_o[3]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p3_o[4]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p3_o[5]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p3_o[6]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
p3_o[7]            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock (rising)     NA             5.351       53.333       47.982
==============================================================================================================================



====================================
Detailed Report for Clock: mc8051_top|i_cyclonepll.s_clk_pll_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                                              Arrival           
Instance                                                    Reference                                           Type                 Pin        Net               Time        Slack 
                                                            Clock                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_mc8051_datamux.prog_data_o[1]                             mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     regout     prog_data_o_1     0.198       -6.523
i_mc8051_datamux.prog_data_o[5]                             mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     regout     prog_data_o_5     0.198       -6.217
i_mc8051_datamux.prog_data_o[4]                             mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     regout     prog_data_o_4     0.198       -6.110
i_mc8051_datamux.prog_data_o[6]                             mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     regout     prog_data_o_6     0.198       -6.094
i_mc8051_datamux.prog_data_o[7]                             mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     regout     prog_data_o_7     0.198       -6.004
i_mc8051_datamux.prog_data_o[0]                             mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     regout     prog_data_o_0     0.198       -5.785
i_mc8051_datamux.prog_data_o[2]                             mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     regout     prog_data_o_2     0.198       -5.744
i_mc8051_datamux.prog_data_o[3]                             mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     regout     prog_data_o_3     0.198       -5.281
i_mc8051_core.i_mc8051_control.i_control_mem.state_o[3]     mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     regout     state_o_3         0.198       -4.727
i_mc8051_core.i_mc8051_control.i_control_mem.ie[4]          mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     regout     ie_4              0.198       -3.075
====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                                                                Required           
Instance                                                  Reference                                           Type                 Pin       Net                  Time         Slack 
                                                          Clock                                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_mc8051_core.i_mc8051_control.i_control_mem.acc[0]       mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     ena       N_2971_i             25.866       -6.523
i_mc8051_core.i_mc8051_control.i_control_mem.acc[1]       mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     ena       N_3268_i             25.866       -6.523
i_mc8051_core.i_mc8051_control.i_control_mem.acc[2]       mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     ena       N_2970_i             25.866       -6.523
i_mc8051_core.i_mc8051_control.i_control_mem.acc[3]       mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     ena       N_3158_i             25.866       -6.523
i_mc8051_core.i_mc8051_control.i_control_mem.acc[4]       mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     ena       N_2969_i             25.866       -6.523
i_mc8051_core.i_mc8051_control.i_control_mem.acc[5]       mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     ena       N_3189_i             25.866       -6.523
i_mc8051_core.i_mc8051_control.i_control_mem.acc[6]       mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     ena       N_2968_i             25.866       -6.523
i_mc8051_core.i_mc8051_control.i_control_mem.acc[7]       mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     ena       N_2967_i             25.866       -6.523
i_mc8051_core.i_mc8051_control.i_control_mem.psw_o[5]     mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     datad     psw_31_1[5]          26.328       -6.360
i_mc8051_core.i_mc8051_control.i_control_mem.psw_o[6]     mc8051_top|i_cyclonepll.s_clk_pll_derived_clock     cyclone_lcell_ff     datad     psw_o_i_m_0_2[6]     26.328       -6.360
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Requested Period:                        26.666
    - Setup time:                            0.800
    = Required time:                         25.866

    - Propagation time:                      32.389
    = Slack (critical) :                     -6.523

    Number of logic level(s):                32
    Starting point:                          i_mc8051_datamux.prog_data_o[1] / regout
    Ending point:                            i_mc8051_core.i_mc8051_control.i_control_mem.acc[0] / ena
    The start point is clocked by            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock [falling] on pin clk
    The end   point is clocked by            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock [rising] on pin clk

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                              Type                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_mc8051_datamux.prog_data_o[1]                                                                   cyclone_lcell_ff     regout      Out     0.198     0.198       -         
prog_data_o_1                                                                                     Net                  -           -       0.988     -           12        
i_mc8051_core.i_mc8051_control.i_control_mem.command_o[1]                                         cyclone_lcell        datac       In      -         1.186       -         
i_mc8051_core.i_mc8051_control.i_control_mem.command_o[1]                                         cyclone_lcell        combout     Out     0.258     1.444       -         
command_o_1                                                                                       Net                  -           -       1.845     -           49        
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]     cyclone_lcell        datad       In      -         3.289       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]     cyclone_lcell        combout     Out     0.152     3.440       -         
bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0                                                   Net                  -           -       1.285     -           22        
i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_0_a3_1_i_o2[1]                       cyclone_lcell        datad       In      -         4.725       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_0_a3_1_i_o2[1]                       cyclone_lcell        combout     Out     0.152     4.876       -         
adrx_mux_o_0_a2_0_a3_1_i_o2[1]                                                                    Net                  -           -       1.022     -           13        
i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un13418_s_instr_category_i_o2_0_m2        cyclone_lcell        datad       In      -         5.898       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un13418_s_instr_category_i_o2_0_m2        cyclone_lcell        combout     Out     0.152     6.050       -         
un1_un13418_s_instr_category_i_o2_0_m2                                                            Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0_a[2]                            cyclone_lcell        datab       In      -         6.791       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0_a[2]                            cyclone_lcell        combout     Out     0.390     7.181       -         
alu_cmd_o_2_iv_i_i_0_a[2]                                                                         Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0[2]                              cyclone_lcell        datad       In      -         7.571       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0[2]                              cyclone_lcell        combout     Out     0.152     7.723       -         
alu_cmd_o_2_iv_i_i_0[2]                                                                           Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_1[2]                              cyclone_lcell        datad       In      -         8.213       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_1[2]                              cyclone_lcell        combout     Out     0.152     8.365       -         
alu_cmd_o_2_iv_i_i_1[2]                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_5[2]                              cyclone_lcell        datad       In      -         8.755       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_5[2]                              cyclone_lcell        combout     Out     0.152     8.906       -         
alu_cmd_o_2_iv_i_i_5[2]                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i[2]                                cyclone_lcell        datad       In      -         9.296       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i[2]                                cyclone_lcell        combout     Out     0.152     9.448       -         
alu_cmd_o_2_iv_i_i_0                                                                              Net                  -           -       1.792     -           46        
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                 cyclone_lcell        datad       In      -         11.240      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                 cyclone_lcell        combout     Out     0.152     11.391      -         
op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                                                     Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0                                   cyclone_lcell        datad       In      -         11.781      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0                                   cyclone_lcell        combout     Out     0.152     11.933      -         
op_a_o_iv_0_0_o2_0_0_m9_i_0                                                                       Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i                                     cyclone_lcell        datac       In      -         12.323      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i                                     cyclone_lcell        combout     Out     0.258     12.581      -         
op_a_o_iv_0_0_o2_0_0_m9_i                                                                         Net                  -           -       0.833     -           8         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5_a                                          cyclone_lcell        datad       In      -         13.414      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5_a                                          cyclone_lcell        combout     Out     0.152     13.566      -         
op_a_o_iv_0_0_0_m5_a                                                                              Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5                                            cyclone_lcell        datad       In      -         13.956      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5                                            cyclone_lcell        combout     Out     0.152     14.107      -         
op_a_o_iv_0_0_0_m5                                                                                Net                  -           -       0.690     -           5         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_1                                         cyclone_lcell        dataa       In      -         14.797      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_1                                         cyclone_lcell        cout        Out     0.741     15.538      -         
lt_0                                                                                              Net                  -           -       0.000     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_2                                         cyclone_lcell        cin         In      -         15.538      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_2                                         cyclone_lcell        combout     Out     0.794     16.332      -         
I_2                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt3                                         cyclone_lcell        datab       In      -         16.722      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt3                                         cyclone_lcell        combout     Out     0.390     17.112      -         
lt3                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt6                                         cyclone_lcell        datad       In      -         17.502      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt6                                         cyclone_lcell        combout     Out     0.152     17.653      -         
lt6                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt7                                         cyclone_lcell        datad       In      -         18.043      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt7                                         cyclone_lcell        combout     Out     0.152     18.195      -         
lt7                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m5                                               cyclone_lcell        datad       In      -         18.585      -         
i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m5                                               cyclone_lcell        combout     Out     0.152     18.736      -         
result_o_sn_m5                                                                                    Net                  -           -       0.833     -           8         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0_3_m5_0_m3                                   cyclone_lcell        datad       In      -         19.570      -         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0_3_m5_0_m3                                   cyclone_lcell        combout     Out     0.152     19.721      -         
result_a_o_iv_0_0_3_m5_0_m3                                                                       Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2_a                       cyclone_lcell        datac       In      -         20.212      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2_a                       cyclone_lcell        combout     Out     0.258     20.470      -         
un131_state_0_a2_4_2_a                                                                            Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2                         cyclone_lcell        datad       In      -         20.860      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2                         cyclone_lcell        combout     Out     0.152     21.011      -         
un131_state_0_a2_4_2                                                                              Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                     cyclone_lcell        datad       In      -         21.753      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                     cyclone_lcell        combout     Out     0.152     21.904      -         
bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                                                                  Net                  -           -       0.568     -           3         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                    cyclone_lcell        datad       In      -         22.472      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                    cyclone_lcell        combout     Out     0.152     22.623      -         
adr_mux_o_2_iv_3                                                                                  Net                  -           -       1.360     -           25        
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_8_0_a5_i                 cyclone_lcell        datab       In      -         23.983      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_8_0_a5_i                 cyclone_lcell        combout     Out     0.390     24.373      -         
un1_adr_mux_i_8_0_a5_i                                                                            Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5_a[0]                                    cyclone_lcell        datad       In      -         25.115      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5_a[0]                                    cyclone_lcell        combout     Out     0.152     25.266      -         
s_adr_2_iv_5_a[0]                                                                                 Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5[0]                                      cyclone_lcell        datad       In      -         25.656      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5[0]                                      cyclone_lcell        combout     Out     0.152     25.808      -         
s_adr_2_iv_5[0]                                                                                   Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[0]                                            cyclone_lcell_ff     datad       In      -         26.198      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[0]                                            cyclone_lcell_ff     combout     Out     0.152     26.349      -         
s_adr_2_iv_0                                                                                      Net                  -           -       2.793     -           119       
i_mc8051_core.i_mc8051_control.i_control_mem.p_write_ram.un92_s_adr_5_i_i_o3                      cyclone_lcell        datad       In      -         29.142      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_write_ram.un92_s_adr_5_i_i_o3                      cyclone_lcell        combout     Out     0.152     29.294      -         
un92_s_adr_5_i_i_o3                                                                               Net                  -           -       1.285     -           22        
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_5_0_a2_2                            cyclone_lcell        datad       In      -         30.578      -         
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_5_0_a2_2                            cyclone_lcell        combout     Out     0.152     30.730      -         
un1_regs_wr_en_i_5_0_a2_2                                                                         Net                  -           -       1.117     -           16        
i_mc8051_core.i_mc8051_control.i_control_mem.un1_gprbit_1528_90                                   cyclone_lcell        datad       In      -         31.848      -         
i_mc8051_core.i_mc8051_control.i_control_mem.un1_gprbit_1528_90                                   cyclone_lcell        combout     Out     0.152     31.999      -         
N_2971_i                                                                                          Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.acc[0]                                               cyclone_lcell_ff     ena         In      -         32.389      -         
===========================================================================================================================================================================
Total path delay (propagation time + setup) of 33.189 is 8.113(24.4%) logic and 25.076(75.6%) route.


Path information for path number 2: 
    Requested Period:                        26.666
    - Setup time:                            0.800
    = Required time:                         25.866

    - Propagation time:                      32.389
    = Slack (critical) :                     -6.523

    Number of logic level(s):                32
    Starting point:                          i_mc8051_datamux.prog_data_o[1] / regout
    Ending point:                            i_mc8051_core.i_mc8051_control.i_control_mem.acc[6] / ena
    The start point is clocked by            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock [falling] on pin clk
    The end   point is clocked by            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock [rising] on pin clk

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                              Type                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_mc8051_datamux.prog_data_o[1]                                                                   cyclone_lcell_ff     regout      Out     0.198     0.198       -         
prog_data_o_1                                                                                     Net                  -           -       0.988     -           12        
i_mc8051_core.i_mc8051_control.i_control_mem.command_o[1]                                         cyclone_lcell        datac       In      -         1.186       -         
i_mc8051_core.i_mc8051_control.i_control_mem.command_o[1]                                         cyclone_lcell        combout     Out     0.258     1.444       -         
command_o_1                                                                                       Net                  -           -       1.845     -           49        
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]     cyclone_lcell        datad       In      -         3.289       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]     cyclone_lcell        combout     Out     0.152     3.440       -         
bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0                                                   Net                  -           -       1.285     -           22        
i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_0_a3_1_i_o2[1]                       cyclone_lcell        datad       In      -         4.725       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_0_a3_1_i_o2[1]                       cyclone_lcell        combout     Out     0.152     4.876       -         
adrx_mux_o_0_a2_0_a3_1_i_o2[1]                                                                    Net                  -           -       1.022     -           13        
i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un13418_s_instr_category_i_o2_0_m2        cyclone_lcell        datad       In      -         5.898       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un13418_s_instr_category_i_o2_0_m2        cyclone_lcell        combout     Out     0.152     6.050       -         
un1_un13418_s_instr_category_i_o2_0_m2                                                            Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0_a[2]                            cyclone_lcell        datab       In      -         6.791       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0_a[2]                            cyclone_lcell        combout     Out     0.390     7.181       -         
alu_cmd_o_2_iv_i_i_0_a[2]                                                                         Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0[2]                              cyclone_lcell        datad       In      -         7.571       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0[2]                              cyclone_lcell        combout     Out     0.152     7.723       -         
alu_cmd_o_2_iv_i_i_0[2]                                                                           Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_1[2]                              cyclone_lcell        datad       In      -         8.213       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_1[2]                              cyclone_lcell        combout     Out     0.152     8.365       -         
alu_cmd_o_2_iv_i_i_1[2]                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_5[2]                              cyclone_lcell        datad       In      -         8.755       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_5[2]                              cyclone_lcell        combout     Out     0.152     8.906       -         
alu_cmd_o_2_iv_i_i_5[2]                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i[2]                                cyclone_lcell        datad       In      -         9.296       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i[2]                                cyclone_lcell        combout     Out     0.152     9.448       -         
alu_cmd_o_2_iv_i_i_0                                                                              Net                  -           -       1.792     -           46        
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                 cyclone_lcell        datad       In      -         11.240      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                 cyclone_lcell        combout     Out     0.152     11.391      -         
op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                                                     Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0                                   cyclone_lcell        datad       In      -         11.781      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0                                   cyclone_lcell        combout     Out     0.152     11.933      -         
op_a_o_iv_0_0_o2_0_0_m9_i_0                                                                       Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i                                     cyclone_lcell        datac       In      -         12.323      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i                                     cyclone_lcell        combout     Out     0.258     12.581      -         
op_a_o_iv_0_0_o2_0_0_m9_i                                                                         Net                  -           -       0.833     -           8         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5_a                                          cyclone_lcell        datad       In      -         13.414      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5_a                                          cyclone_lcell        combout     Out     0.152     13.566      -         
op_a_o_iv_0_0_0_m5_a                                                                              Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5                                            cyclone_lcell        datad       In      -         13.956      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5                                            cyclone_lcell        combout     Out     0.152     14.107      -         
op_a_o_iv_0_0_0_m5                                                                                Net                  -           -       0.690     -           5         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_1                                         cyclone_lcell        dataa       In      -         14.797      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_1                                         cyclone_lcell        cout        Out     0.741     15.538      -         
lt_0                                                                                              Net                  -           -       0.000     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_2                                         cyclone_lcell        cin         In      -         15.538      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_2                                         cyclone_lcell        combout     Out     0.794     16.332      -         
I_2                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt3                                         cyclone_lcell        datab       In      -         16.722      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt3                                         cyclone_lcell        combout     Out     0.390     17.112      -         
lt3                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt6                                         cyclone_lcell        datad       In      -         17.502      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt6                                         cyclone_lcell        combout     Out     0.152     17.653      -         
lt6                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt7                                         cyclone_lcell        datad       In      -         18.043      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt7                                         cyclone_lcell        combout     Out     0.152     18.195      -         
lt7                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m5                                               cyclone_lcell        datad       In      -         18.585      -         
i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m5                                               cyclone_lcell        combout     Out     0.152     18.736      -         
result_o_sn_m5                                                                                    Net                  -           -       0.833     -           8         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0_3_m5_0_m3                                   cyclone_lcell        datad       In      -         19.570      -         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0_3_m5_0_m3                                   cyclone_lcell        combout     Out     0.152     19.721      -         
result_a_o_iv_0_0_3_m5_0_m3                                                                       Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2_a                       cyclone_lcell        datac       In      -         20.212      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2_a                       cyclone_lcell        combout     Out     0.258     20.470      -         
un131_state_0_a2_4_2_a                                                                            Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2                         cyclone_lcell        datad       In      -         20.860      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2                         cyclone_lcell        combout     Out     0.152     21.011      -         
un131_state_0_a2_4_2                                                                              Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                     cyclone_lcell        datad       In      -         21.753      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                     cyclone_lcell        combout     Out     0.152     21.904      -         
bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                                                                  Net                  -           -       0.568     -           3         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                    cyclone_lcell        datad       In      -         22.472      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                    cyclone_lcell        combout     Out     0.152     22.623      -         
adr_mux_o_2_iv_3                                                                                  Net                  -           -       1.360     -           25        
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_8_0_a5_i                 cyclone_lcell        datab       In      -         23.983      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_8_0_a5_i                 cyclone_lcell        combout     Out     0.390     24.373      -         
un1_adr_mux_i_8_0_a5_i                                                                            Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5_a[0]                                    cyclone_lcell        datad       In      -         25.115      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5_a[0]                                    cyclone_lcell        combout     Out     0.152     25.266      -         
s_adr_2_iv_5_a[0]                                                                                 Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5[0]                                      cyclone_lcell        datad       In      -         25.656      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5[0]                                      cyclone_lcell        combout     Out     0.152     25.808      -         
s_adr_2_iv_5[0]                                                                                   Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[0]                                            cyclone_lcell_ff     datad       In      -         26.198      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[0]                                            cyclone_lcell_ff     combout     Out     0.152     26.349      -         
s_adr_2_iv_0                                                                                      Net                  -           -       2.793     -           119       
i_mc8051_core.i_mc8051_control.i_control_mem.p_write_ram.un92_s_adr_5_i_i_o3                      cyclone_lcell        datad       In      -         29.142      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_write_ram.un92_s_adr_5_i_i_o3                      cyclone_lcell        combout     Out     0.152     29.294      -         
un92_s_adr_5_i_i_o3                                                                               Net                  -           -       1.285     -           22        
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_5_0_a2_2                            cyclone_lcell        datad       In      -         30.578      -         
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_5_0_a2_2                            cyclone_lcell        combout     Out     0.152     30.730      -         
un1_regs_wr_en_i_5_0_a2_2                                                                         Net                  -           -       1.117     -           16        
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_8                                   cyclone_lcell        datad       In      -         31.848      -         
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_8                                   cyclone_lcell        combout     Out     0.152     31.999      -         
N_2968_i                                                                                          Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.acc[6]                                               cyclone_lcell_ff     ena         In      -         32.389      -         
===========================================================================================================================================================================
Total path delay (propagation time + setup) of 33.189 is 8.113(24.4%) logic and 25.076(75.6%) route.


Path information for path number 3: 
    Requested Period:                        26.666
    - Setup time:                            0.800
    = Required time:                         25.866

    - Propagation time:                      32.389
    = Slack (critical) :                     -6.523

    Number of logic level(s):                32
    Starting point:                          i_mc8051_datamux.prog_data_o[1] / regout
    Ending point:                            i_mc8051_core.i_mc8051_control.i_control_mem.acc[4] / ena
    The start point is clocked by            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock [falling] on pin clk
    The end   point is clocked by            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock [rising] on pin clk

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                              Type                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_mc8051_datamux.prog_data_o[1]                                                                   cyclone_lcell_ff     regout      Out     0.198     0.198       -         
prog_data_o_1                                                                                     Net                  -           -       0.988     -           12        
i_mc8051_core.i_mc8051_control.i_control_mem.command_o[1]                                         cyclone_lcell        datac       In      -         1.186       -         
i_mc8051_core.i_mc8051_control.i_control_mem.command_o[1]                                         cyclone_lcell        combout     Out     0.258     1.444       -         
command_o_1                                                                                       Net                  -           -       1.845     -           49        
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]     cyclone_lcell        datad       In      -         3.289       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]     cyclone_lcell        combout     Out     0.152     3.440       -         
bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0                                                   Net                  -           -       1.285     -           22        
i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_0_a3_1_i_o2[1]                       cyclone_lcell        datad       In      -         4.725       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_0_a3_1_i_o2[1]                       cyclone_lcell        combout     Out     0.152     4.876       -         
adrx_mux_o_0_a2_0_a3_1_i_o2[1]                                                                    Net                  -           -       1.022     -           13        
i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un13418_s_instr_category_i_o2_0_m2        cyclone_lcell        datad       In      -         5.898       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un13418_s_instr_category_i_o2_0_m2        cyclone_lcell        combout     Out     0.152     6.050       -         
un1_un13418_s_instr_category_i_o2_0_m2                                                            Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0_a[2]                            cyclone_lcell        datab       In      -         6.791       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0_a[2]                            cyclone_lcell        combout     Out     0.390     7.181       -         
alu_cmd_o_2_iv_i_i_0_a[2]                                                                         Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0[2]                              cyclone_lcell        datad       In      -         7.571       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0[2]                              cyclone_lcell        combout     Out     0.152     7.723       -         
alu_cmd_o_2_iv_i_i_0[2]                                                                           Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_1[2]                              cyclone_lcell        datad       In      -         8.213       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_1[2]                              cyclone_lcell        combout     Out     0.152     8.365       -         
alu_cmd_o_2_iv_i_i_1[2]                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_5[2]                              cyclone_lcell        datad       In      -         8.755       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_5[2]                              cyclone_lcell        combout     Out     0.152     8.906       -         
alu_cmd_o_2_iv_i_i_5[2]                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i[2]                                cyclone_lcell        datad       In      -         9.296       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i[2]                                cyclone_lcell        combout     Out     0.152     9.448       -         
alu_cmd_o_2_iv_i_i_0                                                                              Net                  -           -       1.792     -           46        
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                 cyclone_lcell        datad       In      -         11.240      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                 cyclone_lcell        combout     Out     0.152     11.391      -         
op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                                                     Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0                                   cyclone_lcell        datad       In      -         11.781      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0                                   cyclone_lcell        combout     Out     0.152     11.933      -         
op_a_o_iv_0_0_o2_0_0_m9_i_0                                                                       Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i                                     cyclone_lcell        datac       In      -         12.323      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i                                     cyclone_lcell        combout     Out     0.258     12.581      -         
op_a_o_iv_0_0_o2_0_0_m9_i                                                                         Net                  -           -       0.833     -           8         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5_a                                          cyclone_lcell        datad       In      -         13.414      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5_a                                          cyclone_lcell        combout     Out     0.152     13.566      -         
op_a_o_iv_0_0_0_m5_a                                                                              Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5                                            cyclone_lcell        datad       In      -         13.956      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5                                            cyclone_lcell        combout     Out     0.152     14.107      -         
op_a_o_iv_0_0_0_m5                                                                                Net                  -           -       0.690     -           5         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_1                                         cyclone_lcell        dataa       In      -         14.797      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_1                                         cyclone_lcell        cout        Out     0.741     15.538      -         
lt_0                                                                                              Net                  -           -       0.000     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_2                                         cyclone_lcell        cin         In      -         15.538      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_2                                         cyclone_lcell        combout     Out     0.794     16.332      -         
I_2                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt3                                         cyclone_lcell        datab       In      -         16.722      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt3                                         cyclone_lcell        combout     Out     0.390     17.112      -         
lt3                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt6                                         cyclone_lcell        datad       In      -         17.502      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt6                                         cyclone_lcell        combout     Out     0.152     17.653      -         
lt6                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt7                                         cyclone_lcell        datad       In      -         18.043      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt7                                         cyclone_lcell        combout     Out     0.152     18.195      -         
lt7                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m5                                               cyclone_lcell        datad       In      -         18.585      -         
i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m5                                               cyclone_lcell        combout     Out     0.152     18.736      -         
result_o_sn_m5                                                                                    Net                  -           -       0.833     -           8         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0_3_m5_0_m3                                   cyclone_lcell        datad       In      -         19.570      -         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0_3_m5_0_m3                                   cyclone_lcell        combout     Out     0.152     19.721      -         
result_a_o_iv_0_0_3_m5_0_m3                                                                       Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2_a                       cyclone_lcell        datac       In      -         20.212      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2_a                       cyclone_lcell        combout     Out     0.258     20.470      -         
un131_state_0_a2_4_2_a                                                                            Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2                         cyclone_lcell        datad       In      -         20.860      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2                         cyclone_lcell        combout     Out     0.152     21.011      -         
un131_state_0_a2_4_2                                                                              Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                     cyclone_lcell        datad       In      -         21.753      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                     cyclone_lcell        combout     Out     0.152     21.904      -         
bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                                                                  Net                  -           -       0.568     -           3         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                    cyclone_lcell        datad       In      -         22.472      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                    cyclone_lcell        combout     Out     0.152     22.623      -         
adr_mux_o_2_iv_3                                                                                  Net                  -           -       1.360     -           25        
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_8_0_a5_i                 cyclone_lcell        datab       In      -         23.983      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_8_0_a5_i                 cyclone_lcell        combout     Out     0.390     24.373      -         
un1_adr_mux_i_8_0_a5_i                                                                            Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5_a[0]                                    cyclone_lcell        datad       In      -         25.115      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5_a[0]                                    cyclone_lcell        combout     Out     0.152     25.266      -         
s_adr_2_iv_5_a[0]                                                                                 Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5[0]                                      cyclone_lcell        datad       In      -         25.656      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5[0]                                      cyclone_lcell        combout     Out     0.152     25.808      -         
s_adr_2_iv_5[0]                                                                                   Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[0]                                            cyclone_lcell_ff     datad       In      -         26.198      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[0]                                            cyclone_lcell_ff     combout     Out     0.152     26.349      -         
s_adr_2_iv_0                                                                                      Net                  -           -       2.793     -           119       
i_mc8051_core.i_mc8051_control.i_control_mem.p_write_ram.un92_s_adr_5_i_i_o3                      cyclone_lcell        datad       In      -         29.142      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_write_ram.un92_s_adr_5_i_i_o3                      cyclone_lcell        combout     Out     0.152     29.294      -         
un92_s_adr_5_i_i_o3                                                                               Net                  -           -       1.285     -           22        
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_5_0_a2_2                            cyclone_lcell        datad       In      -         30.578      -         
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_5_0_a2_2                            cyclone_lcell        combout     Out     0.152     30.730      -         
un1_regs_wr_en_i_5_0_a2_2                                                                         Net                  -           -       1.117     -           16        
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_10                                  cyclone_lcell        datad       In      -         31.848      -         
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_10                                  cyclone_lcell        combout     Out     0.152     31.999      -         
N_2969_i                                                                                          Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.acc[4]                                               cyclone_lcell_ff     ena         In      -         32.389      -         
===========================================================================================================================================================================
Total path delay (propagation time + setup) of 33.189 is 8.113(24.4%) logic and 25.076(75.6%) route.


Path information for path number 4: 
    Requested Period:                        26.666
    - Setup time:                            0.800
    = Required time:                         25.866

    - Propagation time:                      32.389
    = Slack (critical) :                     -6.523

    Number of logic level(s):                32
    Starting point:                          i_mc8051_datamux.prog_data_o[1] / regout
    Ending point:                            i_mc8051_core.i_mc8051_control.i_control_mem.acc[2] / ena
    The start point is clocked by            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock [falling] on pin clk
    The end   point is clocked by            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock [rising] on pin clk

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                              Type                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_mc8051_datamux.prog_data_o[1]                                                                   cyclone_lcell_ff     regout      Out     0.198     0.198       -         
prog_data_o_1                                                                                     Net                  -           -       0.988     -           12        
i_mc8051_core.i_mc8051_control.i_control_mem.command_o[1]                                         cyclone_lcell        datac       In      -         1.186       -         
i_mc8051_core.i_mc8051_control.i_control_mem.command_o[1]                                         cyclone_lcell        combout     Out     0.258     1.444       -         
command_o_1                                                                                       Net                  -           -       1.845     -           49        
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]     cyclone_lcell        datad       In      -         3.289       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]     cyclone_lcell        combout     Out     0.152     3.440       -         
bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0                                                   Net                  -           -       1.285     -           22        
i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_0_a3_1_i_o2[1]                       cyclone_lcell        datad       In      -         4.725       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_0_a3_1_i_o2[1]                       cyclone_lcell        combout     Out     0.152     4.876       -         
adrx_mux_o_0_a2_0_a3_1_i_o2[1]                                                                    Net                  -           -       1.022     -           13        
i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un13418_s_instr_category_i_o2_0_m2        cyclone_lcell        datad       In      -         5.898       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un13418_s_instr_category_i_o2_0_m2        cyclone_lcell        combout     Out     0.152     6.050       -         
un1_un13418_s_instr_category_i_o2_0_m2                                                            Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0_a[2]                            cyclone_lcell        datab       In      -         6.791       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0_a[2]                            cyclone_lcell        combout     Out     0.390     7.181       -         
alu_cmd_o_2_iv_i_i_0_a[2]                                                                         Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0[2]                              cyclone_lcell        datad       In      -         7.571       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0[2]                              cyclone_lcell        combout     Out     0.152     7.723       -         
alu_cmd_o_2_iv_i_i_0[2]                                                                           Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_1[2]                              cyclone_lcell        datad       In      -         8.213       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_1[2]                              cyclone_lcell        combout     Out     0.152     8.365       -         
alu_cmd_o_2_iv_i_i_1[2]                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_5[2]                              cyclone_lcell        datad       In      -         8.755       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_5[2]                              cyclone_lcell        combout     Out     0.152     8.906       -         
alu_cmd_o_2_iv_i_i_5[2]                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i[2]                                cyclone_lcell        datad       In      -         9.296       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i[2]                                cyclone_lcell        combout     Out     0.152     9.448       -         
alu_cmd_o_2_iv_i_i_0                                                                              Net                  -           -       1.792     -           46        
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                 cyclone_lcell        datad       In      -         11.240      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                 cyclone_lcell        combout     Out     0.152     11.391      -         
op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                                                     Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0                                   cyclone_lcell        datad       In      -         11.781      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0                                   cyclone_lcell        combout     Out     0.152     11.933      -         
op_a_o_iv_0_0_o2_0_0_m9_i_0                                                                       Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i                                     cyclone_lcell        datac       In      -         12.323      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i                                     cyclone_lcell        combout     Out     0.258     12.581      -         
op_a_o_iv_0_0_o2_0_0_m9_i                                                                         Net                  -           -       0.833     -           8         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5_a                                          cyclone_lcell        datad       In      -         13.414      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5_a                                          cyclone_lcell        combout     Out     0.152     13.566      -         
op_a_o_iv_0_0_0_m5_a                                                                              Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5                                            cyclone_lcell        datad       In      -         13.956      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5                                            cyclone_lcell        combout     Out     0.152     14.107      -         
op_a_o_iv_0_0_0_m5                                                                                Net                  -           -       0.690     -           5         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_1                                         cyclone_lcell        dataa       In      -         14.797      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_1                                         cyclone_lcell        cout        Out     0.741     15.538      -         
lt_0                                                                                              Net                  -           -       0.000     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_2                                         cyclone_lcell        cin         In      -         15.538      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_2                                         cyclone_lcell        combout     Out     0.794     16.332      -         
I_2                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt3                                         cyclone_lcell        datab       In      -         16.722      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt3                                         cyclone_lcell        combout     Out     0.390     17.112      -         
lt3                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt6                                         cyclone_lcell        datad       In      -         17.502      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt6                                         cyclone_lcell        combout     Out     0.152     17.653      -         
lt6                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt7                                         cyclone_lcell        datad       In      -         18.043      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt7                                         cyclone_lcell        combout     Out     0.152     18.195      -         
lt7                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m5                                               cyclone_lcell        datad       In      -         18.585      -         
i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m5                                               cyclone_lcell        combout     Out     0.152     18.736      -         
result_o_sn_m5                                                                                    Net                  -           -       0.833     -           8         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0_3_m5_0_m3                                   cyclone_lcell        datad       In      -         19.570      -         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0_3_m5_0_m3                                   cyclone_lcell        combout     Out     0.152     19.721      -         
result_a_o_iv_0_0_3_m5_0_m3                                                                       Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2_a                       cyclone_lcell        datac       In      -         20.212      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2_a                       cyclone_lcell        combout     Out     0.258     20.470      -         
un131_state_0_a2_4_2_a                                                                            Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2                         cyclone_lcell        datad       In      -         20.860      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2                         cyclone_lcell        combout     Out     0.152     21.011      -         
un131_state_0_a2_4_2                                                                              Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                     cyclone_lcell        datad       In      -         21.753      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                     cyclone_lcell        combout     Out     0.152     21.904      -         
bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                                                                  Net                  -           -       0.568     -           3         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                    cyclone_lcell        datad       In      -         22.472      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                    cyclone_lcell        combout     Out     0.152     22.623      -         
adr_mux_o_2_iv_3                                                                                  Net                  -           -       1.360     -           25        
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_8_0_a5_i                 cyclone_lcell        datab       In      -         23.983      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_8_0_a5_i                 cyclone_lcell        combout     Out     0.390     24.373      -         
un1_adr_mux_i_8_0_a5_i                                                                            Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5_a[0]                                    cyclone_lcell        datad       In      -         25.115      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5_a[0]                                    cyclone_lcell        combout     Out     0.152     25.266      -         
s_adr_2_iv_5_a[0]                                                                                 Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5[0]                                      cyclone_lcell        datad       In      -         25.656      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5[0]                                      cyclone_lcell        combout     Out     0.152     25.808      -         
s_adr_2_iv_5[0]                                                                                   Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[0]                                            cyclone_lcell_ff     datad       In      -         26.198      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[0]                                            cyclone_lcell_ff     combout     Out     0.152     26.349      -         
s_adr_2_iv_0                                                                                      Net                  -           -       2.793     -           119       
i_mc8051_core.i_mc8051_control.i_control_mem.p_write_ram.un92_s_adr_5_i_i_o3                      cyclone_lcell        datad       In      -         29.142      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_write_ram.un92_s_adr_5_i_i_o3                      cyclone_lcell        combout     Out     0.152     29.294      -         
un92_s_adr_5_i_i_o3                                                                               Net                  -           -       1.285     -           22        
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_5_0_a2_2                            cyclone_lcell        datad       In      -         30.578      -         
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_5_0_a2_2                            cyclone_lcell        combout     Out     0.152     30.730      -         
un1_regs_wr_en_i_5_0_a2_2                                                                         Net                  -           -       1.117     -           16        
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_13                                  cyclone_lcell        datad       In      -         31.848      -         
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_13                                  cyclone_lcell        combout     Out     0.152     31.999      -         
N_2970_i                                                                                          Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.acc[2]                                               cyclone_lcell_ff     ena         In      -         32.389      -         
===========================================================================================================================================================================
Total path delay (propagation time + setup) of 33.189 is 8.113(24.4%) logic and 25.076(75.6%) route.


Path information for path number 5: 
    Requested Period:                        26.666
    - Setup time:                            0.800
    = Required time:                         25.866

    - Propagation time:                      32.389
    = Slack (critical) :                     -6.523

    Number of logic level(s):                32
    Starting point:                          i_mc8051_datamux.prog_data_o[1] / regout
    Ending point:                            i_mc8051_core.i_mc8051_control.i_control_mem.acc[3] / ena
    The start point is clocked by            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock [falling] on pin clk
    The end   point is clocked by            mc8051_top|i_cyclonepll.s_clk_pll_derived_clock [rising] on pin clk

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                              Type                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_mc8051_datamux.prog_data_o[1]                                                                   cyclone_lcell_ff     regout      Out     0.198     0.198       -         
prog_data_o_1                                                                                     Net                  -           -       0.988     -           12        
i_mc8051_core.i_mc8051_control.i_control_mem.command_o[1]                                         cyclone_lcell        datac       In      -         1.186       -         
i_mc8051_core.i_mc8051_control.i_control_mem.command_o[1]                                         cyclone_lcell        combout     Out     0.258     1.444       -         
command_o_1                                                                                       Net                  -           -       1.845     -           49        
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]     cyclone_lcell        datad       In      -         3.289       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]     cyclone_lcell        combout     Out     0.152     3.440       -         
bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0                                                   Net                  -           -       1.285     -           22        
i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_0_a3_1_i_o2[1]                       cyclone_lcell        datad       In      -         4.725       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_0_a3_1_i_o2[1]                       cyclone_lcell        combout     Out     0.152     4.876       -         
adrx_mux_o_0_a2_0_a3_1_i_o2[1]                                                                    Net                  -           -       1.022     -           13        
i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un13418_s_instr_category_i_o2_0_m2        cyclone_lcell        datad       In      -         5.898       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un13418_s_instr_category_i_o2_0_m2        cyclone_lcell        combout     Out     0.152     6.050       -         
un1_un13418_s_instr_category_i_o2_0_m2                                                            Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0_a[2]                            cyclone_lcell        datab       In      -         6.791       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0_a[2]                            cyclone_lcell        combout     Out     0.390     7.181       -         
alu_cmd_o_2_iv_i_i_0_a[2]                                                                         Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0[2]                              cyclone_lcell        datad       In      -         7.571       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_0[2]                              cyclone_lcell        combout     Out     0.152     7.723       -         
alu_cmd_o_2_iv_i_i_0[2]                                                                           Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_1[2]                              cyclone_lcell        datad       In      -         8.213       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_1[2]                              cyclone_lcell        combout     Out     0.152     8.365       -         
alu_cmd_o_2_iv_i_i_1[2]                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_5[2]                              cyclone_lcell        datad       In      -         8.755       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i_5[2]                              cyclone_lcell        combout     Out     0.152     8.906       -         
alu_cmd_o_2_iv_i_i_5[2]                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i[2]                                cyclone_lcell        datad       In      -         9.296       -         
i_mc8051_core.i_mc8051_control.i_control_fsm.alu_cmd_o_2_iv_i_i[2]                                cyclone_lcell        combout     Out     0.152     9.448       -         
alu_cmd_o_2_iv_i_i_0                                                                              Net                  -           -       1.792     -           46        
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                 cyclone_lcell        datad       In      -         11.240      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                 cyclone_lcell        combout     Out     0.152     11.391      -         
op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                                                     Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0                                   cyclone_lcell        datad       In      -         11.781      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i_0                                   cyclone_lcell        combout     Out     0.152     11.933      -         
op_a_o_iv_0_0_o2_0_0_m9_i_0                                                                       Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i                                     cyclone_lcell        datac       In      -         12.323      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_o2_0_0_m9_i                                     cyclone_lcell        combout     Out     0.258     12.581      -         
op_a_o_iv_0_0_o2_0_0_m9_i                                                                         Net                  -           -       0.833     -           8         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5_a                                          cyclone_lcell        datad       In      -         13.414      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5_a                                          cyclone_lcell        combout     Out     0.152     13.566      -         
op_a_o_iv_0_0_0_m5_a                                                                              Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5                                            cyclone_lcell        datad       In      -         13.956      -         
i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0_0_m5                                            cyclone_lcell        combout     Out     0.152     14.107      -         
op_a_o_iv_0_0_0_m5                                                                                Net                  -           -       0.690     -           5         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_1                                         cyclone_lcell        dataa       In      -         14.797      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_1                                         cyclone_lcell        cout        Out     0.741     15.538      -         
lt_0                                                                                              Net                  -           -       0.000     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_2                                         cyclone_lcell        cin         In      -         15.538      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.I_2                                         cyclone_lcell        combout     Out     0.794     16.332      -         
I_2                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt3                                         cyclone_lcell        datab       In      -         16.722      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt3                                         cyclone_lcell        combout     Out     0.390     17.112      -         
lt3                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt6                                         cyclone_lcell        datad       In      -         17.502      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt6                                         cyclone_lcell        combout     Out     0.152     17.653      -         
lt6                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt7                                         cyclone_lcell        datad       In      -         18.043      -         
i_mc8051_core.i_mc8051_alu.i_alucore.p_alu.un1_op_a_i.lt7                                         cyclone_lcell        combout     Out     0.152     18.195      -         
lt7                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m5                                               cyclone_lcell        datad       In      -         18.585      -         
i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m5                                               cyclone_lcell        combout     Out     0.152     18.736      -         
result_o_sn_m5                                                                                    Net                  -           -       0.833     -           8         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0_3_m5_0_m3                                   cyclone_lcell        datad       In      -         19.570      -         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0_3_m5_0_m3                                   cyclone_lcell        combout     Out     0.152     19.721      -         
result_a_o_iv_0_0_3_m5_0_m3                                                                       Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2_a                       cyclone_lcell        datac       In      -         20.212      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2_a                       cyclone_lcell        combout     Out     0.258     20.470      -         
un131_state_0_a2_4_2_a                                                                            Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2                         cyclone_lcell        datad       In      -         20.860      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_4_2                         cyclone_lcell        combout     Out     0.152     21.011      -         
un131_state_0_a2_4_2                                                                              Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                     cyclone_lcell        datad       In      -         21.753      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                     cyclone_lcell        combout     Out     0.152     21.904      -         
bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                                                                  Net                  -           -       0.568     -           3         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                    cyclone_lcell        datad       In      -         22.472      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                    cyclone_lcell        combout     Out     0.152     22.623      -         
adr_mux_o_2_iv_3                                                                                  Net                  -           -       1.360     -           25        
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_8_0_a5_i                 cyclone_lcell        datab       In      -         23.983      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_8_0_a5_i                 cyclone_lcell        combout     Out     0.390     24.373      -         
un1_adr_mux_i_8_0_a5_i                                                                            Net                  -           -       0.742     -           6         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5_a[0]                                    cyclone_lcell        datad       In      -         25.115      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5_a[0]                                    cyclone_lcell        combout     Out     0.152     25.266      -         
s_adr_2_iv_5_a[0]                                                                                 Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5[0]                                      cyclone_lcell        datad       In      -         25.656      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_5[0]                                      cyclone_lcell        combout     Out     0.152     25.808      -         
s_adr_2_iv_5[0]                                                                                   Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[0]                                            cyclone_lcell_ff     datad       In      -         26.198      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[0]                                            cyclone_lcell_ff     combout     Out     0.152     26.349      -         
s_adr_2_iv_0                                                                                      Net                  -           -       2.793     -           119       
i_mc8051_core.i_mc8051_control.i_control_mem.p_write_ram.un92_s_adr_5_i_i_o3                      cyclone_lcell        datad       In      -         29.142      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_write_ram.un92_s_adr_5_i_i_o3                      cyclone_lcell        combout     Out     0.152     29.294      -         
un92_s_adr_5_i_i_o3                                                                               Net                  -           -       1.285     -           22        
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_5_0_a2_2                            cyclone_lcell        datad       In      -         30.578      -         
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_5_0_a2_2                            cyclone_lcell        combout     Out     0.152     30.730      -         
un1_regs_wr_en_i_5_0_a2_2                                                                         Net                  -           -       1.117     -           16        
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_11                                  cyclone_lcell        datad       In      -         31.848      -         
i_mc8051_core.i_mc8051_control.i_control_mem.un1_regs_wr_en_i_11                                  cyclone_lcell        combout     Out     0.152     31.999      -         
N_3158_i                                                                                          Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.acc[3]                                               cyclone_lcell_ff     ena         In      -         32.389      -         
===========================================================================================================================================================================
Total path delay (propagation time + setup) of 33.189 is 8.113(24.4%) logic and 25.076(75.6%) route.




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                        Arrival           
Instance          Reference     Type            Pin         Net                   Time        Slack 
                  Clock                                                                             
----------------------------------------------------------------------------------------------------
i_mc8051_ram      System        mc8051_ram      q[0]        s_ram_data_out[0]     0.000       17.854
i_mc8051_ram      System        mc8051_ram      q[2]        s_ram_data_out[2]     0.000       18.792
i_mc8051_ram      System        mc8051_ram      q[1]        s_ram_data_out[1]     0.000       18.817
i_mc8051_ram      System        mc8051_ram      q[3]        s_ram_data_out[3]     0.000       18.826
i_mc8051_ram      System        mc8051_ram      q[4]        s_ram_data_out[4]     0.000       20.612
i_mc8051_ram      System        mc8051_ram      q[5]        s_ram_data_out[5]     0.000       20.705
i_mc8051_ram      System        mc8051_ram      q[7]        s_ram_data_out[7]     0.000       21.052
i_mc8051_ram      System        mc8051_ram      q[6]        s_ram_data_out[6]     0.000       21.286
reset_n           System        Port            reset_n     reset_n               0.000       34.820
i_mc8051_ramx     System        mc8051_ramx     q[4]        s_ramx_data_in[4]     0.000       35.563
====================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                                            Required           
Instance                                                     Reference     Type                 Pin            Net                                                               Time         Slack 
                                                             Clock                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_mc8051_ram                                                 System        mc8051_ram           wren           i_mc8051_core.i_mc8051_control.i_control_mem.ram_wr_o_i_i         40.000       17.854
i_mc8051_core.i_mc8051_control.i_control_mem.s_preadr[5]     System        cyclone_lcell_ff     datac          s_adr_0_iv_5_m8_0_a2_1                                            35.789       17.934
i_mc8051_core.i_mc8051_control.i_control_mem.s_preadr[5]     System        cyclone_lcell_ff     datab          s_adr_0_iv_5_m8_0_a2_0                                            35.657       17.947
i_mc8051_core.i_mc8051_control.i_control_mem.s_preadr[5]     System        cyclone_lcell_ff     datad          s_r0_m[5]                                                         35.896       18.041
i_mc8051_ram                                                 System        mc8051_ram           address[4]     i_mc8051_core.i_mc8051_control.i_control_mem.s_ram_adr_i_i[4]     40.000       18.193
i_mc8051_ram                                                 System        mc8051_ram           address[3]     i_mc8051_core.i_mc8051_control.i_control_mem.s_ram_adr_i_i[3]     40.000       18.261
i_mc8051_rom                                                 System        mc8051_rom           clken          i_mc8051_chipsel.rom_en_o_0_a2                                    40.000       18.262
i_mc8051_ram                                                 System        mc8051_ram           address[6]     i_mc8051_core.i_mc8051_control.i_control_mem.s_ram_adr_i_i[6]     40.000       18.275
i_mc8051_core.i_mc8051_control.i_control_mem.s_preadr[2]     System        cyclone_lcell_ff     datac          s_adr_2_iv_2[2]                                                   36.259       18.403
i_mc8051_core.i_mc8051_control.i_control_mem.s_wt_0[1]       System        cyclone_lcell_ff     datac          s_adr_2_iv_i_a3_2_0                                               35.853       18.458
====================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Requested Period:                        40.000
    - Setup time:                            0.000
    = Required time:                         40.000

    - Propagation time:                      22.146
    = Slack (non-critical) :                 17.854

    Number of logic level(s):                27
    Starting point:                          i_mc8051_ram / q[0]
    Ending point:                            i_mc8051_ram / wren
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                                                                       Type                 Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
i_mc8051_ram                                                                                                                               mc8051_ram           q[0]        Out     0.000     0.000       -         
s_ram_data_out[0]                                                                                                                          Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_27_i_m2_0_a[0]                                                                     cyclone_lcell        dataa       In      -         0.390       -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_27_i_m2_0_a[0]                                                                     cyclone_lcell        combout     Out     0.522     0.912       -         
s_reg_data_27_i_m2_0_a[0]                                                                                                                  Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_27_i_m2_0[0]                                                                       cyclone_lcell        datac       In      -         1.302       -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_27_i_m2_0[0]                                                                       cyclone_lcell        combout     Out     0.258     1.560       -         
s_reg_data_27_i_m2_0[0]                                                                                                                    Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_27_i_m2[0]                                                                         cyclone_lcell        datad       In      -         1.950       -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_27_i_m2[0]                                                                         cyclone_lcell        combout     Out     0.152     2.102       -         
s_reg_data_27_i_m2[0]                                                                                                                      Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_29[0]                                                                              cyclone_lcell        datad       In      -         2.491       -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_29[0]                                                                              cyclone_lcell        combout     Out     0.152     2.643       -         
s_reg_data_29[0]                                                                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_31[0]                                                                              cyclone_lcell        datad       In      -         3.033       -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_31[0]                                                                              cyclone_lcell        combout     Out     0.152     3.184       -         
s_reg_data_31[0]                                                                                                                           Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_u[0]                                                                               cyclone_lcell        datad       In      -         3.575       -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_u[0]                                                                               cyclone_lcell        combout     Out     0.152     3.726       -         
s_reg_data_u_0                                                                                                                             Net                  -           -       0.914     -           10        
i_mc8051_core.i_mc8051_alu.i_alumux.opa_o_1_0_a2_0_a[0]                                                                                    cyclone_lcell        dataa       In      -         4.640       -         
i_mc8051_core.i_mc8051_alu.i_alumux.opa_o_1_0_a2_0_a[0]                                                                                    cyclone_lcell        combout     Out     0.522     5.162       -         
opa_o_1_0_a2_0_a[0]                                                                                                                        Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.opa_o_1_0_a2_0[0]                                                                                      cyclone_lcell        datac       In      -         5.552       -         
i_mc8051_core.i_mc8051_alu.i_alumux.opa_o_1_0_a2_0[0]                                                                                      cyclone_lcell        combout     Out     0.258     5.810       -         
opa_o_1_0_a2_0[0]                                                                                                                          Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.opa_o_1_0_a2_3[0]                                                                                      cyclone_lcell        datab       In      -         6.200       -         
i_mc8051_core.i_mc8051_alu.i_alumux.opa_o_1_0_a2_3[0]                                                                                      cyclone_lcell        combout     Out     0.390     6.590       -         
opa_o_1_0_a2_3_0                                                                                                                           Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.un3_v_result_add1          cyclone_lcell        datab       In      -         7.081       -         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.un3_v_result_add1          cyclone_lcell        cout        Out     0.741     7.822       -         
un3_v_result_carry_1                                                                                                                       Net                  -           -       0.000     -           1         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.un3_v_result_add2          cyclone_lcell        cin         In      -         7.822       -         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.un3_v_result_add2          cyclone_lcell        cout        Out     0.034     7.856       -         
un3_v_result_carry_2                                                                                                                       Net                  -           -       0.000     -           1         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.un3_v_result_add3          cyclone_lcell        cin         In      -         7.856       -         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.un3_v_result_add3          cyclone_lcell        cout        Out     0.034     7.890       -         
un3_v_result_carry_3                                                                                                                       Net                  -           -       0.000     -           1         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.un3_v_result_add4          cyclone_lcell        cin         In      -         7.890       -         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.un3_v_result_add4          cyclone_lcell        cout        Out     0.034     7.924       -         
un3_v_result_add4_cout                                                                                                                     Net                  -           -       0.000     -           1         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.un3_v_result_add4_term     cyclone_lcell        cin         In      -         7.924       -         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.un3_v_result_add4_term     cyclone_lcell        combout     Out     0.794     8.718       -         
un3_v_result_carry_4                                                                                                                       Net                  -           -       0.690     -           5         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.v_result_1[5]              cyclone_lcell        datac       In      -         9.408       -         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy.v_result_1[5]              cyclone_lcell        combout     Out     0.258     9.665       -         
v_result_1_0                                                                                                                               Net                  -           -       0.632     -           4         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.5.gen_last_addsub.i_addsub_ovcy.un4_v_result_bnc2_0_a      cyclone_lcell        datad       In      -         10.298      -         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.5.gen_last_addsub.i_addsub_ovcy.un4_v_result_bnc2_0_a      cyclone_lcell        combout     Out     0.152     10.450      -         
un4_v_result_bnc2_0_a                                                                                                                      Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.5.gen_last_addsub.i_addsub_ovcy.un4_v_result_bnc2_0        cyclone_lcell        datad       In      -         10.839      -         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.5.gen_last_addsub.i_addsub_ovcy.un4_v_result_bnc2_0        cyclone_lcell        combout     Out     0.152     10.991      -         
un4_v_result_bnc2_0                                                                                                                        Net                  -           -       0.490     -           2         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.5.gen_last_addsub.i_addsub_ovcy.un4_v_result_c3            cyclone_lcell        datad       In      -         11.481      -         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.5.gen_last_addsub.i_addsub_ovcy.un4_v_result_c3            cyclone_lcell        combout     Out     0.152     11.633      -         
un4_v_result_c3                                                                                                                            Net                  -           -       0.568     -           3         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.5.gen_last_addsub.i_addsub_ovcy.v_lresult_1[1]             cyclone_lcell        datad       In      -         12.200      -         
i_mc8051_core.i_mc8051_alu.i_addsub_core.gen_greater_four.gen_addsub.gen_addsub.5.gen_last_addsub.i_addsub_ovcy.v_lresult_1[1]             cyclone_lcell        combout     Out     0.152     12.352      -         
v_lresult_1_0                                                                                                                              Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0[7]                                                                                   cyclone_lcell        datad       In      -         12.742      -         
i_mc8051_core.i_mc8051_alu.i_alumux.result_a_o_iv_0_0[7]                                                                                   cyclone_lcell        combout     Out     0.152     12.893      -         
result_a_o_iv_0_0_7                                                                                                                        Net                  -           -       0.568     -           3         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_5                                                                    cyclone_lcell        datad       In      -         13.461      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.p_state.un131_state_0_a2_5                                                                    cyclone_lcell        combout     Out     0.152     13.612      -         
un131_state_0_a2_5                                                                                                                         Net                  -           -       0.952     -           11        
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                                                             cyclone_lcell        datac       In      -         14.564      -         
i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]                                                                             cyclone_lcell        combout     Out     0.258     14.822      -         
adr_mux_o_2_iv_3                                                                                                                           Net                  -           -       1.360     -           25        
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_9_0_a2_0                                                          cyclone_lcell        datac       In      -         16.182      -         
i_mc8051_core.i_mc8051_control.i_control_mem.p_multiplexer.un1_adr_mux_i_9_0_a2_0                                                          cyclone_lcell        combout     Out     0.258     16.440      -         
un1_adr_mux_i_9_0_a2_0                                                                                                                     Net                  -           -       0.690     -           5         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_0_iv_5_m8_0_a2_a                                                                        cyclone_lcell        datad       In      -         17.130      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_0_iv_5_m8_0_a2_a                                                                        cyclone_lcell        combout     Out     0.152     17.281      -         
s_adr_0_iv_5_m8_0_a2_a                                                                                                                     Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.s_preadr[5]                                                                                   cyclone_lcell_ff     dataa       In      -         17.671      -         
i_mc8051_core.i_mc8051_control.i_control_mem.s_preadr[5]                                                                                   cyclone_lcell_ff     combout     Out     0.522     18.193      -         
s_adr_0_iv_5_m8_0_a2                                                                                                                       Net                  -           -       2.870     -           126       
i_mc8051_core.i_mc8051_control.i_control_mem.ram_wr_o_i_i_a                                                                                cyclone_lcell        datad       In      -         21.063      -         
i_mc8051_core.i_mc8051_control.i_control_mem.ram_wr_o_i_i_a                                                                                cyclone_lcell        combout     Out     0.152     21.215      -         
ram_wr_o_i_i_a                                                                                                                             Net                  -           -       0.390     -           1         
i_mc8051_core.i_mc8051_control.i_control_mem.ram_wr_o_i_i                                                                                  cyclone_lcell        datad       In      -         21.605      -         
i_mc8051_core.i_mc8051_control.i_control_mem.ram_wr_o_i_i                                                                                  cyclone_lcell        combout     Out     0.152     21.756      -         
ram_wr_o_i_i                                                                                                                               Net                  -           -       0.390     -           1         
i_mc8051_ram                                                                                                                               mc8051_ram           wren        In      -         22.146      -         
====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 22.146 is 6.853(30.9%) logic and 15.294(69.1%) route.



##### END OF TIMING REPORT #####]


##### START OF AREA REPORT #####[
Design view:work.mc8051_top(struc)
Selecting part EP1C20F400C7
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage..

I/O ATOMs:       74

Total LUTs:  3330 of 20060 (16%)
Logic resources:  3330 ATOMs of 20060 (16%)
ATOM count by mode:
  normal:       3176
  arithmetic:   154

ShiftTap:       0  (0 registers)
Total ESB:      0 bits   (0% of 262144)

Black-boxes:    5
	altpll_work_mc8051_top_struc_1		:	1
	mc8051_ram		:	1
	mc8051_rom		:	1
	mc8051_ramx		:	1
	mc8051_pram		:	1

ATOMs using regout pin: 557
  also using enable pin: 390
  also using combout pin: 56
ATOMs using combout pin: 2821
Number of Inputs on ATOMs: 13070
Number of Nets:   5350

##### END OF AREA REPORT #####]

Mapper successful!
Process took 0h:4m:3s realtime, 0h:4m:3s cputime
###########################################################]
