#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jul 13 13:26:33 2018
# Process ID: 10140
# Current directory: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9136 F:\MZ702N\code\Board\S04\CH10_fastcorner\prj\vivado_project\fast_corners\miz_sys\miz_sys.xpr
# Log file: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/vivado.log
# Journal file: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/osrc_cn_hls_hls_fast_corner_1_0 F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/HDMI_FPGA_ML} [current_project]
update_ip_catalog
set_property part xc7z020clg484-2 [current_project]
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
open_bd_design {F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_vdma_1_M_AXIS_MM2S] [get_bd_intf_nets hls_fast_corner_0_OUTPUT_STREAM] [get_bd_cells hls_fast_corner_0]
startgroup
create_bd_cell -type ip -vlnv osrc.cn:hls:hls_fast_corner:1.0 hls_fast_corner_0
endgroup
set_property location {4 1223 204} [get_bd_cells hls_fast_corner_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/processing_system7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins hls_fast_corner_0/S_AXI_CONTROL_BUS]
connect_bd_intf_net [get_bd_intf_pins hls_fast_corner_0/INPUT_STREAM] [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins hls_fast_corner_0/OUTPUT_STREAM] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
save_bd_design
export_ip_user_files -of_objects  [get_files F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/constrs_1/new/zynq_pin.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/constrs_1/new/zynq_pin.xdc
file delete -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/constrs_1/new/zynq_pin.xdc
add_files -fileset constrs_1 -norecurse F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/doc/XDC/zynq_pin.xdc
report_ip_status -name ip_status 
upgrade_ip [get_ips  {miz_sys_processing_system7_0_0 miz_sys_axi_vdma_0_0 miz_sys_clk_wiz_0_0 miz_sys_util_vector_logic_0_0 miz_sys_axi_vdma_1_0 miz_sys_processing_system7_0_axi_periph_0 miz_sys_axi_mem_intercon_0 miz_sys_rst_processing_system7_0_50M_0 miz_sys_v_tc_0_0 miz_sys_HDMI_FPGA_ML_0_0 miz_sys_v_axi4s_vid_out_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {miz_sys_processing_system7_0_0 miz_sys_axi_vdma_0_0 miz_sys_clk_wiz_0_0 miz_sys_util_vector_logic_0_0 miz_sys_axi_vdma_1_0 miz_sys_processing_system7_0_axi_periph_0 miz_sys_axi_mem_intercon_0 miz_sys_rst_processing_system7_0_50M_0 miz_sys_v_tc_0_0 miz_sys_HDMI_FPGA_ML_0_0 miz_sys_v_axi4s_vid_out_0_0}] -no_script -sync -force -quiet
set_property synth_checkpoint_mode None [get_files  F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
generate_target all [get_files  F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
export_ip_user_files -of_objects [get_files F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -directory F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files -ipstatic_source_dir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/modelsim} {questa=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/questa} {riviera=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/riviera} {activehdl=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
file mkdir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_intf_nets hls_fast_corner_0_OUTPUT_STREAM] [get_bd_intf_nets axi_vdma_1_M_AXIS_MM2S] [get_bd_cells hls_fast_corner_0]
save_bd_design
set_property  ip_repo_paths  f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/HDMI_FPGA_ML [current_project]
update_ip_catalog
set_property  ip_repo_paths  {f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/HDMI_FPGA_ML F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/osrc_cn_hls_hls_fast_corner_1_0} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv osrc.cn:hls:hls_fast_corner:1.0 hls_fast_corner_0
endgroup
set_property location {3 813 323} [get_bd_cells hls_fast_corner_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/processing_system7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins hls_fast_corner_0/S_AXI_CONTROL_BUS]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S] [get_bd_intf_pins hls_fast_corner_0/INPUT_STREAM]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM] [get_bd_intf_pins hls_fast_corner_0/OUTPUT_STREAM]
generate_target all [get_files  F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
export_ip_user_files -of_objects [get_files F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -directory F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files -ipstatic_source_dir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/modelsim} {questa=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/questa} {riviera=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/riviera} {activehdl=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
file mkdir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
