
*** Running vivado
    with args -log design_1_clk_wiz_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_0_2.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_clk_wiz_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1446.578 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI_I2S2_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI-I2S2_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI_I2s_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI_I2s_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/WAVips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/2021.2/data/ip'.
Command: synth_design -top design_1_clk_wiz_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18676
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1446.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_2' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_axi_clk_config' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_axi_clk_config.vhd:182]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_axi_lite_ipif' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_slave_attachment' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_address_decoder' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized0' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized0' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized1' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized1' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized2' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized2' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized3' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized3' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized4' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized4' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized5' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized5' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized6' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized6' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized7' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized7' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized8' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized8' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_address_decoder' (2#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_slave_attachment' (3#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_axi_lite_ipif' (4#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_2_clk_wiz_drp' declared at 'c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'design_1_clk_wiz_0_2_clk_wiz_drp' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_axi_clk_config.vhd:450]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_clk_wiz_drp' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:158]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_2_clk_wiz' declared at 'c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz.v:68' bound to instance 'clk_inst' of component 'design_1_clk_wiz_0_2_clk_wiz' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:532]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_2_clk_wiz' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (6#1) [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_2_clk_wiz' (8#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz.v:68]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'xpm_cdc_single_rst' of component 'xpm_cdc_single' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (9#1) [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_2_clk_mon' declared at 'c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_mon.vhd:105' bound to instance 'clk_mon_inst' of component 'design_1_clk_wiz_0_2_clk_mon' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:556]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_clk_mon' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_mon.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_clk_mon' (10#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_mon.vhd:117]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'xpm_cdc_array_single_glitch' of component 'xpm_cdc_array_single' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (11#1) [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
WARNING: [Synth 8-6014] Unused sequential element load_enable_reg_actual_reg was removed.  [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:512]
WARNING: [Synth 8-6014] Unused sequential element SEN_reg was removed.  [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:514]
WARNING: [Synth 8-3848] Net srdy in module/entity design_1_clk_wiz_0_2_clk_wiz_drp does not have driver. [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:285]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_clk_wiz_drp' (12#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:158]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_soft_reset' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_soft_reset' (13#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_axi_clk_config' (14#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_axi_clk_config.vhd:182]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_2' (15#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.v:70]
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[27] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[0] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[1] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[2] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ref_Clk in module design_1_clk_wiz_0_2_clk_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reset in module design_1_clk_wiz_0_2_clk_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[5] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[6] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[7] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[0] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[5] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[6] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[7] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module design_1_clk_wiz_0_2_address_decoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1446.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1446.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1446.578 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1446.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wiz_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wiz_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wiz_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wiz_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wiz_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wiz_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1495.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1496.270 ; gain = 0.469
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1496.270 ; gain = 49.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1496.270 ; gain = 49.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/CLK_CORE_DRP_I/xpm_cdc_array_single_glitch. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/CLK_CORE_DRP_I/xpm_cdc_single_rst. (constraint file  auto generated constraint).
Applied set_property KEEP = true for clk_in1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1496.270 ; gain = 49.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_clk_wiz_0_2_slave_attachment'
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:399]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:396]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_1_clk_wiz_0_2_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 1496.270 ; gain = 49.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 87    
	   5 Input    1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[0] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[5] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[6] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[7] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1496.270 ; gain = 49.691
---------------------------------------------------------------------------------

*** Running vivado
    with args -log design_1_clk_wiz_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_0_2.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_clk_wiz_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1418.730 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI_I2S2_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI-I2S2_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI_I2s_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI_I2s_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/WAVips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/2021.2/data/ip'.
Command: synth_design -top design_1_clk_wiz_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3148
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1418.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_2' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_axi_clk_config' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_axi_clk_config.vhd:182]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_axi_lite_ipif' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_slave_attachment' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_address_decoder' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized0' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized0' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized1' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized1' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized2' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized2' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized3' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized3' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized4' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized4' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized5' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized5' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized6' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized6' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized7' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized7' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized8' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized8' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_address_decoder' (2#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_slave_attachment' (3#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_axi_lite_ipif' (4#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_2_clk_wiz_drp' declared at 'c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'design_1_clk_wiz_0_2_clk_wiz_drp' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_axi_clk_config.vhd:450]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_clk_wiz_drp' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:158]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_2_clk_wiz' declared at 'c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz.v:68' bound to instance 'clk_inst' of component 'design_1_clk_wiz_0_2_clk_wiz' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:532]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_2_clk_wiz' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (6#1) [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_2_clk_wiz' (8#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz.v:68]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'xpm_cdc_single_rst' of component 'xpm_cdc_single' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (9#1) [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_2_clk_mon' declared at 'c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_mon.vhd:105' bound to instance 'clk_mon_inst' of component 'design_1_clk_wiz_0_2_clk_mon' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:556]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_clk_mon' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_mon.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_clk_mon' (10#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_mon.vhd:117]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'xpm_cdc_array_single_glitch' of component 'xpm_cdc_array_single' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (11#1) [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
WARNING: [Synth 8-6014] Unused sequential element load_enable_reg_actual_reg was removed.  [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:512]
WARNING: [Synth 8-6014] Unused sequential element SEN_reg was removed.  [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:514]
WARNING: [Synth 8-3848] Net srdy in module/entity design_1_clk_wiz_0_2_clk_wiz_drp does not have driver. [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:285]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_clk_wiz_drp' (12#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:158]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_soft_reset' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_soft_reset' (13#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_axi_clk_config' (14#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_axi_clk_config.vhd:182]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_2' (15#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.v:70]
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[27] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[0] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[1] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[2] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ref_Clk in module design_1_clk_wiz_0_2_clk_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reset in module design_1_clk_wiz_0_2_clk_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[5] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[6] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[7] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[0] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[5] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[6] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[7] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module design_1_clk_wiz_0_2_address_decoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1418.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1418.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1418.730 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1418.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wiz_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wiz_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wiz_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wiz_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wiz_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wiz_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1495.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1495.613 ; gain = 0.438
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1495.613 ; gain = 76.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1495.613 ; gain = 76.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/CLK_CORE_DRP_I/xpm_cdc_array_single_glitch. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/CLK_CORE_DRP_I/xpm_cdc_single_rst. (constraint file  auto generated constraint).
Applied set_property KEEP = true for clk_in1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1495.613 ; gain = 76.883
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_clk_wiz_0_2_slave_attachment'
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:399]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:396]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_1_clk_wiz_0_2_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1495.613 ; gain = 76.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 87    
	   5 Input    1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[0] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[5] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[6] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[7] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 1495.613 ; gain = 76.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 1495.613 ; gain = 76.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:41 . Memory (MB): peak = 1524.320 ; gain = 105.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1533.391 ; gain = 114.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

*** Running vivado
    with args -log design_1_clk_wiz_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_0_2.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_clk_wiz_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1418.816 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI_I2S2_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI-I2S2_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI_I2s_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/AXI_I2s_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/playWAVfiles/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexc/Documents/ECE530/WAVips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/2021.2/data/ip'.
Command: synth_design -top design_1_clk_wiz_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19280
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1418.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_2' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_axi_clk_config' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_axi_clk_config.vhd:182]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_axi_lite_ipif' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_slave_attachment' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_address_decoder' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized0' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized0' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized1' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized1' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized2' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized2' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized3' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized3' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized4' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized4' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized5' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized5' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized6' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized6' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized7' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized7' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized8' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_pselect_f__parameterized8' (1#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_address_decoder' (2#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_slave_attachment' (3#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_axi_lite_ipif' (4#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_2_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_2_clk_wiz_drp' declared at 'c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'design_1_clk_wiz_0_2_clk_wiz_drp' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_axi_clk_config.vhd:450]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_clk_wiz_drp' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:158]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_2_clk_wiz' declared at 'c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz.v:68' bound to instance 'clk_inst' of component 'design_1_clk_wiz_0_2_clk_wiz' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:532]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_2_clk_wiz' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (6#1) [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [E:/vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_2_clk_wiz' (8#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz.v:68]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'xpm_cdc_single_rst' of component 'xpm_cdc_single' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (9#1) [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_2_clk_mon' declared at 'c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_mon.vhd:105' bound to instance 'clk_mon_inst' of component 'design_1_clk_wiz_0_2_clk_mon' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:556]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_clk_mon' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_mon.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_clk_mon' (10#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_mon.vhd:117]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'xpm_cdc_array_single_glitch' of component 'xpm_cdc_array_single' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (11#1) [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
WARNING: [Synth 8-6014] Unused sequential element load_enable_reg_actual_reg was removed.  [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:512]
WARNING: [Synth 8-6014] Unused sequential element SEN_reg was removed.  [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:514]
WARNING: [Synth 8-3848] Net srdy in module/entity design_1_clk_wiz_0_2_clk_wiz_drp does not have driver. [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:285]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_clk_wiz_drp' (12#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:158]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_2_soft_reset' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_soft_reset' (13#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_2_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_2_axi_clk_config' (14#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_axi_clk_config.vhd:182]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_2' (15#1) [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.v:70]
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[27] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[0] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[1] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[2] in module design_1_clk_wiz_0_2_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ref_Clk in module design_1_clk_wiz_0_2_clk_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reset in module design_1_clk_wiz_0_2_clk_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[5] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[6] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[7] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[0] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[5] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[6] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[7] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module design_1_clk_wiz_0_2_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module design_1_clk_wiz_0_2_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module design_1_clk_wiz_0_2_address_decoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1418.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.816 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1418.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wiz_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wiz_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wiz_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wiz_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wiz_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wiz_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1498.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1499.051 ; gain = 0.383
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1499.051 ; gain = 80.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1499.051 ; gain = 80.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/CLK_CORE_DRP_I/xpm_cdc_array_single_glitch. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/CLK_CORE_DRP_I/xpm_cdc_single_rst. (constraint file  auto generated constraint).
Applied set_property KEEP = true for clk_in1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1499.051 ; gain = 80.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_clk_wiz_0_2_slave_attachment'
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:399]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [c:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz_drp.vhd:396]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_1_clk_wiz_0_2_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1499.051 ; gain = 80.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 87    
	   5 Input    1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[0] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[5] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[6] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[7] in module design_1_clk_wiz_0_2_clk_wiz_drp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1499.051 ; gain = 80.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1499.051 ; gain = 80.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1526.523 ; gain = 107.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1535.602 ; gain = 116.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 1535.602 ; gain = 116.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 1535.602 ; gain = 116.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 1535.602 ; gain = 116.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 1535.602 ; gain = 116.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 1535.602 ; gain = 116.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 1535.602 ; gain = 116.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |LUT1       |    18|
|3     |LUT2       |    60|
|4     |LUT3       |    87|
|5     |LUT4       |    36|
|6     |LUT5       |    76|
|7     |LUT6       |   419|
|8     |MMCME2_ADV |     1|
|9     |MUXF7      |   100|
|10    |MUXF8      |     4|
|11    |FDRE       |  1307|
|12    |FDSE       |    53|
|13    |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 1535.602 ; gain = 116.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 1535.602 ; gain = 36.551
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1535.602 ; gain = 116.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1535.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1551.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 437449d2
INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 1551.145 ; gain = 132.328
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/design_1_clk_wiz_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_clk_wiz_0_2, cache-ID = b81448f12ee02db1
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexc/Documents/ECE530/playWAVfiles/project_1/project_1.runs/design_1_clk_wiz_0_2_synth_1/design_1_clk_wiz_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_clk_wiz_0_2_utilization_synth.rpt -pb design_1_clk_wiz_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 16 18:45:45 2022...
