<root><simulation><result_generated_time />2023-05-13 01:24:18<layer><layer_spec />{'B': 1, 'K': 1280, 'C': 320, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />20070400<total_data_size_element />{'W': 409600, 'I': 15680, 'O': 62720}<total_data_reuse />{'W': 49, 'I': 1280.0, 'O': 320}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [196, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 7)]], [[('C', 4)], []], [], []]<I />[[], [[('C', 4), ('OY', 7)], [('OY', 7)]], [], []]<O />[[[('C', 4)], []], [[('OY', 7)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 5), ('C', 2), ('OX', 7), ('C', 4)], [('K', 256), ('C', 10)], []]<I />[[('K', 5), ('C', 2), ('OX', 7), ('C', 4), ('K', 256)], [('C', 10)], []]<O />[[('K', 5), ('C', 2), ('OX', 7), ('C', 4)], [('K', 256), ('C', 10)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [49.0, 7, 1, 1], 'I': [1.0, 1280.0, 1.0, 1.0], 'O': [4.0, 8, 10, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [320, 3276800, 3276800], 'I': [448, 878080, 878080], 'O': [280, 3512320, 3512320], 'O_partial': [280, 3512320, 0], 'O_final': [0, 0, 3512320]}<actual_mem_utilization_individual />{'W': [0.62, 0.1, 0.0], 'I': [0.88, 0.03, 0.0], 'O': [0.55, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.62, 0.23, 0.0], 'I': [0.88, 0.23, 0.0], 'O': [0.55, 0.23, 0.0]}<effective_mem_size_bit />{'W': [80, 12800, 3276800], 'I': [448, 87808, 878080], 'O': [280, 3512320, 3512320], 'O_partial': [280, 3512320, 0], 'O_final': [0, 0, 3512320]}<total_unit_count />{'W': [196, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 49, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2867200, 409600], [409600, 409600], [409600, 0]]<I />[[4014080, 15680], [15680, 15680], [15680, 0]]<O />[[(4954880, 5017600), (627200, 564480)], [(564480, 627200), (62720, 0)], [(0, 62720), (0, 0)]]<O_partial />[[(4954880, 5017600), (627200, 564480)], [(564480, 627200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (62720, 0)], [(0, 62720), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[358400, 51200], [6400, 6400], [1600, 0]]<I />[[501760, 1960], [245, 245], [61, 0]]<O />[[(619360, 627200), (78400, 70560)], [(8820, 9800), (980, 0)], [(0, 245), (0, 0)]]<O_partial />[([619360, 627200], [78400, 70560]), ([8820, 9800], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [980, 0]), ([0, 245], [0, 0])]</mem_access_count_word><mac_count><active />20070400<idle />84787200</mac_count></basic_info><energy><total_energy />48119849.7<mem_energy_breakdown><W />[139.1, 1268.4, 2131.0]<I />[169.3, 48.6, 81.6]<O />[488.8, 1942.2, 326.3]</mem_energy_breakdown><MAC_energy><active_MAC />43873894.4<idle_MAC />4239360.0<total />48113254.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1893<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.9888<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />724920<latency_cycle_without_data_loading />716800<ideal_computing_cycle />716800<data_loading><load_cycle_total />8120<load_cycle_individual />{'W': [5, 6400, 0], 'I': [172, 1715, 0]}<load_cycle_combined />{'W': 6400, 'I': 1715}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-716799], [-703725, -711402], [-716800, -716800]], 'I': [[-716799], [-2457, -972], [-716800, -716800]], 'O': [[-716800], [-168960, -110080], [-709940, -715085]]}<mem_stall_cycle_shared />{'W': [[-716799], [-703725, 0], [0, 0]], 'I': [[-716799], [-2457, 0], [0, 0]], 'O': [[-716800], [-168960, -110080], [-709940, -715085]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [320, 3276800, 3276800], 'I': [448, 878080, 878080], 'O': [280, 3512320, 3512320], 'O_partial': [280, 3512320, 0], 'O_final': [0, 0, 3512320]}<data_size_each_level_total />{'W': [1280, 3276800, 3276800], 'I': [87808, 878080, 878080], 'O': [13720, 3512320, 3512320]}<loop_cycles_each_level />{'W': [280, 716800, 716800], 'I': [71680, 716800, 716800], 'O': [280, 716800, 716800]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [256, 1, 1], 'O': [4, 10, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 0.0], [1.2, 1.2], [1.2, 1.2]], 'O': [[8.0, 1.0], [49.0, 4.9], [4.9, 4.9]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 1.6], [313.6, 1.2], [1.2, 1.2]], 'O': [[8.0, 4.0], [196.0, 49.0], [49.0, 4.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 0]], 'I': [[8.0, 1.6], [313.6, 1.2], [1.2, 0]], 'O': [[8.0, 4.0], [196.0, 4.9], [4.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [519.1, 201.8], [5.8, 4.9]], 'I': [[8.0, 1.6], [519.1, 201.8], [5.8, 4.9]], 'O': [[8.0, 4.0], [519.1, 201.8], [5.8, 4.9]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 716800], [280, 280, 2560], [716800, 716800, 1]], 'I': [[1, 1, 716800], [280, 71680, 10], [716800, 716800, 1]], 'O': [[1, 1, 716800], [70, 280, 2560], [716800, 716800, 1]]}<trans_time_real />{'W': [[0, 1, 716800], [[5, 280, 2560], [2, 280, 2560]], [[6400, 716800, 1], [1600, 716800, 1]]], 'I': [[0, 1, 716800], [[7, 71680, 10], [172, 71680, 10]], [[1715, 716800, 1], [429, 716800, 1]]], 'O': [[0, 1, 716800], [[4, 280, 2560], [27, 280, 2560]], [[6860, 716800, 1], [1715, 716800, 1]]]}<single_stall_cycle />{'W': [[-1], [-275, -278], [-710400, -715200]], 'I': [[-1], [-273, -108], [-715085, -716371]], 'O': [[-1], [-66, -43], [-709940, -715085]]}<single_stall_count />{'W': [716799, 2559, 0], 'I': [716799, 9, 0], 'O': [716800, 2560, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [12795, 0], 'I': [1548, 0], 'O': [69120, 6860]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [6860, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-633337, -716800], [-647680, -709940]], 1: [[-716800, -716800], [-709940, -716800]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.5<mem_area_percentage />99.4 %</area></results><elapsed_time_second />1.068</simulation></root>