# ******************************************************************************

# iCEcube Static Timer

# Version:            2015.04.27409

# Build Date:         May 27 2015 15:59:34

# File Generated:     Feb 6 2017 17:43:52

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_100m_tree
		4.2::Critical Path Report for pi_spi_sck
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_100m_tree:R vs. clk_100m_tree:R)
		5.2::Critical Path Report for (clk_100m_tree:R vs. pi_spi_sck:F)
		5.3::Critical Path Report for (pi_spi_sck:R vs. clk_100m_tree:R)
		5.4::Critical Path Report for (pi_spi_sck:F vs. clk_100m_tree:R)
		5.5::Critical Path Report for (pi_spi_sck:R vs. pi_spi_sck:R)
		5.6::Critical Path Report for (pi_spi_sck:F vs. pi_spi_sck:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: gpio_pin[0]:in
			6.1.2::Path details for port: gpio_pin[10]:in
			6.1.3::Path details for port: gpio_pin[11]:in
			6.1.4::Path details for port: gpio_pin[12]:in
			6.1.5::Path details for port: gpio_pin[13]:in
			6.1.6::Path details for port: gpio_pin[14]:in
			6.1.7::Path details for port: gpio_pin[15]:in
			6.1.8::Path details for port: gpio_pin[16]:in
			6.1.9::Path details for port: gpio_pin[17]:in
			6.1.10::Path details for port: gpio_pin[18]:in
			6.1.11::Path details for port: gpio_pin[19]:in
			6.1.12::Path details for port: gpio_pin[1]:in
			6.1.13::Path details for port: gpio_pin[20]:in
			6.1.14::Path details for port: gpio_pin[21]:in
			6.1.15::Path details for port: gpio_pin[22]:in
			6.1.16::Path details for port: gpio_pin[23]:in
			6.1.17::Path details for port: gpio_pin[2]:in
			6.1.18::Path details for port: gpio_pin[3]:in
			6.1.19::Path details for port: gpio_pin[4]:in
			6.1.20::Path details for port: gpio_pin[5]:in
			6.1.21::Path details for port: gpio_pin[6]:in
			6.1.22::Path details for port: gpio_pin[7]:in
			6.1.23::Path details for port: gpio_pin[8]:in
			6.1.24::Path details for port: gpio_pin[9]:in
			6.1.25::Path details for port: pi_spi_ce[1]
			6.1.26::Path details for port: pi_spi_mosi
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: gpio_pin[0]:out
			6.2.2::Path details for port: gpio_pin[10]:out
			6.2.3::Path details for port: gpio_pin[11]:out
			6.2.4::Path details for port: gpio_pin[12]:out
			6.2.5::Path details for port: gpio_pin[13]:out
			6.2.6::Path details for port: gpio_pin[14]:out
			6.2.7::Path details for port: gpio_pin[15]:out
			6.2.8::Path details for port: gpio_pin[16]:out
			6.2.9::Path details for port: gpio_pin[17]:out
			6.2.10::Path details for port: gpio_pin[18]:out
			6.2.11::Path details for port: gpio_pin[19]:out
			6.2.12::Path details for port: gpio_pin[1]:out
			6.2.13::Path details for port: gpio_pin[20]:out
			6.2.14::Path details for port: gpio_pin[21]:out
			6.2.15::Path details for port: gpio_pin[22]:out
			6.2.16::Path details for port: gpio_pin[23]:out
			6.2.17::Path details for port: gpio_pin[2]:out
			6.2.18::Path details for port: gpio_pin[3]:out
			6.2.19::Path details for port: gpio_pin[4]:out
			6.2.20::Path details for port: gpio_pin[5]:out
			6.2.21::Path details for port: gpio_pin[6]:out
			6.2.22::Path details for port: gpio_pin[7]:out
			6.2.23::Path details for port: gpio_pin[8]:out
			6.2.24::Path details for port: gpio_pin[9]:out
			6.2.25::Path details for port: ok_led
			6.2.26::Path details for port: pi_spi_miso
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: gpio_pin[0]:in
			6.4.2::Path details for port: gpio_pin[10]:in
			6.4.3::Path details for port: gpio_pin[11]:in
			6.4.4::Path details for port: gpio_pin[12]:in
			6.4.5::Path details for port: gpio_pin[13]:in
			6.4.6::Path details for port: gpio_pin[14]:in
			6.4.7::Path details for port: gpio_pin[15]:in
			6.4.8::Path details for port: gpio_pin[16]:in
			6.4.9::Path details for port: gpio_pin[17]:in
			6.4.10::Path details for port: gpio_pin[18]:in
			6.4.11::Path details for port: gpio_pin[19]:in
			6.4.12::Path details for port: gpio_pin[1]:in
			6.4.13::Path details for port: gpio_pin[20]:in
			6.4.14::Path details for port: gpio_pin[21]:in
			6.4.15::Path details for port: gpio_pin[22]:in
			6.4.16::Path details for port: gpio_pin[23]:in
			6.4.17::Path details for port: gpio_pin[2]:in
			6.4.18::Path details for port: gpio_pin[3]:in
			6.4.19::Path details for port: gpio_pin[4]:in
			6.4.20::Path details for port: gpio_pin[5]:in
			6.4.21::Path details for port: gpio_pin[6]:in
			6.4.22::Path details for port: gpio_pin[7]:in
			6.4.23::Path details for port: gpio_pin[8]:in
			6.4.24::Path details for port: gpio_pin[9]:in
			6.4.25::Path details for port: pi_spi_ce[1]
			6.4.26::Path details for port: pi_spi_mosi
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: gpio_pin[0]:out
			6.5.2::Path details for port: gpio_pin[10]:out
			6.5.3::Path details for port: gpio_pin[11]:out
			6.5.4::Path details for port: gpio_pin[12]:out
			6.5.5::Path details for port: gpio_pin[13]:out
			6.5.6::Path details for port: gpio_pin[14]:out
			6.5.7::Path details for port: gpio_pin[15]:out
			6.5.8::Path details for port: gpio_pin[16]:out
			6.5.9::Path details for port: gpio_pin[17]:out
			6.5.10::Path details for port: gpio_pin[18]:out
			6.5.11::Path details for port: gpio_pin[19]:out
			6.5.12::Path details for port: gpio_pin[1]:out
			6.5.13::Path details for port: gpio_pin[20]:out
			6.5.14::Path details for port: gpio_pin[21]:out
			6.5.15::Path details for port: gpio_pin[22]:out
			6.5.16::Path details for port: gpio_pin[23]:out
			6.5.17::Path details for port: gpio_pin[2]:out
			6.5.18::Path details for port: gpio_pin[3]:out
			6.5.19::Path details for port: gpio_pin[4]:out
			6.5.20::Path details for port: gpio_pin[5]:out
			6.5.21::Path details for port: gpio_pin[6]:out
			6.5.22::Path details for port: gpio_pin[7]:out
			6.5.23::Path details for port: gpio_pin[8]:out
			6.5.24::Path details for port: gpio_pin[9]:out
			6.5.25::Path details for port: ok_led
			6.5.26::Path details for port: pi_spi_miso
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_100m       | N/A                    | Target: 100.00 MHz  | 
Clock: clk_100m_tree  | Frequency: 93.62 MHz   | Target: 100.00 MHz  | 
Clock: pi_spi_sck     | Frequency: 172.41 MHz  | Target: 33.33 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_100m_tree  clk_100m_tree  10000            -681        N/A              N/A         N/A              N/A         N/A              N/A         
clk_100m_tree  pi_spi_sck     N/A              N/A         5000             -2903       N/A              N/A         N/A              N/A         
pi_spi_sck     clk_100m_tree  10000            7910        N/A              N/A         N/A              N/A         5000             1381        
pi_spi_sck     pi_spi_sck     30000            25757       N/A              N/A         30000            24200       N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port        Clock Port                                   Setup Times  Clock Reference:Phase  
---------------  -------------------------------------------  -----------  ---------------------  
gpio_pin[0]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[10]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  3073         clk_100m_tree:R        
gpio_pin[11]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  3157         clk_100m_tree:R        
gpio_pin[12]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  2961         clk_100m_tree:R        
gpio_pin[13]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  2961         clk_100m_tree:R        
gpio_pin[14]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  4350         clk_100m_tree:R        
gpio_pin[15]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  3515         clk_100m_tree:R        
gpio_pin[16]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[17]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[18]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[19]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[1]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[20]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  4055         clk_100m_tree:R        
gpio_pin[21]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[22]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[23]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[2]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[3]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  3725         clk_100m_tree:R        
gpio_pin[4]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[5]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  3858         clk_100m_tree:R        
gpio_pin[6]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[7]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  2019         clk_100m_tree:R        
gpio_pin[8]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  3325         clk_100m_tree:R        
gpio_pin[9]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  3718         clk_100m_tree:R        
pi_spi_ce[1]     pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  8305         pi_spi_sck:F           
pi_spi_ce[1]     pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  5836         pi_spi_sck:R           
pi_spi_ce[1]     u0_sb_gb/GLOBALBUFFEROUTPUT                  5507         clk_100m_tree:R        
pi_spi_mosi      u0_sb_gb/GLOBALBUFFEROUTPUT                  5338         clk_100m_tree:R        
pi_spi_mosi      pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  2407         pi_spi_sck:R           


                       3.2::Clock to Out
                       -----------------

Data Port         Clock Port                                   Clock to Out  Clock Reference:Phase  
----------------  -------------------------------------------  ------------  ---------------------  
gpio_pin[0]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  7136          clk_100m_tree:R        
gpio_pin[10]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7578          clk_100m_tree:R        
gpio_pin[11]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7438          clk_100m_tree:R        
gpio_pin[12]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7438          clk_100m_tree:R        
gpio_pin[13]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6681          clk_100m_tree:R        
gpio_pin[14]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7747          clk_100m_tree:R        
gpio_pin[15]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  8259          clk_100m_tree:R        
gpio_pin[16]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  8160          clk_100m_tree:R        
gpio_pin[17]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  8553          clk_100m_tree:R        
gpio_pin[18]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7747          clk_100m_tree:R        
gpio_pin[19]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7943          clk_100m_tree:R        
gpio_pin[1]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  7487          clk_100m_tree:R        
gpio_pin[20]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7564          clk_100m_tree:R        
gpio_pin[21]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7522          clk_100m_tree:R        
gpio_pin[22]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7768          clk_100m_tree:R        
gpio_pin[23]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7438          clk_100m_tree:R        
gpio_pin[2]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  7136          clk_100m_tree:R        
gpio_pin[3]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  6849          clk_100m_tree:R        
gpio_pin[4]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  7087          clk_100m_tree:R        
gpio_pin[5]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  7150          clk_100m_tree:R        
gpio_pin[6]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  7150          clk_100m_tree:R        
gpio_pin[7]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  7150          clk_100m_tree:R        
gpio_pin[8]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  9668          clk_100m_tree:R        
gpio_pin[9]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  8181          clk_100m_tree:R        
ok_led            u0_sb_gb/GLOBALBUFFEROUTPUT                  7136          clk_100m_tree:R        
pi_spi_miso       pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  6519          pi_spi_sck:F           


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port        Clock Port                                   Hold Times  Clock Reference:Phase  
---------------  -------------------------------------------  ----------  ---------------------  
gpio_pin[0]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[10]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -2427       clk_100m_tree:R        
gpio_pin[11]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -2497       clk_100m_tree:R        
gpio_pin[12]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -2497       clk_100m_tree:R        
gpio_pin[13]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -2497       clk_100m_tree:R        
gpio_pin[14]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -4026       clk_100m_tree:R        
gpio_pin[15]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -2910       clk_100m_tree:R        
gpio_pin[16]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[17]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[18]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[19]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[1]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[20]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -3507       clk_100m_tree:R        
gpio_pin[21]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[22]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[23]:in  u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[2]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[3]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  -3114       clk_100m_tree:R        
gpio_pin[4]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[5]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  -3240       clk_100m_tree:R        
gpio_pin[6]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[7]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  -77         clk_100m_tree:R        
gpio_pin[8]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  -2686       clk_100m_tree:R        
gpio_pin[9]:in   u0_sb_gb/GLOBALBUFFEROUTPUT                  -3338       clk_100m_tree:R        
pi_spi_ce[1]     pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  -2651       pi_spi_sck:F           
pi_spi_ce[1]     pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  -3254       pi_spi_sck:R           
pi_spi_ce[1]     u0_sb_gb/GLOBALBUFFEROUTPUT                  -3556       clk_100m_tree:R        
pi_spi_mosi      pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  -1809       pi_spi_sck:R           
pi_spi_mosi      u0_sb_gb/GLOBALBUFFEROUTPUT                  -4902       clk_100m_tree:R        


               3.5::Minimum Clock to Out
               -------------------------

Data Port         Clock Port                                   Minimum Clock to Out  Clock Reference:Phase  
----------------  -------------------------------------------  --------------------  ---------------------  
gpio_pin[0]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  5840                  clk_100m_tree:R        
gpio_pin[10]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7194                  clk_100m_tree:R        
gpio_pin[11]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6359                  clk_100m_tree:R        
gpio_pin[12]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6275                  clk_100m_tree:R        
gpio_pin[13]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6366                  clk_100m_tree:R        
gpio_pin[14]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6443                  clk_100m_tree:R        
gpio_pin[15]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6682                  clk_100m_tree:R        
gpio_pin[16]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6591                  clk_100m_tree:R        
gpio_pin[17]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7545                  clk_100m_tree:R        
gpio_pin[18]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6906                  clk_100m_tree:R        
gpio_pin[19]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6759                  clk_100m_tree:R        
gpio_pin[1]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  5805                  clk_100m_tree:R        
gpio_pin[20]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6815                  clk_100m_tree:R        
gpio_pin[21]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7089                  clk_100m_tree:R        
gpio_pin[22]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  6766                  clk_100m_tree:R        
gpio_pin[23]:out  u0_sb_gb/GLOBALBUFFEROUTPUT                  7089                  clk_100m_tree:R        
gpio_pin[2]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  5518                  clk_100m_tree:R        
gpio_pin[3]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  5609                  clk_100m_tree:R        
gpio_pin[4]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  5616                  clk_100m_tree:R        
gpio_pin[5]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  5735                  clk_100m_tree:R        
gpio_pin[6]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  5833                  clk_100m_tree:R        
gpio_pin[7]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  5840                  clk_100m_tree:R        
gpio_pin[8]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  7348                  clk_100m_tree:R        
gpio_pin[9]:out   u0_sb_gb/GLOBALBUFFEROUTPUT                  6948                  clk_100m_tree:R        
ok_led            u0_sb_gb/GLOBALBUFFEROUTPUT                  6822                  clk_100m_tree:R        
pi_spi_miso       pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  6212                  pi_spi_sck:F           


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_100m_tree
*******************************************
Clock: clk_100m_tree
Frequency: 93.62 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_core.u_sump2.ctrl_13_reg_p1_3_LC_2_7_6/lcout
Path End         : u_core.u_sump2.post_trig_cnt_9_LC_1_6_1/in3
Capture Clock    : u_core.u_sump2.post_trig_cnt_9_LC_1_6_1/clk
Setup Constraint : 10000p
Path slack       : -681p

Capture Clock Arrival Time (clk_100m_tree:R#2)   10000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                         463
- Setup Time                                      -274
----------------------------------------------   ----- 
End-of-path required time (ps)                   10189

Launch Clock Arrival Time (clk_100m_tree:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                         463
+ Clock To Q                                      540
+ Data Path Delay                                9868
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   10871
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
u0_sb_gb/GLOBALBUFFEROUTPUT                   ICE_GB                         0                 0  RISE    1794
I__23656/I                                    gio2CtrlBuf                    0                 0  RISE       1
I__23656/O                                    gio2CtrlBuf                    0                 0  RISE       1
I__23657/I                                    GlobalMux                      0                 0  RISE       1
I__23657/O                                    GlobalMux                    154               154  RISE       1
I__23981/I                                    ClkMux                         0               154  RISE       1
I__23981/O                                    ClkMux                       309               463  RISE       1
u_core.u_sump2.ctrl_13_reg_p1_3_LC_2_7_6/clk  LogicCell40_SEQ_MODE_1000      0               463  RISE       1

Data path
pin name                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_core.u_sump2.ctrl_13_reg_p1_3_LC_2_7_6/lcout                                LogicCell40_SEQ_MODE_1000    540              1003   -681  RISE       2
I__4126/I                                                                     Odrv4                          0              1003   -681  RISE       1
I__4126/O                                                                     Odrv4                        351              1354   -681  RISE       1
I__4128/I                                                                     LocalMux                       0              1354   -681  RISE       1
I__4128/O                                                                     LocalMux                     330              1683   -681  RISE       1
I__4130/I                                                                     InMux                          0              1683   -681  RISE       1
I__4130/O                                                                     InMux                        259              1943   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_RNO_LC_3_6_5/in0         LogicCell40_SEQ_MODE_0000      0              1943   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_RNO_LC_3_6_5/lcout       LogicCell40_SEQ_MODE_0000    449              2392   -681  RISE       1
I__4622/I                                                                     Odrv4                          0              2392   -681  RISE       1
I__4622/O                                                                     Odrv4                        351              2742   -681  RISE       1
I__4623/I                                                                     LocalMux                       0              2742   -681  RISE       1
I__4623/O                                                                     LocalMux                     330              3072   -681  RISE       1
I__4624/I                                                                     InMux                          0              3072   -681  RISE       1
I__4624/O                                                                     InMux                        259              3331   -681  RISE       1
I__4625/I                                                                     CascadeMux                     0              3331   -681  RISE       1
I__4625/O                                                                     CascadeMux                     0              3331   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_LC_5_6_0/in2             LogicCell40_SEQ_MODE_0000      0              3331   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_LC_5_6_0/carryout        LogicCell40_SEQ_MODE_0000    231              3563   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_1_c_LC_5_6_1/carryin         LogicCell40_SEQ_MODE_0000      0              3563   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_1_c_LC_5_6_1/carryout        LogicCell40_SEQ_MODE_0000    126              3689   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_2_c_LC_5_6_2/carryin         LogicCell40_SEQ_MODE_0000      0              3689   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_2_c_LC_5_6_2/carryout        LogicCell40_SEQ_MODE_0000    126              3815   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_3_c_LC_5_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              3815   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_3_c_LC_5_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              3942   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_4_c_LC_5_6_4/carryin         LogicCell40_SEQ_MODE_0000      0              3942   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_4_c_LC_5_6_4/carryout        LogicCell40_SEQ_MODE_0000    126              4068   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_5_c_LC_5_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4068   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_5_c_LC_5_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4194   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_6_c_LC_5_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4194   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_6_c_LC_5_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4320   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_LC_5_6_7/carryin         LogicCell40_SEQ_MODE_0000      0              4320   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_LC_5_6_7/carryout        LogicCell40_SEQ_MODE_0000    126              4447   -681  RISE       1
IN_MUX_bfv_5_7_0_/carryinitin                                                 ICE_CARRY_IN_MUX               0              4447   -681  RISE       1
IN_MUX_bfv_5_7_0_/carryinitout                                                ICE_CARRY_IN_MUX             196              4643   -681  RISE       1
I__4666/I                                                                     InMux                          0              4643   -681  RISE       1
I__4666/O                                                                     InMux                        259              4902   -681  RISE       1
u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_LUT4_0_LC_5_7_0/in3                  LogicCell40_SEQ_MODE_0000      0              4902   -681  RISE       1
u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_LUT4_0_LC_5_7_0/lcout                LogicCell40_SEQ_MODE_0000    316              5218   -681  RISE       3
I__5216/I                                                                     LocalMux                       0              5218   -681  RISE       1
I__5216/O                                                                     LocalMux                     330              5548   -681  RISE       1
I__5219/I                                                                     InMux                          0              5548   -681  RISE       1
I__5219/O                                                                     InMux                        259              5807   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_RNID68G4_LC_5_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5807   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_RNID68G4_LC_5_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              6123   -681  RISE       1
I__5140/I                                                                     LocalMux                       0              6123   -681  RISE       1
I__5140/O                                                                     LocalMux                     330              6452   -681  RISE       1
I__5141/I                                                                     InMux                          0              6452   -681  RISE       1
I__5141/O                                                                     InMux                        259              6712   -681  RISE       1
u_core.u_sump2.data_en_loc_p1_RNIQR7JH_LC_6_6_2/in3                           LogicCell40_SEQ_MODE_0000      0              6712   -681  RISE       1
u_core.u_sump2.data_en_loc_p1_RNIQR7JH_LC_6_6_2/lcout                         LogicCell40_SEQ_MODE_0000    316              7027   -681  RISE       1
I__5138/I                                                                     LocalMux                       0              7027   -681  RISE       1
I__5138/O                                                                     LocalMux                     330              7357   -681  RISE       1
I__5139/I                                                                     InMux                          0              7357   -681  RISE       1
I__5139/O                                                                     InMux                        259              7617   -681  RISE       1
u_core.u_sump2.acquired_jk_RNI3U20I_LC_5_5_6/in3                              LogicCell40_SEQ_MODE_0000      0              7617   -681  RISE       1
u_core.u_sump2.acquired_jk_RNI3U20I_LC_5_5_6/lcout                            LogicCell40_SEQ_MODE_0000    316              7932   -681  RISE       2
I__4630/I                                                                     Odrv4                          0              7932   -681  RISE       1
I__4630/O                                                                     Odrv4                        351              8283   -681  RISE       1
I__4631/I                                                                     Span4Mux_h                     0              8283   -681  RISE       1
I__4631/O                                                                     Span4Mux_h                   302              8584   -681  RISE       1
I__4633/I                                                                     LocalMux                       0              8584   -681  RISE       1
I__4633/O                                                                     LocalMux                     330              8914   -681  RISE       1
I__4635/I                                                                     InMux                          0              8914   -681  RISE       1
I__4635/O                                                                     InMux                        259              9174   -681  RISE       1
I__4637/I                                                                     CascadeMux                     0              9174   -681  RISE       1
I__4637/O                                                                     CascadeMux                     0              9174   -681  RISE       1
u_core.u_sump2.post_trig_cnt_0_LC_1_5_0/in2                                   LogicCell40_SEQ_MODE_1001      0              9174   -681  RISE       1
u_core.u_sump2.post_trig_cnt_0_LC_1_5_0/carryout                              LogicCell40_SEQ_MODE_1001    231              9405   -681  RISE       2
u_core.u_sump2.post_trig_cnt_1_LC_1_5_1/carryin                               LogicCell40_SEQ_MODE_1001      0              9405   -681  RISE       1
u_core.u_sump2.post_trig_cnt_1_LC_1_5_1/carryout                              LogicCell40_SEQ_MODE_1001    126              9531   -681  RISE       2
u_core.u_sump2.post_trig_cnt_2_LC_1_5_2/carryin                               LogicCell40_SEQ_MODE_1000      0              9531   -681  RISE       1
u_core.u_sump2.post_trig_cnt_2_LC_1_5_2/carryout                              LogicCell40_SEQ_MODE_1000    126              9658   -681  RISE       2
u_core.u_sump2.post_trig_cnt_3_LC_1_5_3/carryin                               LogicCell40_SEQ_MODE_1000      0              9658   -681  RISE       1
u_core.u_sump2.post_trig_cnt_3_LC_1_5_3/carryout                              LogicCell40_SEQ_MODE_1000    126              9784   -681  RISE       2
u_core.u_sump2.post_trig_cnt_4_LC_1_5_4/carryin                               LogicCell40_SEQ_MODE_1000      0              9784   -681  RISE       1
u_core.u_sump2.post_trig_cnt_4_LC_1_5_4/carryout                              LogicCell40_SEQ_MODE_1000    126              9910   -681  RISE       2
u_core.u_sump2.post_trig_cnt_5_LC_1_5_5/carryin                               LogicCell40_SEQ_MODE_1000      0              9910   -681  RISE       1
u_core.u_sump2.post_trig_cnt_5_LC_1_5_5/carryout                              LogicCell40_SEQ_MODE_1000    126             10036   -681  RISE       2
u_core.u_sump2.post_trig_cnt_6_LC_1_5_6/carryin                               LogicCell40_SEQ_MODE_1000      0             10036   -681  RISE       1
u_core.u_sump2.post_trig_cnt_6_LC_1_5_6/carryout                              LogicCell40_SEQ_MODE_1000    126             10162   -681  RISE       2
u_core.u_sump2.post_trig_cnt_7_LC_1_5_7/carryin                               LogicCell40_SEQ_MODE_1000      0             10162   -681  RISE       1
u_core.u_sump2.post_trig_cnt_7_LC_1_5_7/carryout                              LogicCell40_SEQ_MODE_1000    126             10289   -681  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin                                                 ICE_CARRY_IN_MUX               0             10289   -681  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout                                                ICE_CARRY_IN_MUX             196             10485   -681  RISE       2
u_core.u_sump2.post_trig_cnt_8_LC_1_6_0/carryin                               LogicCell40_SEQ_MODE_1000      0             10485   -681  RISE       1
u_core.u_sump2.post_trig_cnt_8_LC_1_6_0/carryout                              LogicCell40_SEQ_MODE_1000    126             10611   -681  RISE       1
I__3325/I                                                                     InMux                          0             10611   -681  RISE       1
I__3325/O                                                                     InMux                        259             10871   -681  RISE       1
u_core.u_sump2.post_trig_cnt_9_LC_1_6_1/in3                                   LogicCell40_SEQ_MODE_1000      0             10871   -681  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
u0_sb_gb/GLOBALBUFFEROUTPUT                  ICE_GB                         0                 0  RISE    1794
I__23656/I                                   gio2CtrlBuf                    0                 0  RISE       1
I__23656/O                                   gio2CtrlBuf                    0                 0  RISE       1
I__23657/I                                   GlobalMux                      0                 0  RISE       1
I__23657/O                                   GlobalMux                    154               154  RISE       1
I__24003/I                                   ClkMux                         0               154  RISE       1
I__24003/O                                   ClkMux                       309               463  RISE       1
u_core.u_sump2.post_trig_cnt_9_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0               463  RISE       1


===================================================================== 
4.2::Critical Path Report for pi_spi_sck
****************************************
Clock: pi_spi_sck
Frequency: 172.41 MHz | Target: 33.33 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_mesa_pi_spi.id_bit_cnt_4_LC_22_5_4/lcout
Path End         : u_mesa_pi_spi.miso_sr_58_LC_24_8_6/in1
Capture Clock    : u_mesa_pi_spi.miso_sr_58_LC_24_8_6/clk
Setup Constraint : 30000p
Path slack       : 24200p

Capture Clock Arrival Time (pi_spi_sck:F#2)   45000
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                      309
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                44909

Launch Clock Arrival Time (pi_spi_sck:F#1)   15000
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                      309
+ Clock To Q                                   540
+ Data Path Delay                             4860
------------------------------------------   ----- 
End-of-path arrival time (ps)                20709
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  FALL      81
I__23149/I                                   gio2CtrlBuf                    0                 0  FALL       1
I__23149/O                                   gio2CtrlBuf                    0                 0  FALL       1
I__23150/I                                   GlobalMux                      0                 0  FALL       1
I__23150/O                                   GlobalMux                     77                77  FALL       1
I__23194/I                                   ClkMux                         0                77  FALL       1
I__23194/O                                   ClkMux                       231               309  FALL       1
INVu_mesa_pi_spi.id_bit_cnt_0C/I             INV                            0               309  FALL       1
INVu_mesa_pi_spi.id_bit_cnt_0C/O             INV                            0               309  RISE       8
u_mesa_pi_spi.id_bit_cnt_4_LC_22_5_4/clk     LogicCell40_SEQ_MODE_1010      0               309  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_mesa_pi_spi.id_bit_cnt_4_LC_22_5_4/lcout      LogicCell40_SEQ_MODE_1010    540               849  24200  RISE      21
I__21822/I                                      LocalMux                       0               849  24200  RISE       1
I__21822/O                                      LocalMux                     330              1178  24200  RISE       1
I__21833/I                                      InMux                          0              1178  24200  RISE       1
I__21833/O                                      InMux                        259              1438  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_5_58_LC_22_6_7/in1    LogicCell40_SEQ_MODE_0000      0              1438  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_5_58_LC_22_6_7/lcout  LogicCell40_SEQ_MODE_0000    400              1838  24200  RISE       1
I__21014/I                                      Odrv4                          0              1838  24200  RISE       1
I__21014/O                                      Odrv4                        351              2188  24200  RISE       1
I__21015/I                                      LocalMux                       0              2188  24200  RISE       1
I__21015/O                                      LocalMux                     330              2518  24200  RISE       1
I__21016/I                                      InMux                          0              2518  24200  RISE       1
I__21016/O                                      InMux                        259              2777  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_3_58_LC_22_7_7/in3    LogicCell40_SEQ_MODE_0000      0              2777  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_3_58_LC_22_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              3093  24200  RISE       1
I__21012/I                                      LocalMux                       0              3093  24200  RISE       1
I__21012/O                                      LocalMux                     330              3423  24200  RISE       1
I__21013/I                                      InMux                          0              3423  24200  RISE       1
I__21013/O                                      InMux                        259              3682  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_1_58_LC_22_7_6/in0    LogicCell40_SEQ_MODE_0000      0              3682  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_1_58_LC_22_7_6/lcout  LogicCell40_SEQ_MODE_0000    449              4131  24200  RISE       1
I__21869/I                                      LocalMux                       0              4131  24200  RISE       1
I__21869/O                                      LocalMux                     330              4461  24200  RISE       1
I__21870/I                                      InMux                          0              4461  24200  RISE       1
I__21870/O                                      InMux                        259              4720  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_0_58_LC_23_8_5/in1    LogicCell40_SEQ_MODE_0000      0              4720  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_0_58_LC_23_8_5/lcout  LogicCell40_SEQ_MODE_0000    400              5120  24200  RISE       1
I__22798/I                                      LocalMux                       0              5120  24200  RISE       1
I__22798/O                                      LocalMux                     330              5449  24200  RISE       1
I__22799/I                                      InMux                          0              5449  24200  RISE       1
I__22799/O                                      InMux                        259              5709  24200  RISE       1
u_mesa_pi_spi.miso_sr_58_LC_24_8_6/in1          LogicCell40_SEQ_MODE_1010      0              5709  24200  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  FALL      81
I__23149/I                                   gio2CtrlBuf                    0                 0  FALL       1
I__23149/O                                   gio2CtrlBuf                    0                 0  FALL       1
I__23150/I                                   GlobalMux                      0                 0  FALL       1
I__23150/O                                   GlobalMux                     77                77  FALL       1
I__23210/I                                   ClkMux                         0                77  FALL       1
I__23210/O                                   ClkMux                       231               309  FALL       1
INVu_mesa_pi_spi.miso_sr_60C/I               INV                            0               309  FALL       1
INVu_mesa_pi_spi.miso_sr_60C/O               INV                            0               309  RISE       7
u_mesa_pi_spi.miso_sr_58_LC_24_8_6/clk       LogicCell40_SEQ_MODE_1010      0               309  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_100m_tree:R vs. clk_100m_tree:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_core.u_sump2.ctrl_13_reg_p1_3_LC_2_7_6/lcout
Path End         : u_core.u_sump2.post_trig_cnt_9_LC_1_6_1/in3
Capture Clock    : u_core.u_sump2.post_trig_cnt_9_LC_1_6_1/clk
Setup Constraint : 10000p
Path slack       : -681p

Capture Clock Arrival Time (clk_100m_tree:R#2)   10000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                         463
- Setup Time                                      -274
----------------------------------------------   ----- 
End-of-path required time (ps)                   10189

Launch Clock Arrival Time (clk_100m_tree:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                         463
+ Clock To Q                                      540
+ Data Path Delay                                9868
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   10871
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
u0_sb_gb/GLOBALBUFFEROUTPUT                   ICE_GB                         0                 0  RISE    1794
I__23656/I                                    gio2CtrlBuf                    0                 0  RISE       1
I__23656/O                                    gio2CtrlBuf                    0                 0  RISE       1
I__23657/I                                    GlobalMux                      0                 0  RISE       1
I__23657/O                                    GlobalMux                    154               154  RISE       1
I__23981/I                                    ClkMux                         0               154  RISE       1
I__23981/O                                    ClkMux                       309               463  RISE       1
u_core.u_sump2.ctrl_13_reg_p1_3_LC_2_7_6/clk  LogicCell40_SEQ_MODE_1000      0               463  RISE       1

Data path
pin name                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_core.u_sump2.ctrl_13_reg_p1_3_LC_2_7_6/lcout                                LogicCell40_SEQ_MODE_1000    540              1003   -681  RISE       2
I__4126/I                                                                     Odrv4                          0              1003   -681  RISE       1
I__4126/O                                                                     Odrv4                        351              1354   -681  RISE       1
I__4128/I                                                                     LocalMux                       0              1354   -681  RISE       1
I__4128/O                                                                     LocalMux                     330              1683   -681  RISE       1
I__4130/I                                                                     InMux                          0              1683   -681  RISE       1
I__4130/O                                                                     InMux                        259              1943   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_RNO_LC_3_6_5/in0         LogicCell40_SEQ_MODE_0000      0              1943   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_RNO_LC_3_6_5/lcout       LogicCell40_SEQ_MODE_0000    449              2392   -681  RISE       1
I__4622/I                                                                     Odrv4                          0              2392   -681  RISE       1
I__4622/O                                                                     Odrv4                        351              2742   -681  RISE       1
I__4623/I                                                                     LocalMux                       0              2742   -681  RISE       1
I__4623/O                                                                     LocalMux                     330              3072   -681  RISE       1
I__4624/I                                                                     InMux                          0              3072   -681  RISE       1
I__4624/O                                                                     InMux                        259              3331   -681  RISE       1
I__4625/I                                                                     CascadeMux                     0              3331   -681  RISE       1
I__4625/O                                                                     CascadeMux                     0              3331   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_LC_5_6_0/in2             LogicCell40_SEQ_MODE_0000      0              3331   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_LC_5_6_0/carryout        LogicCell40_SEQ_MODE_0000    231              3563   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_1_c_LC_5_6_1/carryin         LogicCell40_SEQ_MODE_0000      0              3563   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_1_c_LC_5_6_1/carryout        LogicCell40_SEQ_MODE_0000    126              3689   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_2_c_LC_5_6_2/carryin         LogicCell40_SEQ_MODE_0000      0              3689   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_2_c_LC_5_6_2/carryout        LogicCell40_SEQ_MODE_0000    126              3815   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_3_c_LC_5_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              3815   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_3_c_LC_5_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              3942   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_4_c_LC_5_6_4/carryin         LogicCell40_SEQ_MODE_0000      0              3942   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_4_c_LC_5_6_4/carryout        LogicCell40_SEQ_MODE_0000    126              4068   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_5_c_LC_5_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4068   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_5_c_LC_5_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4194   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_6_c_LC_5_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4194   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_6_c_LC_5_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4320   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_LC_5_6_7/carryin         LogicCell40_SEQ_MODE_0000      0              4320   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_LC_5_6_7/carryout        LogicCell40_SEQ_MODE_0000    126              4447   -681  RISE       1
IN_MUX_bfv_5_7_0_/carryinitin                                                 ICE_CARRY_IN_MUX               0              4447   -681  RISE       1
IN_MUX_bfv_5_7_0_/carryinitout                                                ICE_CARRY_IN_MUX             196              4643   -681  RISE       1
I__4666/I                                                                     InMux                          0              4643   -681  RISE       1
I__4666/O                                                                     InMux                        259              4902   -681  RISE       1
u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_LUT4_0_LC_5_7_0/in3                  LogicCell40_SEQ_MODE_0000      0              4902   -681  RISE       1
u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_LUT4_0_LC_5_7_0/lcout                LogicCell40_SEQ_MODE_0000    316              5218   -681  RISE       3
I__5216/I                                                                     LocalMux                       0              5218   -681  RISE       1
I__5216/O                                                                     LocalMux                     330              5548   -681  RISE       1
I__5219/I                                                                     InMux                          0              5548   -681  RISE       1
I__5219/O                                                                     InMux                        259              5807   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_RNID68G4_LC_5_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5807   -681  RISE       1
u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_RNID68G4_LC_5_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              6123   -681  RISE       1
I__5140/I                                                                     LocalMux                       0              6123   -681  RISE       1
I__5140/O                                                                     LocalMux                     330              6452   -681  RISE       1
I__5141/I                                                                     InMux                          0              6452   -681  RISE       1
I__5141/O                                                                     InMux                        259              6712   -681  RISE       1
u_core.u_sump2.data_en_loc_p1_RNIQR7JH_LC_6_6_2/in3                           LogicCell40_SEQ_MODE_0000      0              6712   -681  RISE       1
u_core.u_sump2.data_en_loc_p1_RNIQR7JH_LC_6_6_2/lcout                         LogicCell40_SEQ_MODE_0000    316              7027   -681  RISE       1
I__5138/I                                                                     LocalMux                       0              7027   -681  RISE       1
I__5138/O                                                                     LocalMux                     330              7357   -681  RISE       1
I__5139/I                                                                     InMux                          0              7357   -681  RISE       1
I__5139/O                                                                     InMux                        259              7617   -681  RISE       1
u_core.u_sump2.acquired_jk_RNI3U20I_LC_5_5_6/in3                              LogicCell40_SEQ_MODE_0000      0              7617   -681  RISE       1
u_core.u_sump2.acquired_jk_RNI3U20I_LC_5_5_6/lcout                            LogicCell40_SEQ_MODE_0000    316              7932   -681  RISE       2
I__4630/I                                                                     Odrv4                          0              7932   -681  RISE       1
I__4630/O                                                                     Odrv4                        351              8283   -681  RISE       1
I__4631/I                                                                     Span4Mux_h                     0              8283   -681  RISE       1
I__4631/O                                                                     Span4Mux_h                   302              8584   -681  RISE       1
I__4633/I                                                                     LocalMux                       0              8584   -681  RISE       1
I__4633/O                                                                     LocalMux                     330              8914   -681  RISE       1
I__4635/I                                                                     InMux                          0              8914   -681  RISE       1
I__4635/O                                                                     InMux                        259              9174   -681  RISE       1
I__4637/I                                                                     CascadeMux                     0              9174   -681  RISE       1
I__4637/O                                                                     CascadeMux                     0              9174   -681  RISE       1
u_core.u_sump2.post_trig_cnt_0_LC_1_5_0/in2                                   LogicCell40_SEQ_MODE_1001      0              9174   -681  RISE       1
u_core.u_sump2.post_trig_cnt_0_LC_1_5_0/carryout                              LogicCell40_SEQ_MODE_1001    231              9405   -681  RISE       2
u_core.u_sump2.post_trig_cnt_1_LC_1_5_1/carryin                               LogicCell40_SEQ_MODE_1001      0              9405   -681  RISE       1
u_core.u_sump2.post_trig_cnt_1_LC_1_5_1/carryout                              LogicCell40_SEQ_MODE_1001    126              9531   -681  RISE       2
u_core.u_sump2.post_trig_cnt_2_LC_1_5_2/carryin                               LogicCell40_SEQ_MODE_1000      0              9531   -681  RISE       1
u_core.u_sump2.post_trig_cnt_2_LC_1_5_2/carryout                              LogicCell40_SEQ_MODE_1000    126              9658   -681  RISE       2
u_core.u_sump2.post_trig_cnt_3_LC_1_5_3/carryin                               LogicCell40_SEQ_MODE_1000      0              9658   -681  RISE       1
u_core.u_sump2.post_trig_cnt_3_LC_1_5_3/carryout                              LogicCell40_SEQ_MODE_1000    126              9784   -681  RISE       2
u_core.u_sump2.post_trig_cnt_4_LC_1_5_4/carryin                               LogicCell40_SEQ_MODE_1000      0              9784   -681  RISE       1
u_core.u_sump2.post_trig_cnt_4_LC_1_5_4/carryout                              LogicCell40_SEQ_MODE_1000    126              9910   -681  RISE       2
u_core.u_sump2.post_trig_cnt_5_LC_1_5_5/carryin                               LogicCell40_SEQ_MODE_1000      0              9910   -681  RISE       1
u_core.u_sump2.post_trig_cnt_5_LC_1_5_5/carryout                              LogicCell40_SEQ_MODE_1000    126             10036   -681  RISE       2
u_core.u_sump2.post_trig_cnt_6_LC_1_5_6/carryin                               LogicCell40_SEQ_MODE_1000      0             10036   -681  RISE       1
u_core.u_sump2.post_trig_cnt_6_LC_1_5_6/carryout                              LogicCell40_SEQ_MODE_1000    126             10162   -681  RISE       2
u_core.u_sump2.post_trig_cnt_7_LC_1_5_7/carryin                               LogicCell40_SEQ_MODE_1000      0             10162   -681  RISE       1
u_core.u_sump2.post_trig_cnt_7_LC_1_5_7/carryout                              LogicCell40_SEQ_MODE_1000    126             10289   -681  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin                                                 ICE_CARRY_IN_MUX               0             10289   -681  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout                                                ICE_CARRY_IN_MUX             196             10485   -681  RISE       2
u_core.u_sump2.post_trig_cnt_8_LC_1_6_0/carryin                               LogicCell40_SEQ_MODE_1000      0             10485   -681  RISE       1
u_core.u_sump2.post_trig_cnt_8_LC_1_6_0/carryout                              LogicCell40_SEQ_MODE_1000    126             10611   -681  RISE       1
I__3325/I                                                                     InMux                          0             10611   -681  RISE       1
I__3325/O                                                                     InMux                        259             10871   -681  RISE       1
u_core.u_sump2.post_trig_cnt_9_LC_1_6_1/in3                                   LogicCell40_SEQ_MODE_1000      0             10871   -681  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
u0_sb_gb/GLOBALBUFFEROUTPUT                  ICE_GB                         0                 0  RISE    1794
I__23656/I                                   gio2CtrlBuf                    0                 0  RISE       1
I__23656/O                                   gio2CtrlBuf                    0                 0  RISE       1
I__23657/I                                   GlobalMux                      0                 0  RISE       1
I__23657/O                                   GlobalMux                    154               154  RISE       1
I__24003/I                                   ClkMux                         0               154  RISE       1
I__24003/O                                   ClkMux                       309               463  RISE       1
u_core.u_sump2.post_trig_cnt_9_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0               463  RISE       1


5.2::Critical Path Report for (clk_100m_tree:R vs. pi_spi_sck:F)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_mesa_pi_spi.rd_rdy_xfer_wide_LC_13_8_1/lcout
Path End         : u_mesa_pi_spi.miso_sr_19_LC_9_8_2/sr
Capture Clock    : u_mesa_pi_spi.miso_sr_19_LC_9_8_2/clk
Setup Constraint : 5000p
Path slack       : -2903p

Capture Clock Arrival Time (pi_spi_sck:F#1)   15000
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                      309
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                15149

Launch Clock Arrival Time (clk_100m_tree:R#2)   10000
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                         463
+ Clock To Q                                      540
+ Data Path Delay                                7048
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   18051
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
u0_sb_gb/GLOBALBUFFEROUTPUT                   ICE_GB                         0                 0  RISE    1794
I__23656/I                                    gio2CtrlBuf                    0                 0  RISE       1
I__23656/O                                    gio2CtrlBuf                    0                 0  RISE       1
I__23657/I                                    GlobalMux                      0                 0  RISE       1
I__23657/O                                    GlobalMux                    154               154  RISE       1
I__23775/I                                    ClkMux                         0               154  RISE       1
I__23775/O                                    ClkMux                       309               463  RISE       1
u_mesa_pi_spi.rd_rdy_xfer_wide_LC_13_8_1/clk  LogicCell40_SEQ_MODE_1000      0               463  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_mesa_pi_spi.rd_rdy_xfer_wide_LC_13_8_1/lcout                   LogicCell40_SEQ_MODE_1000    540              1003  -2903  RISE       1
I__11512/I                                                       Odrv4                          0              1003  -2903  RISE       1
I__11512/O                                                       Odrv4                        351              1354  -2903  RISE       1
I__11513/I                                                       Span4Mux_v                     0              1354  -2903  RISE       1
I__11513/O                                                       Span4Mux_v                   351              1704  -2903  RISE       1
I__11514/I                                                       Span4Mux_v                     0              1704  -2903  RISE       1
I__11514/O                                                       Span4Mux_v                   351              2055  -2903  RISE       1
I__11515/I                                                       Span4Mux_v                     0              2055  -2903  RISE       1
I__11515/O                                                       Span4Mux_v                   351              2406  -2903  RISE       1
I__11516/I                                                       Span4Mux_v                     0              2406  -2903  RISE       1
I__11516/O                                                       Span4Mux_v                   351              2756  -2903  RISE       1
I__11517/I                                                       Span4Mux_s2_v                  0              2756  -2903  RISE       1
I__11517/O                                                       Span4Mux_s2_v                252              3009  -2903  RISE       1
I__11518/I                                                       LocalMux                       0              3009  -2903  RISE       1
I__11518/O                                                       LocalMux                     330              3338  -2903  RISE       1
I__11519/I                                                       IoInMux                        0              3338  -2903  RISE       1
I__11519/O                                                       IoInMux                      259              3598  -2903  RISE       1
u_mesa_pi_spi.rd_rdy_xfer_wide_RNIBLHF/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3598  -2903  RISE       1
u_mesa_pi_spi.rd_rdy_xfer_wide_RNIBLHF/GLOBALBUFFEROUTPUT        ICE_GB                       617              4215  -2903  RISE     104
I__22826/I                                                       gio2CtrlBuf                    0              4215  -2903  RISE       1
I__22826/O                                                       gio2CtrlBuf                    0              4215  -2903  RISE       1
I__22827/I                                                       GlobalMux                      0              4215  -2903  RISE       1
I__22827/O                                                       GlobalMux                    154              4369  -2903  RISE       1
I__22839/I                                                       Glb2LocalMux                   0              4369  -2903  RISE       1
I__22839/O                                                       Glb2LocalMux                 449              4818  -2903  RISE       1
I__22858/I                                                       LocalMux                       0              4818  -2903  RISE       1
I__22858/O                                                       LocalMux                     330              5148  -2903  RISE       1
I__22911/I                                                       InMux                          0              5148  -2903  RISE       1
I__22911/O                                                       InMux                        259              5407  -2903  RISE       1
u_mesa_pi_spi.miso_sr_RNO_0_19_LC_20_3_0/in3                     LogicCell40_SEQ_MODE_0000      0              5407  -2903  RISE       1
u_mesa_pi_spi.miso_sr_RNO_0_19_LC_20_3_0/lcout                   LogicCell40_SEQ_MODE_0000    288              5695  -2903  FALL       1
I__19946/I                                                       Odrv4                          0              5695  -2903  FALL       1
I__19946/O                                                       Odrv4                        372              6067  -2903  FALL       1
I__19947/I                                                       Span4Mux_h                     0              6067  -2903  FALL       1
I__19947/O                                                       Span4Mux_h                   316              6382  -2903  FALL       1
I__19948/I                                                       Span4Mux_h                     0              6382  -2903  FALL       1
I__19948/O                                                       Span4Mux_h                   316              6698  -2903  FALL       1
I__19949/I                                                       Span4Mux_h                     0              6698  -2903  FALL       1
I__19949/O                                                       Span4Mux_h                   316              7013  -2903  FALL       1
I__19950/I                                                       Span4Mux_v                     0              7013  -2903  FALL       1
I__19950/O                                                       Span4Mux_v                   372              7385  -2903  FALL       1
I__19951/I                                                       LocalMux                       0              7385  -2903  FALL       1
I__19951/O                                                       LocalMux                     309              7694  -2903  FALL       1
I__19952/I                                                       SRMux                          0              7694  -2903  FALL       1
I__19952/O                                                       SRMux                        358              8051  -2903  FALL       1
u_mesa_pi_spi.miso_sr_19_LC_9_8_2/sr                             LogicCell40_SEQ_MODE_1011      0              8051  -2903  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  FALL      81
I__23149/I                                   gio2CtrlBuf                    0                 0  FALL       1
I__23149/O                                   gio2CtrlBuf                    0                 0  FALL       1
I__23150/I                                   GlobalMux                      0                 0  FALL       1
I__23150/O                                   GlobalMux                     77                77  FALL       1
I__23185/I                                   ClkMux                         0                77  FALL       1
I__23185/O                                   ClkMux                       231               309  FALL       1
INVu_mesa_pi_spi.miso_sr_19C/I               INV                            0               309  FALL       1
INVu_mesa_pi_spi.miso_sr_19C/O               INV                            0               309  RISE       1
u_mesa_pi_spi.miso_sr_19_LC_9_8_2/clk        LogicCell40_SEQ_MODE_1011      0               309  RISE       1


5.3::Critical Path Report for (pi_spi_sck:R vs. clk_100m_tree:R)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_mesa_pi_spi.rdy_loc_LC_16_5_0/lcout
Path End         : u_mesa_pi_spi.rdy_meta_LC_13_5_5/in0
Capture Clock    : u_mesa_pi_spi.rdy_meta_LC_13_5_5/clk
Setup Constraint : 10000p
Path slack       : 7910p

Capture Clock Arrival Time (clk_100m_tree:R#2)   10000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                         463
- Setup Time                                      -470
----------------------------------------------   ----- 
End-of-path required time (ps)                    9993

Launch Clock Arrival Time (pi_spi_sck:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                     463
+ Clock To Q                                  540
+ Data Path Delay                            1080
------------------------------------------   ---- 
End-of-path arrival time (ps)                2083
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      81
I__23149/I                                   gio2CtrlBuf                    0                 0  RISE       1
I__23149/O                                   gio2CtrlBuf                    0                 0  RISE       1
I__23150/I                                   GlobalMux                      0                 0  RISE       1
I__23150/O                                   GlobalMux                    154               154  RISE       1
I__23168/I                                   ClkMux                         0               154  RISE       1
I__23168/O                                   ClkMux                       309               463  RISE       1
u_mesa_pi_spi.rdy_loc_LC_16_5_0/clk          LogicCell40_SEQ_MODE_1010      0               463  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_mesa_pi_spi.rdy_loc_LC_16_5_0/lcout  LogicCell40_SEQ_MODE_1010    540              1003   7910  RISE       1
I__14834/I                             Odrv12                         0              1003   7910  RISE       1
I__14834/O                             Odrv12                       491              1494   7910  RISE       1
I__14835/I                             LocalMux                       0              1494   7910  RISE       1
I__14835/O                             LocalMux                     330              1823   7910  RISE       1
I__14836/I                             InMux                          0              1823   7910  RISE       1
I__14836/O                             InMux                        259              2083   7910  RISE       1
u_mesa_pi_spi.rdy_meta_LC_13_5_5/in0   LogicCell40_SEQ_MODE_1000      0              2083   7910  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
u0_sb_gb/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE    1794
I__23656/I                            gio2CtrlBuf                    0                 0  RISE       1
I__23656/O                            gio2CtrlBuf                    0                 0  RISE       1
I__23657/I                            GlobalMux                      0                 0  RISE       1
I__23657/O                            GlobalMux                    154               154  RISE       1
I__23825/I                            ClkMux                         0               154  RISE       1
I__23825/O                            ClkMux                       309               463  RISE       1
u_mesa_pi_spi.rdy_meta_LC_13_5_5/clk  LogicCell40_SEQ_MODE_1000      0               463  RISE       1


5.4::Critical Path Report for (pi_spi_sck:F vs. clk_100m_tree:R)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_mesa_pi_spi.miso_sr_63_LC_24_8_5/lcout
Path End         : u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_LC_2_20_4/in2
Capture Clock    : u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_LC_2_20_4/clk
Setup Constraint : 5000p
Path slack       : 1381p

Capture Clock Arrival Time (clk_100m_tree:R#3)   20000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                         463
- Setup Time                                      -372
----------------------------------------------   ----- 
End-of-path required time (ps)                   20091

Launch Clock Arrival Time (pi_spi_sck:F#1)   15000
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                      309
+ Clock To Q                                   540
+ Data Path Delay                             2861
------------------------------------------   ----- 
End-of-path arrival time (ps)                18710
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  FALL      81
I__23149/I                                   gio2CtrlBuf                    0                 0  FALL       1
I__23149/O                                   gio2CtrlBuf                    0                 0  FALL       1
I__23150/I                                   GlobalMux                      0                 0  FALL       1
I__23150/O                                   GlobalMux                     77                77  FALL       1
I__23210/I                                   ClkMux                         0                77  FALL       1
I__23210/O                                   ClkMux                       231               309  FALL       1
INVu_mesa_pi_spi.miso_sr_60C/I               INV                            0               309  FALL       1
INVu_mesa_pi_spi.miso_sr_60C/O               INV                            0               309  RISE       7
u_mesa_pi_spi.miso_sr_63_LC_24_8_5/clk       LogicCell40_SEQ_MODE_1011      0               309  RISE       1

Data path
pin name                                                               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_mesa_pi_spi.miso_sr_63_LC_24_8_5/lcout                               LogicCell40_SEQ_MODE_1011    540               849   1381  FALL       2
I__22800/I                                                             Odrv12                         0               849   1381  FALL       1
I__22800/O                                                             Odrv12                       540              1389   1381  FALL       1
I__22802/I                                                             Span12Mux_h                    0              1389   1381  FALL       1
I__22802/O                                                             Span12Mux_h                  540              1929   1381  FALL       1
I__22804/I                                                             Span12Mux_v                    0              1929   1381  FALL       1
I__22804/O                                                             Span12Mux_v                  540              2469   1381  FALL       1
I__22806/I                                                             Sp12to4                        0              2469   1381  FALL       1
I__22806/O                                                             Sp12to4                      449              2918   1381  FALL       1
I__22807/I                                                             LocalMux                       0              2918   1381  FALL       1
I__22807/O                                                             LocalMux                     309              3226   1381  FALL       1
I__22808/I                                                             InMux                          0              3226   1381  FALL       1
I__22808/O                                                             InMux                        217              3444   1381  FALL       1
u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_0_LC_2_20_3/in3    LogicCell40_SEQ_MODE_0000      0              3444   1381  FALL       1
u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_0_LC_2_20_3/ltout  LogicCell40_SEQ_MODE_0000    267              3710   1381  RISE       1
I__3969/I                                                              CascadeMux                     0              3710   1381  RISE       1
I__3969/O                                                              CascadeMux                     0              3710   1381  RISE       1
u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_LC_2_20_4/in2          LogicCell40_SEQ_MODE_1000      0              3710   1381  RISE       1

Capture Clock Path
pin name                                                       model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                         0                 0  RISE    1794
I__23656/I                                                     gio2CtrlBuf                    0                 0  RISE       1
I__23656/O                                                     gio2CtrlBuf                    0                 0  RISE       1
I__23657/I                                                     GlobalMux                      0                 0  RISE       1
I__23657/O                                                     GlobalMux                    154               154  RISE       1
I__24030/I                                                     ClkMux                         0               154  RISE       1
I__24030/O                                                     ClkMux                       309               463  RISE       1
u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_LC_2_20_4/clk  LogicCell40_SEQ_MODE_1000      0               463  RISE       1


5.5::Critical Path Report for (pi_spi_sck:R vs. pi_spi_sck:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_mesa_pi_spi.bit_cnt_1_LC_16_5_1/lcout
Path End         : u_mesa_pi_spi.mosi_nib_d_1_LC_24_13_1/in0
Capture Clock    : u_mesa_pi_spi.mosi_nib_d_1_LC_24_13_1/clk
Setup Constraint : 30000p
Path slack       : 25757p

Capture Clock Arrival Time (pi_spi_sck:R#2)   30000
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                      463
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                29993

Launch Clock Arrival Time (pi_spi_sck:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                     463
+ Clock To Q                                  540
+ Data Path Delay                            3233
------------------------------------------   ---- 
End-of-path arrival time (ps)                4236
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      81
I__23149/I                                   gio2CtrlBuf                    0                 0  RISE       1
I__23149/O                                   gio2CtrlBuf                    0                 0  RISE       1
I__23150/I                                   GlobalMux                      0                 0  RISE       1
I__23150/O                                   GlobalMux                    154               154  RISE       1
I__23168/I                                   ClkMux                         0               154  RISE       1
I__23168/O                                   ClkMux                       309               463  RISE       1
u_mesa_pi_spi.bit_cnt_1_LC_16_5_1/clk        LogicCell40_SEQ_MODE_1010      0               463  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_mesa_pi_spi.bit_cnt_1_LC_16_5_1/lcout          LogicCell40_SEQ_MODE_1010    540              1003  25757  RISE       3
I__14829/I                                       LocalMux                       0              1003  25757  RISE       1
I__14829/O                                       LocalMux                     330              1333  25757  RISE       1
I__14831/I                                       InMux                          0              1333  25757  RISE       1
I__14831/O                                       InMux                        259              1592  25757  RISE       1
u_mesa_pi_spi.bit_cnt_RNIDUPD_1_LC_16_4_4/in1    LogicCell40_SEQ_MODE_0000      0              1592  25757  RISE       1
u_mesa_pi_spi.bit_cnt_RNIDUPD_1_LC_16_4_4/lcout  LogicCell40_SEQ_MODE_0000    400              1992  25757  RISE       4
I__23268/I                                       Odrv4                          0              1992  25757  RISE       1
I__23268/O                                       Odrv4                        351              2342  25757  RISE       1
I__23269/I                                       Span4Mux_v                     0              2342  25757  RISE       1
I__23269/O                                       Span4Mux_v                   351              2693  25757  RISE       1
I__23270/I                                       Span4Mux_h                     0              2693  25757  RISE       1
I__23270/O                                       Span4Mux_h                   302              2995  25757  RISE       1
I__23271/I                                       Span4Mux_h                     0              2995  25757  RISE       1
I__23271/O                                       Span4Mux_h                   302              3296  25757  RISE       1
I__23272/I                                       Span4Mux_v                     0              3296  25757  RISE       1
I__23272/O                                       Span4Mux_v                   351              3647  25757  RISE       1
I__23273/I                                       LocalMux                       0              3647  25757  RISE       1
I__23273/O                                       LocalMux                     330              3977  25757  RISE       1
I__23275/I                                       InMux                          0              3977  25757  RISE       1
I__23275/O                                       InMux                        259              4236  25757  RISE       1
u_mesa_pi_spi.mosi_nib_d_1_LC_24_13_1/in0        LogicCell40_SEQ_MODE_1000      0              4236  25757  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      81
I__23149/I                                   gio2CtrlBuf                    0                 0  RISE       1
I__23149/O                                   gio2CtrlBuf                    0                 0  RISE       1
I__23150/I                                   GlobalMux                      0                 0  RISE       1
I__23150/O                                   GlobalMux                    154               154  RISE       1
I__23220/I                                   ClkMux                         0               154  RISE       1
I__23220/O                                   ClkMux                       309               463  RISE       1
u_mesa_pi_spi.mosi_nib_d_1_LC_24_13_1/clk    LogicCell40_SEQ_MODE_1000      0               463  RISE       1


5.6::Critical Path Report for (pi_spi_sck:F vs. pi_spi_sck:F)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_mesa_pi_spi.id_bit_cnt_4_LC_22_5_4/lcout
Path End         : u_mesa_pi_spi.miso_sr_58_LC_24_8_6/in1
Capture Clock    : u_mesa_pi_spi.miso_sr_58_LC_24_8_6/clk
Setup Constraint : 30000p
Path slack       : 24200p

Capture Clock Arrival Time (pi_spi_sck:F#2)   45000
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                      309
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                44909

Launch Clock Arrival Time (pi_spi_sck:F#1)   15000
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                      309
+ Clock To Q                                   540
+ Data Path Delay                             4860
------------------------------------------   ----- 
End-of-path arrival time (ps)                20709
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  FALL      81
I__23149/I                                   gio2CtrlBuf                    0                 0  FALL       1
I__23149/O                                   gio2CtrlBuf                    0                 0  FALL       1
I__23150/I                                   GlobalMux                      0                 0  FALL       1
I__23150/O                                   GlobalMux                     77                77  FALL       1
I__23194/I                                   ClkMux                         0                77  FALL       1
I__23194/O                                   ClkMux                       231               309  FALL       1
INVu_mesa_pi_spi.id_bit_cnt_0C/I             INV                            0               309  FALL       1
INVu_mesa_pi_spi.id_bit_cnt_0C/O             INV                            0               309  RISE       8
u_mesa_pi_spi.id_bit_cnt_4_LC_22_5_4/clk     LogicCell40_SEQ_MODE_1010      0               309  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_mesa_pi_spi.id_bit_cnt_4_LC_22_5_4/lcout      LogicCell40_SEQ_MODE_1010    540               849  24200  RISE      21
I__21822/I                                      LocalMux                       0               849  24200  RISE       1
I__21822/O                                      LocalMux                     330              1178  24200  RISE       1
I__21833/I                                      InMux                          0              1178  24200  RISE       1
I__21833/O                                      InMux                        259              1438  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_5_58_LC_22_6_7/in1    LogicCell40_SEQ_MODE_0000      0              1438  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_5_58_LC_22_6_7/lcout  LogicCell40_SEQ_MODE_0000    400              1838  24200  RISE       1
I__21014/I                                      Odrv4                          0              1838  24200  RISE       1
I__21014/O                                      Odrv4                        351              2188  24200  RISE       1
I__21015/I                                      LocalMux                       0              2188  24200  RISE       1
I__21015/O                                      LocalMux                     330              2518  24200  RISE       1
I__21016/I                                      InMux                          0              2518  24200  RISE       1
I__21016/O                                      InMux                        259              2777  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_3_58_LC_22_7_7/in3    LogicCell40_SEQ_MODE_0000      0              2777  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_3_58_LC_22_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              3093  24200  RISE       1
I__21012/I                                      LocalMux                       0              3093  24200  RISE       1
I__21012/O                                      LocalMux                     330              3423  24200  RISE       1
I__21013/I                                      InMux                          0              3423  24200  RISE       1
I__21013/O                                      InMux                        259              3682  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_1_58_LC_22_7_6/in0    LogicCell40_SEQ_MODE_0000      0              3682  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_1_58_LC_22_7_6/lcout  LogicCell40_SEQ_MODE_0000    449              4131  24200  RISE       1
I__21869/I                                      LocalMux                       0              4131  24200  RISE       1
I__21869/O                                      LocalMux                     330              4461  24200  RISE       1
I__21870/I                                      InMux                          0              4461  24200  RISE       1
I__21870/O                                      InMux                        259              4720  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_0_58_LC_23_8_5/in1    LogicCell40_SEQ_MODE_0000      0              4720  24200  RISE       1
u_mesa_pi_spi.miso_sr_RNO_0_58_LC_23_8_5/lcout  LogicCell40_SEQ_MODE_0000    400              5120  24200  RISE       1
I__22798/I                                      LocalMux                       0              5120  24200  RISE       1
I__22798/O                                      LocalMux                     330              5449  24200  RISE       1
I__22799/I                                      InMux                          0              5449  24200  RISE       1
I__22799/O                                      InMux                        259              5709  24200  RISE       1
u_mesa_pi_spi.miso_sr_58_LC_24_8_6/in1          LogicCell40_SEQ_MODE_1010      0              5709  24200  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  FALL      81
I__23149/I                                   gio2CtrlBuf                    0                 0  FALL       1
I__23149/O                                   gio2CtrlBuf                    0                 0  FALL       1
I__23150/I                                   GlobalMux                      0                 0  FALL       1
I__23150/O                                   GlobalMux                     77                77  FALL       1
I__23210/I                                   ClkMux                         0                77  FALL       1
I__23210/O                                   ClkMux                       231               309  FALL       1
INVu_mesa_pi_spi.miso_sr_60C/I               INV                            0               309  FALL       1
INVu_mesa_pi_spi.miso_sr_60C/O               INV                            0               309  RISE       7
u_mesa_pi_spi.miso_sr_58_LC_24_8_6/clk       LogicCell40_SEQ_MODE_1010      0               309  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: gpio_pin[0]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[0]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[0]:in                                                    top                     0      0                  RISE  1       
gpio_pin_iobuf_0_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_0_iopad/DOUT                                       IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_0_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[0])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24041/I                       ClkMux                  0      154                RISE  1       
I__24041/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_0_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.2::Path details for port: gpio_pin[10]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[10]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 3073


Data Path Delay                3066
+ Setup Time                    470
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 3073

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[10]:in                                   top                        0      0                  RISE  1       
gpio_pin_iobuf_10_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_10_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_10_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_10_preio/DIN0                      PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__8119/I                                         Odrv12                     0      1207               RISE  1       
I__8119/O                                         Odrv12                     491    1698               RISE  1       
I__8120/I                                         Sp12to4                    0      1698               RISE  1       
I__8120/O                                         Sp12to4                    428    2126               RISE  1       
I__8121/I                                         Span4Mux_v                 0      2126               RISE  1       
I__8121/O                                         Span4Mux_v                 351    2477               RISE  1       
I__8122/I                                         LocalMux                   0      2477               RISE  1       
I__8122/O                                         LocalMux                   330    2806               RISE  1       
I__8123/I                                         InMux                      0      2806               RISE  1       
I__8123/O                                         InMux                      259    3066               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_10_LC_10_7_6/in0  LogicCell40_SEQ_MODE_1000  0      3066               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  1794    
I__23656/I                                        gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                        gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                        GlobalMux                  0      0                  RISE  1       
I__23657/O                                        GlobalMux                  154    154                RISE  1       
I__23836/I                                        ClkMux                     0      154                RISE  1       
I__23836/O                                        ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_10_LC_10_7_6/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.3::Path details for port: gpio_pin[11]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[11]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 3157


Data Path Delay                3150
+ Setup Time                    470
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 3157

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[11]:in                                  top                        0      0                  RISE  1       
gpio_pin_iobuf_11_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_11_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_11_preio/PADIN                    PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_11_preio/DIN0                     PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__6462/I                                        Odrv4                      0      1207               RISE  1       
I__6462/O                                        Odrv4                      351    1558               RISE  1       
I__6463/I                                        Span4Mux_v                 0      1558               RISE  1       
I__6463/O                                        Span4Mux_v                 351    1909               RISE  1       
I__6464/I                                        Span4Mux_v                 0      1909               RISE  1       
I__6464/O                                        Span4Mux_v                 351    2259               RISE  1       
I__6465/I                                        Span4Mux_h                 0      2259               RISE  1       
I__6465/O                                        Span4Mux_h                 302    2561               RISE  1       
I__6466/I                                        LocalMux                   0      2561               RISE  1       
I__6466/O                                        LocalMux                   330    2890               RISE  1       
I__6467/I                                        InMux                      0      2890               RISE  1       
I__6467/O                                        InMux                      259    3150               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_11_LC_8_6_1/in0  LogicCell40_SEQ_MODE_1000  0      3150               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23889/I                                       ClkMux                     0      154                RISE  1       
I__23889/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_11_LC_8_6_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.4::Path details for port: gpio_pin[12]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[12]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2961


Data Path Delay                3150
+ Setup Time                    274
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2961

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[12]:in                                  top                        0      0                  RISE  1       
gpio_pin_iobuf_12_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_12_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_12_preio/PADIN                    PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_12_preio/DIN0                     PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__6993/I                                        Odrv4                      0      1207               RISE  1       
I__6993/O                                        Odrv4                      351    1558               RISE  1       
I__6994/I                                        Span4Mux_v                 0      1558               RISE  1       
I__6994/O                                        Span4Mux_v                 351    1909               RISE  1       
I__6995/I                                        Span4Mux_v                 0      1909               RISE  1       
I__6995/O                                        Span4Mux_v                 351    2259               RISE  1       
I__6996/I                                        Span4Mux_h                 0      2259               RISE  1       
I__6996/O                                        Span4Mux_h                 302    2561               RISE  1       
I__6997/I                                        LocalMux                   0      2561               RISE  1       
I__6997/O                                        LocalMux                   330    2890               RISE  1       
I__6998/I                                        InMux                      0      2890               RISE  1       
I__6998/O                                        InMux                      259    3150               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_12_LC_9_4_1/in3  LogicCell40_SEQ_MODE_1000  0      3150               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23908/I                                       ClkMux                     0      154                RISE  1       
I__23908/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_12_LC_9_4_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.5::Path details for port: gpio_pin[13]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[13]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2961


Data Path Delay                3150
+ Setup Time                    274
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2961

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[13]:in                                  top                        0      0                  RISE  1       
gpio_pin_iobuf_13_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_13_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_13_preio/PADIN                    PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_13_preio/DIN0                     PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__4955/I                                        Odrv4                      0      1207               RISE  1       
I__4955/O                                        Odrv4                      351    1558               RISE  1       
I__4956/I                                        Span4Mux_v                 0      1558               RISE  1       
I__4956/O                                        Span4Mux_v                 351    1909               RISE  1       
I__4957/I                                        Span4Mux_v                 0      1909               RISE  1       
I__4957/O                                        Span4Mux_v                 351    2259               RISE  1       
I__4958/I                                        Span4Mux_h                 0      2259               RISE  1       
I__4958/O                                        Span4Mux_h                 302    2561               RISE  1       
I__4959/I                                        LocalMux                   0      2561               RISE  1       
I__4959/O                                        LocalMux                   330    2890               RISE  1       
I__4960/I                                        InMux                      0      2890               RISE  1       
I__4960/O                                        InMux                      259    3150               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_13_LC_6_4_1/in3  LogicCell40_SEQ_MODE_1000  0      3150               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23959/I                                       ClkMux                     0      154                RISE  1       
I__23959/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_13_LC_6_4_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.6::Path details for port: gpio_pin[14]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[14]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 4350


Data Path Delay                4539
+ Setup Time                    274
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 4350

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[14]:in                                    top                        0      0                  RISE  1       
gpio_pin_iobuf_14_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_14_iopad/DOUT                       IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_14_preio/PADIN                      PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_14_preio/DIN0                       PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__17686/I                                         Odrv12                     0      1207               RISE  1       
I__17686/O                                         Odrv12                     491    1698               RISE  1       
I__17687/I                                         Span12Mux_h                0      1698               RISE  1       
I__17687/O                                         Span12Mux_h                491    2189               RISE  1       
I__17688/I                                         Span12Mux_v                0      2189               RISE  1       
I__17688/O                                         Span12Mux_v                491    2680               RISE  1       
I__17689/I                                         Span12Mux_h                0      2680               RISE  1       
I__17689/O                                         Span12Mux_h                491    3171               RISE  1       
I__17690/I                                         Sp12to4                    0      3171               RISE  1       
I__17690/O                                         Sp12to4                    428    3599               RISE  1       
I__17691/I                                         Span4Mux_v                 0      3599               RISE  1       
I__17691/O                                         Span4Mux_v                 351    3949               RISE  1       
I__17692/I                                         LocalMux                   0      3949               RISE  1       
I__17692/O                                         LocalMux                   330    4279               RISE  1       
I__17693/I                                         InMux                      0      4279               RISE  1       
I__17693/O                                         InMux                      259    4539               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_14_LC_18_10_7/in3  LogicCell40_SEQ_MODE_1000  0      4539               RISE  1       

Capture Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                        ICE_GB                     0      0                  RISE  1794    
I__23656/I                                         gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                         gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                         GlobalMux                  0      0                  RISE  1       
I__23657/O                                         GlobalMux                  154    154                RISE  1       
I__23677/I                                         ClkMux                     0      154                RISE  1       
I__23677/O                                         ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_14_LC_18_10_7/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.7::Path details for port: gpio_pin[15]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[15]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 3515


Data Path Delay                3508
+ Setup Time                    470
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 3515

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[15]:in                                  top                        0      0                  RISE  1       
gpio_pin_iobuf_15_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_15_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_15_preio/PADIN                    PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_15_preio/DIN0                     PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__7028/I                                        Odrv12                     0      1207               RISE  1       
I__7028/O                                        Odrv12                     491    1698               RISE  1       
I__7029/I                                        Span12Mux_v                0      1698               RISE  1       
I__7029/O                                        Span12Mux_v                491    2189               RISE  1       
I__7030/I                                        Sp12to4                    0      2189               RISE  1       
I__7030/O                                        Sp12to4                    428    2617               RISE  1       
I__7031/I                                        Span4Mux_h                 0      2617               RISE  1       
I__7031/O                                        Span4Mux_h                 302    2918               RISE  1       
I__7032/I                                        LocalMux                   0      2918               RISE  1       
I__7032/O                                        LocalMux                   330    3248               RISE  1       
I__7033/I                                        InMux                      0      3248               RISE  1       
I__7033/O                                        InMux                      259    3508               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_15_LC_9_5_3/in0  LogicCell40_SEQ_MODE_1000  0      3508               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23891/I                                       ClkMux                     0      154                RISE  1       
I__23891/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_15_LC_9_5_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.8::Path details for port: gpio_pin[16]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[16]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[16]:in                                                     top                     0      0                  RISE  1       
gpio_pin_iobuf_16_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_16_iopad/DOUT                                        IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_16_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[16])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24040/I                        ClkMux                  0      154                RISE  1       
I__24040/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_16_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.9::Path details for port: gpio_pin[17]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[17]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[17]:in                                                     top                     0      0                  RISE  1       
gpio_pin_iobuf_17_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_17_iopad/DOUT                                        IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_17_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[17])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24042/I                        ClkMux                  0      154                RISE  1       
I__24042/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_17_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.10::Path details for port: gpio_pin[18]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[18]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[18]:in                                                     top                     0      0                  RISE  1       
gpio_pin_iobuf_18_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_18_iopad/DOUT                                        IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_18_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[18])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24045/I                        ClkMux                  0      154                RISE  1       
I__24045/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_18_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.11::Path details for port: gpio_pin[19]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[19]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[19]:in                                                     top                     0      0                  RISE  1       
gpio_pin_iobuf_19_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_19_iopad/DOUT                                        IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_19_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[19])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24045/I                        ClkMux                  0      154                RISE  1       
I__24045/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_19_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.12::Path details for port: gpio_pin[1]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[1]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[1]:in                                                    top                     0      0                  RISE  1       
gpio_pin_iobuf_1_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_1_iopad/DOUT                                       IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_1_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[1])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24039/I                       ClkMux                  0      154                RISE  1       
I__24039/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_1_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.13::Path details for port: gpio_pin[20]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[20]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 4055


Data Path Delay                4048
+ Setup Time                    470
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 4055

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[20]:in                                   top                        0      0                  RISE  1       
gpio_pin_iobuf_20_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_20_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_20_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_20_preio/DIN0                      PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__4766/I                                         Odrv12                     0      1207               RISE  1       
I__4766/O                                         Odrv12                     491    1698               RISE  1       
I__4767/I                                         Span12Mux_v                0      1698               RISE  1       
I__4767/O                                         Span12Mux_v                491    2189               RISE  1       
I__4768/I                                         Span12Mux_h                0      2189               RISE  1       
I__4768/O                                         Span12Mux_h                491    2680               RISE  1       
I__4769/I                                         Sp12to4                    0      2680               RISE  1       
I__4769/O                                         Sp12to4                    428    3108               RISE  1       
I__4770/I                                         Span4Mux_v                 0      3108               RISE  1       
I__4770/O                                         Span4Mux_v                 351    3459               RISE  1       
I__4771/I                                         LocalMux                   0      3459               RISE  1       
I__4771/O                                         LocalMux                   330    3788               RISE  1       
I__4772/I                                         InMux                      0      3788               RISE  1       
I__4772/O                                         InMux                      259    4048               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_20_LC_5_11_7/in0  LogicCell40_SEQ_MODE_1000  0      4048               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  1794    
I__23656/I                                        gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                        gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                        GlobalMux                  0      0                  RISE  1       
I__23657/O                                        GlobalMux                  154    154                RISE  1       
I__23847/I                                        ClkMux                     0      154                RISE  1       
I__23847/O                                        ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_20_LC_5_11_7/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.14::Path details for port: gpio_pin[21]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[21]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[21]:in                                                     top                     0      0                  RISE  1       
gpio_pin_iobuf_21_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_21_iopad/DOUT                                        IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_21_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[21])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24044/I                        ClkMux                  0      154                RISE  1       
I__24044/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_21_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.15::Path details for port: gpio_pin[22]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[22]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[22]:in                                                     top                     0      0                  RISE  1       
gpio_pin_iobuf_22_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_22_iopad/DOUT                                        IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_22_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[22])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24043/I                        ClkMux                  0      154                RISE  1       
I__24043/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_22_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.16::Path details for port: gpio_pin[23]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[23]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[23]:in                                                     top                     0      0                  RISE  1       
gpio_pin_iobuf_23_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_23_iopad/DOUT                                        IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_23_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[23])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24043/I                        ClkMux                  0      154                RISE  1       
I__24043/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_23_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.17::Path details for port: gpio_pin[2]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[2]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[2]:in                                                    top                     0      0                  RISE  1       
gpio_pin_iobuf_2_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_2_iopad/DOUT                                       IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_2_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[2])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24039/I                       ClkMux                  0      154                RISE  1       
I__24039/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_2_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.18::Path details for port: gpio_pin[3]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[3]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 3725


Data Path Delay                3718
+ Setup Time                    470
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 3725

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[3]:in                                  top                        0      0                  RISE  1       
gpio_pin_iobuf_3_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_3_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_3_preio/PADIN                    PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_3_preio/DIN0                     PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__5181/I                                       Odrv12                     0      1207               RISE  1       
I__5181/O                                       Odrv12                     491    1698               RISE  1       
I__5182/I                                       Sp12to4                    0      1698               RISE  1       
I__5182/O                                       Sp12to4                    428    2126               RISE  1       
I__5183/I                                       Span4Mux_h                 0      2126               RISE  1       
I__5183/O                                       Span4Mux_h                 302    2428               RISE  1       
I__5184/I                                       Span4Mux_v                 0      2428               RISE  1       
I__5184/O                                       Span4Mux_v                 351    2778               RISE  1       
I__5185/I                                       Span4Mux_v                 0      2778               RISE  1       
I__5185/O                                       Span4Mux_v                 351    3129               RISE  1       
I__5186/I                                       LocalMux                   0      3129               RISE  1       
I__5186/O                                       LocalMux                   330    3459               RISE  1       
I__5187/I                                       InMux                      0      3459               RISE  1       
I__5187/O                                       InMux                      259    3718               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_3_LC_6_6_0/in0  LogicCell40_SEQ_MODE_1000  0      3718               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                      GlobalMux                  154    154                RISE  1       
I__23924/I                                      ClkMux                     0      154                RISE  1       
I__23924/O                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_3_LC_6_6_0/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.19::Path details for port: gpio_pin[4]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[4]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[4]:in                                                    top                     0      0                  RISE  1       
gpio_pin_iobuf_4_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_4_iopad/DOUT                                       IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_4_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[4])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24038/I                       ClkMux                  0      154                RISE  1       
I__24038/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_4_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.20::Path details for port: gpio_pin[5]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[5]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 3858


Data Path Delay                3851
+ Setup Time                    470
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 3858

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[5]:in                                   top                        0      0                  RISE  1       
gpio_pin_iobuf_5_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_5_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_5_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_5_preio/DIN0                      PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__4747/I                                        Odrv4                      0      1207               RISE  1       
I__4747/O                                        Odrv4                      351    1558               RISE  1       
I__4748/I                                        Span4Mux_v                 0      1558               RISE  1       
I__4748/O                                        Span4Mux_v                 351    1909               RISE  1       
I__4749/I                                        Span4Mux_v                 0      1909               RISE  1       
I__4749/O                                        Span4Mux_v                 351    2259               RISE  1       
I__4750/I                                        Span4Mux_v                 0      2259               RISE  1       
I__4750/O                                        Span4Mux_v                 351    2610               RISE  1       
I__4751/I                                        Span4Mux_v                 0      2610               RISE  1       
I__4751/O                                        Span4Mux_v                 351    2961               RISE  1       
I__4752/I                                        Span4Mux_h                 0      2961               RISE  1       
I__4752/O                                        Span4Mux_h                 302    3262               RISE  1       
I__4753/I                                        LocalMux                   0      3262               RISE  1       
I__4753/O                                        LocalMux                   330    3592               RISE  1       
I__4754/I                                        InMux                      0      3592               RISE  1       
I__4754/O                                        InMux                      259    3851               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_5_LC_5_10_5/in0  LogicCell40_SEQ_MODE_1000  0      3851               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23882/I                                       ClkMux                     0      154                RISE  1       
I__23882/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_5_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.21::Path details for port: gpio_pin[6]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[6]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[6]:in                                                    top                     0      0                  RISE  1       
gpio_pin_iobuf_6_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_6_iopad/DOUT                                       IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_6_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[6])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24037/I                       ClkMux                  0      154                RISE  1       
I__24037/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_6_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.22::Path details for port: gpio_pin[7]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[7]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 2019


Data Path Delay                 590
+ Setup Time                   1892
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2019

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[7]:in                                                    top                     0      0                  RISE  1       
gpio_pin_iobuf_7_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  RISE  1       
gpio_pin_iobuf_7_iopad/DOUT                                       IO_PAD                  590    590                RISE  1       
gpio_pin_iobuf_7_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[7])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24035/I                       ClkMux                  0      154                RISE  1       
I__24035/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_7_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.1.23::Path details for port: gpio_pin[8]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[8]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 3325


Data Path Delay                3318
+ Setup Time                    470
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 3325

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[8]:in                                   top                        0      0                  RISE  1       
gpio_pin_iobuf_8_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_8_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_8_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_8_preio/DIN0                      PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__7993/I                                        Odrv12                     0      1207               RISE  1       
I__7993/O                                        Odrv12                     491    1698               RISE  1       
I__7994/I                                        Sp12to4                    0      1698               RISE  1       
I__7994/O                                        Sp12to4                    428    2126               RISE  1       
I__7995/I                                        Span4Mux_h                 0      2126               RISE  1       
I__7995/O                                        Span4Mux_h                 302    2428               RISE  1       
I__7996/I                                        Span4Mux_h                 0      2428               RISE  1       
I__7996/O                                        Span4Mux_h                 302    2729               RISE  1       
I__7997/I                                        LocalMux                   0      2729               RISE  1       
I__7997/O                                        LocalMux                   330    3059               RISE  1       
I__7998/I                                        InMux                      0      3059               RISE  1       
I__7998/O                                        InMux                      259    3318               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_8_LC_10_5_1/in0  LogicCell40_SEQ_MODE_1000  0      3318               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23874/I                                       ClkMux                     0      154                RISE  1       
I__23874/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_8_LC_10_5_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.24::Path details for port: gpio_pin[9]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[9]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 3718


Data Path Delay                3907
+ Setup Time                    274
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 3718

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[9]:in                                   top                        0      0                  RISE  1       
gpio_pin_iobuf_9_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
gpio_pin_iobuf_9_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
gpio_pin_iobuf_9_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      590                RISE  1       
gpio_pin_iobuf_9_preio/DIN0                      PRE_IO_PIN_TYPE_101001     617    1207               RISE  1       
I__8132/I                                        Odrv12                     0      1207               RISE  1       
I__8132/O                                        Odrv12                     491    1698               RISE  1       
I__8133/I                                        Span12Mux_h                0      1698               RISE  1       
I__8133/O                                        Span12Mux_h                491    2189               RISE  1       
I__8134/I                                        Sp12to4                    0      2189               RISE  1       
I__8134/O                                        Sp12to4                    428    2617               RISE  1       
I__8135/I                                        Span4Mux_v                 0      2617               RISE  1       
I__8135/O                                        Span4Mux_v                 351    2968               RISE  1       
I__8136/I                                        Span4Mux_v                 0      2968               RISE  1       
I__8136/O                                        Span4Mux_v                 351    3318               RISE  1       
I__8137/I                                        LocalMux                   0      3318               RISE  1       
I__8137/O                                        LocalMux                   330    3648               RISE  1       
I__8138/I                                        InMux                      0      3648               RISE  1       
I__8138/O                                        InMux                      259    3907               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_9_LC_10_7_5/in3  LogicCell40_SEQ_MODE_1000  0      3907               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23836/I                                       ClkMux                     0      154                RISE  1       
I__23836/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_9_LC_10_7_5/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.25::Path details for port: pi_spi_ce[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pi_spi_ce[1]
Clock Port        : pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT
Clock Reference   : pi_spi_sck:F
Setup Time        : 8305


Data Path Delay                8340
+ Setup Time                    274
- Capture Clock Path Delay     -309
---------------------------- ------
Setup to Clock                 8305

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_ce[1]                                                    top                        0      0                  RISE  1       
pi_spi_ce_ibuf_1_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  RISE  1       
pi_spi_ce_ibuf_1_iopad/DOUT                                     IO_PAD                     590    590                RISE  1       
pi_spi_ce_ibuf_1_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pi_spi_ce_ibuf_1_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__23231/I                                                      Odrv12                     0      1207               RISE  1       
I__23231/O                                                      Odrv12                     491    1698               RISE  1       
I__23234/I                                                      Sp12to4                    0      1698               RISE  1       
I__23234/O                                                      Sp12to4                    428    2126               RISE  1       
I__23237/I                                                      Span4Mux_v                 0      2126               RISE  1       
I__23237/O                                                      Span4Mux_v                 351    2477               RISE  1       
I__23240/I                                                      Span4Mux_v                 0      2477               RISE  1       
I__23240/O                                                      Span4Mux_v                 351    2827               RISE  1       
I__23245/I                                                      LocalMux                   0      2827               RISE  1       
I__23245/O                                                      LocalMux                   330    3157               RISE  1       
I__23251/I                                                      InMux                      0      3157               RISE  1       
I__23251/O                                                      InMux                      259    3416               RISE  1       
u_mesa_pi_spi.miso_shift_en_RNIBVTQ_LC_16_4_5/in0               LogicCell40_SEQ_MODE_0000  0      3416               RISE  1       
u_mesa_pi_spi.miso_shift_en_RNIBVTQ_LC_16_4_5/lcout             LogicCell40_SEQ_MODE_0000  449    3865               RISE  1       
I__14764/I                                                      Odrv4                      0      3865               RISE  1       
I__14764/O                                                      Odrv4                      351    4216               RISE  1       
I__14765/I                                                      Span4Mux_h                 0      4216               RISE  1       
I__14765/O                                                      Span4Mux_h                 302    4518               RISE  1       
I__14766/I                                                      Span4Mux_h                 0      4518               RISE  1       
I__14766/O                                                      Span4Mux_h                 302    4819               RISE  1       
I__14767/I                                                      Span4Mux_h                 0      4819               RISE  1       
I__14767/O                                                      Span4Mux_h                 302    5121               RISE  1       
I__14768/I                                                      Span4Mux_h                 0      5121               RISE  1       
I__14768/O                                                      Span4Mux_h                 302    5422               RISE  1       
I__14769/I                                                      Span4Mux_s3_h              0      5422               RISE  1       
I__14769/O                                                      Span4Mux_s3_h              231    5654               RISE  1       
I__14770/I                                                      IoSpan4Mux                 0      5654               RISE  1       
I__14770/O                                                      IoSpan4Mux                 288    5941               RISE  1       
I__14771/I                                                      LocalMux                   0      5941               RISE  1       
I__14771/O                                                      LocalMux                   330    6271               RISE  1       
I__14772/I                                                      IoInMux                    0      6271               RISE  1       
I__14772/O                                                      IoInMux                    259    6530               RISE  1       
u_mesa_pi_spi.miso_shift_en_RNIBVTQ_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      6530               RISE  1       
u_mesa_pi_spi.miso_shift_en_RNIBVTQ_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    7148               RISE  71      
I__22924/I                                                      gio2CtrlBuf                0      7148               RISE  1       
I__22924/O                                                      gio2CtrlBuf                0      7148               RISE  1       
I__22925/I                                                      GlobalMux                  0      7148               RISE  1       
I__22925/O                                                      GlobalMux                  154    7302               RISE  1       
I__22926/I                                                      Glb2LocalMux               0      7302               RISE  1       
I__22926/O                                                      Glb2LocalMux               449    7751               RISE  1       
I__22963/I                                                      LocalMux                   0      7751               RISE  1       
I__22963/O                                                      LocalMux                   330    8080               RISE  1       
I__22994/I                                                      InMux                      0      8080               RISE  1       
I__22994/O                                                      InMux                      259    8340               RISE  1       
u_mesa_pi_spi.miso_sr_16_LC_1_12_0/in3                          LogicCell40_SEQ_MODE_1011  0      8340               RISE  1       

Capture Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  FALL  81      
I__23149/I                                   gio2CtrlBuf                0      0                  FALL  1       
I__23149/O                                   gio2CtrlBuf                0      0                  FALL  1       
I__23150/I                                   GlobalMux                  0      0                  FALL  1       
I__23150/O                                   GlobalMux                  77     77                 FALL  1       
I__23221/I                                   ClkMux                     0      77                 FALL  1       
I__23221/O                                   ClkMux                     231    309                FALL  1       
INVu_mesa_pi_spi.miso_sr_16C/I               INV                        0      309                FALL  1       
INVu_mesa_pi_spi.miso_sr_16C/O               INV                        0      309                RISE  1       
u_mesa_pi_spi.miso_sr_16_LC_1_12_0/clk       LogicCell40_SEQ_MODE_1011  0      309                RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pi_spi_ce[1]
Clock Port        : pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT
Clock Reference   : pi_spi_sck:R
Setup Time        : 5836


Data Path Delay                6299
+ Setup Time                      0
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 5836

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_ce[1]                                   top                        0      0                  RISE  1       
pi_spi_ce_ibuf_1_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
pi_spi_ce_ibuf_1_iopad/DOUT                    IO_PAD                     590    590                RISE  1       
pi_spi_ce_ibuf_1_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pi_spi_ce_ibuf_1_preio/DIN0                    PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__23231/I                                     Odrv12                     0      1207               RISE  1       
I__23231/O                                     Odrv12                     491    1698               RISE  1       
I__23234/I                                     Sp12to4                    0      1698               RISE  1       
I__23234/O                                     Sp12to4                    428    2126               RISE  1       
I__23237/I                                     Span4Mux_v                 0      2126               RISE  1       
I__23237/O                                     Span4Mux_v                 351    2477               RISE  1       
I__23240/I                                     Span4Mux_v                 0      2477               RISE  1       
I__23240/O                                     Span4Mux_v                 351    2827               RISE  1       
I__23245/I                                     LocalMux                   0      2827               RISE  1       
I__23245/O                                     LocalMux                   330    3157               RISE  1       
I__23252/I                                     InMux                      0      3157               RISE  1       
I__23252/O                                     InMux                      259    3416               RISE  1       
u_mesa_pi_spi.nib_sr_sbtinv_2_LC_16_4_6/in3    LogicCell40_SEQ_MODE_0000  0      3416               RISE  1       
u_mesa_pi_spi.nib_sr_sbtinv_2_LC_16_4_6/lcout  LogicCell40_SEQ_MODE_0000  288    3704               FALL  3       
I__23305/I                                     Odrv12                     0      3704               FALL  1       
I__23305/O                                     Odrv12                     540    4244               FALL  1       
I__23306/I                                     Sp12to4                    0      4244               FALL  1       
I__23306/O                                     Sp12to4                    449    4693               FALL  1       
I__23307/I                                     Span4Mux_v                 0      4693               FALL  1       
I__23307/O                                     Span4Mux_v                 372    5065               FALL  1       
I__23308/I                                     Span4Mux_v                 0      5065               FALL  1       
I__23308/O                                     Span4Mux_v                 372    5436               FALL  1       
I__23309/I                                     LocalMux                   0      5436               FALL  1       
I__23309/O                                     LocalMux                   309    5745               FALL  1       
I__23310/I                                     CEMux                      0      5745               FALL  1       
I__23310/O                                     CEMux                      554    6299               FALL  1       
u_mesa_pi_spi.nib_sr_e_0_2_LC_24_12_2/ce       LogicCell40_SEQ_MODE_1000  0      6299               FALL  1       

Capture Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  81      
I__23149/I                                   gio2CtrlBuf                0      0                  RISE  1       
I__23149/O                                   gio2CtrlBuf                0      0                  RISE  1       
I__23150/I                                   GlobalMux                  0      0                  RISE  1       
I__23150/O                                   GlobalMux                  154    154                RISE  1       
I__23218/I                                   ClkMux                     0      154                RISE  1       
I__23218/O                                   ClkMux                     309    463                RISE  1       
u_mesa_pi_spi.nib_sr_e_0_2_LC_24_12_2/clk    LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pi_spi_ce[1]
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 5507


Data Path Delay                5696
+ Setup Time                    274
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 5507

Data Path
pin name                                                               model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_ce[1]                                                           top                        0      0                  RISE  1       
pi_spi_ce_ibuf_1_iopad/PACKAGEPIN:in                                   IO_PAD                     0      0                  RISE  1       
pi_spi_ce_ibuf_1_iopad/DOUT                                            IO_PAD                     590    590                RISE  1       
pi_spi_ce_ibuf_1_preio/PADIN                                           PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pi_spi_ce_ibuf_1_preio/DIN0                                            PRE_IO_PIN_TYPE_000001     463    1053               FALL  1       
I__23232/I                                                             Odrv12                     0      1053               FALL  1       
I__23232/O                                                             Odrv12                     540    1593               FALL  1       
I__23235/I                                                             Span12Mux_h                0      1593               FALL  1       
I__23235/O                                                             Span12Mux_h                540    2133               FALL  1       
I__23238/I                                                             Span12Mux_h                0      2133               FALL  1       
I__23238/O                                                             Span12Mux_h                540    2673               FALL  1       
I__23241/I                                                             Span12Mux_v                0      2673               FALL  1       
I__23241/O                                                             Span12Mux_v                540    3213               FALL  1       
I__23247/I                                                             Span12Mux_v                0      3213               FALL  1       
I__23247/O                                                             Span12Mux_v                540    3753               FALL  1       
I__23254/I                                                             Sp12to4                    0      3753               FALL  1       
I__23254/O                                                             Sp12to4                    449    4202               FALL  1       
I__23258/I                                                             LocalMux                   0      4202               FALL  1       
I__23258/O                                                             LocalMux                   309    4511               FALL  1       
I__23261/I                                                             InMux                      0      4511               FALL  1       
I__23261/O                                                             InMux                      217    4728               FALL  1       
I__23267/I                                                             CascadeMux                 0      4728               FALL  1       
I__23267/O                                                             CascadeMux                 0      4728               FALL  1       
u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_0_LC_1_15_3/in2    LogicCell40_SEQ_MODE_0000  0      4728               FALL  1       
u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_0000  379    5107               RISE  1       
I__3655/I                                                              LocalMux                   0      5107               RISE  1       
I__3655/O                                                              LocalMux                   330    5436               RISE  1       
I__3656/I                                                              InMux                      0      5436               RISE  1       
I__3656/O                                                              InMux                      259    5696               RISE  1       
u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_LC_1_16_4/in3          LogicCell40_SEQ_MODE_1000  0      5696               RISE  1       

Capture Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__24004/I                                                     ClkMux                     0      154                RISE  1       
I__24004/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_LC_1_16_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.1.26::Path details for port: pi_spi_mosi
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pi_spi_mosi
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Setup Time        : 5338


Data Path Delay                5527
+ Setup Time                    274
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 5338

Data Path
pin name                                                               model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_mosi                                                            top                        0      0                  RISE  1       
pi_spi_mosi_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                     0      0                  RISE  1       
pi_spi_mosi_ibuf_iopad/DOUT                                            IO_PAD                     590    590                RISE  1       
pi_spi_mosi_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pi_spi_mosi_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001     463    1053               FALL  1       
I__23290/I                                                             Odrv12                     0      1053               FALL  1       
I__23290/O                                                             Odrv12                     540    1593               FALL  1       
I__23292/I                                                             Span12Mux_h                0      1593               FALL  1       
I__23292/O                                                             Span12Mux_h                540    2133               FALL  1       
I__23295/I                                                             Span12Mux_v                0      2133               FALL  1       
I__23295/O                                                             Span12Mux_v                540    2673               FALL  1       
I__23298/I                                                             Span12Mux_h                0      2673               FALL  1       
I__23298/O                                                             Span12Mux_h                540    3213               FALL  1       
I__23300/I                                                             Sp12to4                    0      3213               FALL  1       
I__23300/O                                                             Sp12to4                    449    3662               FALL  1       
I__23301/I                                                             Span4Mux_v                 0      3662               FALL  1       
I__23301/O                                                             Span4Mux_v                 372    4034               FALL  1       
I__23302/I                                                             LocalMux                   0      4034               FALL  1       
I__23302/O                                                             LocalMux                   309    4342               FALL  1       
I__23303/I                                                             InMux                      0      4342               FALL  1       
I__23303/O                                                             InMux                      217    4560               FALL  1       
I__23304/I                                                             CascadeMux                 0      4560               FALL  1       
I__23304/O                                                             CascadeMux                 0      4560               FALL  1       
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0_LC_1_20_5/in2    LogicCell40_SEQ_MODE_0000  0      4560               FALL  1       
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0_LC_1_20_5/lcout  LogicCell40_SEQ_MODE_0000  379    4938               RISE  1       
I__3738/I                                                              LocalMux                   0      4938               RISE  1       
I__3738/O                                                              LocalMux                   330    5268               RISE  1       
I__3739/I                                                              InMux                      0      5268               RISE  1       
I__3739/O                                                              InMux                      259    5527               RISE  1       
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_LC_1_20_4/in3          LogicCell40_SEQ_MODE_1000  0      5527               RISE  1       

Capture Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__24032/I                                                     ClkMux                     0      154                RISE  1       
I__24032/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_LC_1_20_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pi_spi_mosi
Clock Port        : pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT
Clock Reference   : pi_spi_sck:R
Setup Time        : 2407


Data Path Delay                2498
+ Setup Time                    372
- Capture Clock Path Delay     -463
---------------------------- ------
Setup to Clock                 2407

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_mosi                                top                        0      0                  RISE  1       
pi_spi_mosi_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
pi_spi_mosi_ibuf_iopad/DOUT                IO_PAD                     590    590                RISE  1       
pi_spi_mosi_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pi_spi_mosi_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__23289/I                                 Odrv4                      0      1207               RISE  1       
I__23289/O                                 Odrv4                      351    1558               RISE  1       
I__23291/I                                 Span4Mux_v                 0      1558               RISE  1       
I__23291/O                                 Span4Mux_v                 351    1909               RISE  1       
I__23294/I                                 LocalMux                   0      1909               RISE  1       
I__23294/O                                 LocalMux                   330    2238               RISE  1       
I__23297/I                                 InMux                      0      2238               RISE  1       
I__23297/O                                 InMux                      259    2498               RISE  1       
I__23299/I                                 CascadeMux                 0      2498               RISE  1       
I__23299/O                                 CascadeMux                 0      2498               RISE  1       
u_mesa_pi_spi.mosi_nib_d_0_LC_24_13_0/in2  LogicCell40_SEQ_MODE_1000  0      2498               RISE  1       

Capture Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  81      
I__23149/I                                   gio2CtrlBuf                0      0                  RISE  1       
I__23149/O                                   gio2CtrlBuf                0      0                  RISE  1       
I__23150/I                                   GlobalMux                  0      0                  RISE  1       
I__23150/O                                   GlobalMux                  154    154                RISE  1       
I__23220/I                                   ClkMux                     0      154                RISE  1       
I__23220/O                                   ClkMux                     309    463                RISE  1       
u_mesa_pi_spi.mosi_nib_d_0_LC_24_13_0/clk    LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: gpio_pin[0]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[0]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7136


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6133
---------------------------- ------
Clock To Out Delay             7136

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__24024/I                                                     ClkMux                     0      154                RISE  1       
I__24024/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_LC_3_20_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_LC_3_20_4/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__4356/I                                                        Odrv4                      0      1003               RISE  1       
I__4356/O                                                        Odrv4                      351    1354               RISE  1       
I__4357/I                                                        Span4Mux_v                 0      1354               RISE  1       
I__4357/O                                                        Span4Mux_v                 351    1704               RISE  1       
I__4358/I                                                        Span4Mux_s2_v              0      1704               RISE  1       
I__4358/O                                                        Span4Mux_s2_v              252    1957               RISE  1       
I__4359/I                                                        LocalMux                   0      1957               RISE  1       
I__4359/O                                                        LocalMux                   330    2286               RISE  1       
I__4360/I                                                        IoInMux                    0      2286               RISE  1       
I__4360/O                                                        IoInMux                    259    2546               RISE  1       
gpio_pin_iobuf_0_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      2546               RISE  1       
gpio_pin_iobuf_0_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   4783               FALL  1       
gpio_pin_iobuf_0_iopad/DIN                                       IO_PAD                     0      4783               FALL  1       
gpio_pin_iobuf_0_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7136               FALL  1       
gpio_pin[0]:out                                                  top                        0      7136               FALL  1       

6.2.2::Path details for port: gpio_pin[10]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[10]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7578


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6575
---------------------------- ------
Clock To Out Delay             7578

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__23811/I                                                       ClkMux                     0      154                RISE  1       
I__23811/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_LC_14_5_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_LC_14_5_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__20027/I                                                         Odrv12                     0      1003               RISE  1       
I__20027/O                                                         Odrv12                     491    1494               RISE  1       
I__20028/I                                                         LocalMux                   0      1494               RISE  1       
I__20028/O                                                         LocalMux                   330    1823               RISE  1       
I__20029/I                                                         InMux                      0      1823               RISE  1       
I__20029/O                                                         InMux                      259    2083               RISE  1       
gpio_pin_iobuf_RNO_10_LC_20_5_7/in0                                LogicCell40_SEQ_MODE_0000  0      2083               RISE  1       
gpio_pin_iobuf_RNO_10_LC_20_5_7/lcout                              LogicCell40_SEQ_MODE_0000  449    2532               RISE  1       
I__20019/I                                                         Odrv4                      0      2532               RISE  1       
I__20019/O                                                         Odrv4                      351    2883               RISE  1       
I__20020/I                                                         Span4Mux_h                 0      2883               RISE  1       
I__20020/O                                                         Span4Mux_h                 302    3184               RISE  1       
I__20021/I                                                         Span4Mux_v                 0      3184               RISE  1       
I__20021/O                                                         Span4Mux_v                 351    3535               RISE  1       
I__20022/I                                                         Span4Mux_v                 0      3535               RISE  1       
I__20022/O                                                         Span4Mux_v                 351    3885               RISE  1       
I__20023/I                                                         Span4Mux_s2_v              0      3885               RISE  1       
I__20023/O                                                         Span4Mux_s2_v              252    4138               RISE  1       
I__20024/I                                                         IoSpan4Mux                 0      4138               RISE  1       
I__20024/O                                                         IoSpan4Mux                 288    4425               RISE  1       
I__20025/I                                                         LocalMux                   0      4425               RISE  1       
I__20025/O                                                         LocalMux                   330    4755               RISE  1       
I__20026/I                                                         IoInMux                    0      4755               RISE  1       
I__20026/O                                                         IoInMux                    259    5015               RISE  1       
gpio_pin_iobuf_10_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101001     0      5015               RISE  1       
gpio_pin_iobuf_10_preio/PADOEN                                     PRE_IO_PIN_TYPE_101001     210    5225               FALL  1       
gpio_pin_iobuf_10_iopad/OE                                         IO_PAD                     0      5225               FALL  1       
gpio_pin_iobuf_10_iopad/PACKAGEPIN:out                             IO_PAD                     2353   7578               FALL  1       
gpio_pin[10]:out                                                   top                        0      7578               FALL  1       

6.2.3::Path details for port: gpio_pin[11]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[11]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7438


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6435
---------------------------- ------
Clock To Out Delay             7438

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23863/I                                                      ClkMux                     0      154                RISE  1       
I__23863/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_LC_13_3_6/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__11173/I                                                        Odrv4                      0      1003               RISE  1       
I__11173/O                                                        Odrv4                      351    1354               RISE  1       
I__11174/I                                                        Span4Mux_v                 0      1354               RISE  1       
I__11174/O                                                        Span4Mux_v                 351    1704               RISE  1       
I__11175/I                                                        Span4Mux_v                 0      1704               RISE  1       
I__11175/O                                                        Span4Mux_v                 351    2055               RISE  1       
I__11176/I                                                        Span4Mux_s0_v              0      2055               RISE  1       
I__11176/O                                                        Span4Mux_s0_v              203    2258               RISE  1       
I__11177/I                                                        LocalMux                   0      2258               RISE  1       
I__11177/O                                                        LocalMux                   330    2588               RISE  1       
I__11178/I                                                        IoInMux                    0      2588               RISE  1       
I__11178/O                                                        IoInMux                    259    2847               RISE  1       
gpio_pin_iobuf_11_preio/DOUT0                                     PRE_IO_PIN_TYPE_101001     0      2847               RISE  1       
gpio_pin_iobuf_11_preio/PADOUT                                    PRE_IO_PIN_TYPE_101001     2237   5085               FALL  1       
gpio_pin_iobuf_11_iopad/DIN                                       IO_PAD                     0      5085               FALL  1       
gpio_pin_iobuf_11_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7438               FALL  1       
gpio_pin[11]:out                                                  top                        0      7438               FALL  1       

6.2.4::Path details for port: gpio_pin[12]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[12]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7438


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6435
---------------------------- ------
Clock To Out Delay             7438

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23898/I                                                      ClkMux                     0      154                RISE  1       
I__23898/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_LC_13_1_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_LC_13_1_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__11166/I                                                        Odrv4                      0      1003               RISE  1       
I__11166/O                                                        Odrv4                      351    1354               RISE  1       
I__11167/I                                                        Span4Mux_v                 0      1354               RISE  1       
I__11167/O                                                        Span4Mux_v                 351    1704               RISE  1       
I__11168/I                                                        Span4Mux_h                 0      1704               RISE  1       
I__11168/O                                                        Span4Mux_h                 302    2006               RISE  1       
I__11169/I                                                        Span4Mux_s2_v              0      2006               RISE  1       
I__11169/O                                                        Span4Mux_s2_v              252    2258               RISE  1       
I__11170/I                                                        LocalMux                   0      2258               RISE  1       
I__11170/O                                                        LocalMux                   330    2588               RISE  1       
I__11171/I                                                        IoInMux                    0      2588               RISE  1       
I__11171/O                                                        IoInMux                    259    2847               RISE  1       
gpio_pin_iobuf_12_preio/DOUT0                                     PRE_IO_PIN_TYPE_101001     0      2847               RISE  1       
gpio_pin_iobuf_12_preio/PADOUT                                    PRE_IO_PIN_TYPE_101001     2237   5085               FALL  1       
gpio_pin_iobuf_12_iopad/DIN                                       IO_PAD                     0      5085               FALL  1       
gpio_pin_iobuf_12_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7438               FALL  1       
gpio_pin[12]:out                                                  top                        0      7438               FALL  1       

6.2.5::Path details for port: gpio_pin[13]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[13]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6681


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5678
---------------------------- ------
Clock To Out Delay             6681

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23978/I                                                      ClkMux                     0      154                RISE  1       
I__23978/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_LC_8_1_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_LC_8_1_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__8824/I                                                         Odrv4                      0      1003               RISE  1       
I__8824/O                                                         Odrv4                      351    1354               RISE  1       
I__8825/I                                                         Span4Mux_h                 0      1354               RISE  1       
I__8825/O                                                         Span4Mux_h                 302    1655               RISE  1       
I__8826/I                                                         LocalMux                   0      1655               RISE  1       
I__8826/O                                                         LocalMux                   330    1985               RISE  1       
I__8827/I                                                         InMux                      0      1985               RISE  1       
I__8827/O                                                         InMux                      259    2244               RISE  1       
gpio_pin_iobuf_RNO_13_LC_11_1_3/in3                               LogicCell40_SEQ_MODE_0000  0      2244               RISE  1       
gpio_pin_iobuf_RNO_13_LC_11_1_3/lcout                             LogicCell40_SEQ_MODE_0000  316    2560               RISE  1       
I__8819/I                                                         Odrv4                      0      2560               RISE  1       
I__8819/O                                                         Odrv4                      351    2911               RISE  1       
I__8820/I                                                         Span4Mux_h                 0      2911               RISE  1       
I__8820/O                                                         Span4Mux_h                 302    3212               RISE  1       
I__8821/I                                                         Span4Mux_s3_v              0      3212               RISE  1       
I__8821/O                                                         Span4Mux_s3_v              316    3528               RISE  1       
I__8822/I                                                         LocalMux                   0      3528               RISE  1       
I__8822/O                                                         LocalMux                   330    3857               RISE  1       
I__8823/I                                                         IoInMux                    0      3857               RISE  1       
I__8823/O                                                         IoInMux                    259    4117               RISE  1       
gpio_pin_iobuf_13_preio/OUTPUTENABLE                              PRE_IO_PIN_TYPE_101001     0      4117               RISE  1       
gpio_pin_iobuf_13_preio/PADOEN                                    PRE_IO_PIN_TYPE_101001     210    4327               FALL  1       
gpio_pin_iobuf_13_iopad/OE                                        IO_PAD                     0      4327               FALL  1       
gpio_pin_iobuf_13_iopad/PACKAGEPIN:out                            IO_PAD                     2353   6681               FALL  1       
gpio_pin[13]:out                                                  top                        0      6681               FALL  1       

6.2.6::Path details for port: gpio_pin[14]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[14]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7747


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6744
---------------------------- ------
Clock To Out Delay             7747

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23860/I                                                      ClkMux                     0      154                RISE  1       
I__23860/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_LC_12_4_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_LC_12_4_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__9944/I                                                         Odrv4                      0      1003               FALL  1       
I__9944/O                                                         Odrv4                      372    1375               FALL  1       
I__9945/I                                                         Span4Mux_v                 0      1375               FALL  1       
I__9945/O                                                         Span4Mux_v                 372    1746               FALL  1       
I__9946/I                                                         Span4Mux_h                 0      1746               FALL  1       
I__9946/O                                                         Span4Mux_h                 316    2062               FALL  1       
I__9947/I                                                         Span4Mux_h                 0      2062               FALL  1       
I__9947/O                                                         Span4Mux_h                 316    2378               FALL  1       
I__9948/I                                                         Span4Mux_s2_v              0      2378               FALL  1       
I__9948/O                                                         Span4Mux_s2_v              252    2630               FALL  1       
I__9949/I                                                         LocalMux                   0      2630               FALL  1       
I__9949/O                                                         LocalMux                   309    2939               FALL  1       
I__9950/I                                                         IoInMux                    0      2939               FALL  1       
I__9950/O                                                         IoInMux                    217    3156               FALL  1       
gpio_pin_iobuf_14_preio/DOUT0                                     PRE_IO_PIN_TYPE_101001     0      3156               FALL  1       
gpio_pin_iobuf_14_preio/PADOUT                                    PRE_IO_PIN_TYPE_101001     2237   5393               FALL  1       
gpio_pin_iobuf_14_iopad/DIN                                       IO_PAD                     0      5393               FALL  1       
gpio_pin_iobuf_14_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7747               FALL  1       
gpio_pin[14]:out                                                  top                        0      7747               FALL  1       

6.2.7::Path details for port: gpio_pin[15]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[15]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 8259


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              7256
---------------------------- ------
Clock To Out Delay             8259

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__23754/I                                                       ClkMux                     0      154                RISE  1       
I__23754/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_LC_12_10_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_LC_12_10_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__10361/I                                                         Odrv4                      0      1003               FALL  1       
I__10361/O                                                         Odrv4                      372    1375               FALL  1       
I__10362/I                                                         Span4Mux_h                 0      1375               FALL  1       
I__10362/O                                                         Span4Mux_h                 316    1690               FALL  1       
I__10363/I                                                         Span4Mux_v                 0      1690               FALL  1       
I__10363/O                                                         Span4Mux_v                 372    2062               FALL  1       
I__10364/I                                                         Span4Mux_v                 0      2062               FALL  1       
I__10364/O                                                         Span4Mux_v                 372    2434               FALL  1       
I__10365/I                                                         Span4Mux_v                 0      2434               FALL  1       
I__10365/O                                                         Span4Mux_v                 372    2805               FALL  1       
I__10366/I                                                         Span4Mux_s3_v              0      2805               FALL  1       
I__10366/O                                                         Span4Mux_s3_v              337    3142               FALL  1       
I__10367/I                                                         LocalMux                   0      3142               FALL  1       
I__10367/O                                                         LocalMux                   309    3451               FALL  1       
I__10368/I                                                         IoInMux                    0      3451               FALL  1       
I__10368/O                                                         IoInMux                    217    3668               FALL  1       
gpio_pin_iobuf_15_preio/DOUT0                                      PRE_IO_PIN_TYPE_101001     0      3668               FALL  1       
gpio_pin_iobuf_15_preio/PADOUT                                     PRE_IO_PIN_TYPE_101001     2237   5905               FALL  1       
gpio_pin_iobuf_15_iopad/DIN                                        IO_PAD                     0      5905               FALL  1       
gpio_pin_iobuf_15_iopad/PACKAGEPIN:out                             IO_PAD                     2353   8259               FALL  1       
gpio_pin[15]:out                                                   top                        0      8259               FALL  1       

6.2.8::Path details for port: gpio_pin[16]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[16]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 8160


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              7157
---------------------------- ------
Clock To Out Delay             8160

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__23899/I                                                     ClkMux                     0      154                RISE  1       
I__23899/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_LC_5_9_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__4726/I                                                        Odrv12                     0      1003               FALL  1       
I__4726/O                                                        Odrv12                     540    1543               FALL  1       
I__4727/I                                                        Span12Mux_v                0      1543               FALL  1       
I__4727/O                                                        Span12Mux_v                540    2083               FALL  1       
I__4728/I                                                        Sp12to4                    0      2083               FALL  1       
I__4728/O                                                        Sp12to4                    449    2532               FALL  1       
I__4729/I                                                        Span4Mux_s0_v              0      2532               FALL  1       
I__4729/O                                                        Span4Mux_s0_v              189    2721               FALL  1       
I__4730/I                                                        IoSpan4Mux                 0      2721               FALL  1       
I__4730/O                                                        IoSpan4Mux                 323    3044               FALL  1       
I__4731/I                                                        LocalMux                   0      3044               FALL  1       
I__4731/O                                                        LocalMux                   309    3352               FALL  1       
I__4732/I                                                        IoInMux                    0      3352               FALL  1       
I__4732/O                                                        IoInMux                    217    3570               FALL  1       
gpio_pin_iobuf_16_preio/DOUT0                                    PRE_IO_PIN_TYPE_101000     0      3570               FALL  1       
gpio_pin_iobuf_16_preio/PADOUT                                   PRE_IO_PIN_TYPE_101000     2237   5807               FALL  1       
gpio_pin_iobuf_16_iopad/DIN                                      IO_PAD                     0      5807               FALL  1       
gpio_pin_iobuf_16_iopad/PACKAGEPIN:out                           IO_PAD                     2353   8160               FALL  1       
gpio_pin[16]:out                                                 top                        0      8160               FALL  1       

6.2.9::Path details for port: gpio_pin[17]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[17]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 8553


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              7550
---------------------------- ------
Clock To Out Delay             8553

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23936/I                                                      ClkMux                     0      154                RISE  1       
I__23936/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_LC_3_9_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_LC_3_9_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__8802/I                                                         Odrv12                     0      1003               FALL  1       
I__8802/O                                                         Odrv12                     540    1543               FALL  1       
I__8803/I                                                         Span12Mux_h                0      1543               FALL  1       
I__8803/O                                                         Span12Mux_h                540    2083               FALL  1       
I__8804/I                                                         Sp12to4                    0      2083               FALL  1       
I__8804/O                                                         Sp12to4                    449    2532               FALL  1       
I__8805/I                                                         Span4Mux_v                 0      2532               FALL  1       
I__8805/O                                                         Span4Mux_v                 372    2904               FALL  1       
I__8806/I                                                         LocalMux                   0      2904               FALL  1       
I__8806/O                                                         LocalMux                   309    3212               FALL  1       
I__8807/I                                                         InMux                      0      3212               FALL  1       
I__8807/O                                                         InMux                      217    3430               FALL  1       
gpio_pin_iobuf_RNO_17_LC_11_1_7/in0                               LogicCell40_SEQ_MODE_0000  0      3430               FALL  1       
gpio_pin_iobuf_RNO_17_LC_11_1_7/lcout                             LogicCell40_SEQ_MODE_0000  449    3878               RISE  1       
I__8796/I                                                         Odrv12                     0      3878               RISE  1       
I__8796/O                                                         Odrv12                     491    4369               RISE  1       
I__8797/I                                                         Sp12to4                    0      4369               RISE  1       
I__8797/O                                                         Sp12to4                    428    4797               RISE  1       
I__8798/I                                                         Span4Mux_v                 0      4797               RISE  1       
I__8798/O                                                         Span4Mux_v                 351    5148               RISE  1       
I__8799/I                                                         Span4Mux_s2_v              0      5148               RISE  1       
I__8799/O                                                         Span4Mux_s2_v              252    5400               RISE  1       
I__8800/I                                                         LocalMux                   0      5400               RISE  1       
I__8800/O                                                         LocalMux                   330    5730               RISE  1       
I__8801/I                                                         IoInMux                    0      5730               RISE  1       
I__8801/O                                                         IoInMux                    259    5989               RISE  1       
gpio_pin_iobuf_17_preio/OUTPUTENABLE                              PRE_IO_PIN_TYPE_101000     0      5989               RISE  1       
gpio_pin_iobuf_17_preio/PADOEN                                    PRE_IO_PIN_TYPE_101000     210    6200               FALL  1       
gpio_pin_iobuf_17_iopad/OE                                        IO_PAD                     0      6200               FALL  1       
gpio_pin_iobuf_17_iopad/PACKAGEPIN:out                            IO_PAD                     2353   8553               FALL  1       
gpio_pin[17]:out                                                  top                        0      8553               FALL  1       

6.2.10::Path details for port: gpio_pin[18]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[18]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7747


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6744
---------------------------- ------
Clock To Out Delay             7747

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23923/I                                                      ClkMux                     0      154                RISE  1       
I__23923/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_out_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_out_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3522/I                                                         Odrv12                     0      1003               FALL  1       
I__3522/O                                                         Odrv12                     540    1543               FALL  1       
I__3523/I                                                         Span12Mux_s7_v             0      1543               FALL  1       
I__3523/O                                                         Span12Mux_s7_v             316    1859               FALL  1       
I__3524/I                                                         Sp12to4                    0      1859               FALL  1       
I__3524/O                                                         Sp12to4                    449    2307               FALL  1       
I__3525/I                                                         IoSpan4Mux                 0      2307               FALL  1       
I__3525/O                                                         IoSpan4Mux                 323    2630               FALL  1       
I__3526/I                                                         LocalMux                   0      2630               FALL  1       
I__3526/O                                                         LocalMux                   309    2939               FALL  1       
I__3527/I                                                         IoInMux                    0      2939               FALL  1       
I__3527/O                                                         IoInMux                    217    3156               FALL  1       
gpio_pin_iobuf_18_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      3156               FALL  1       
gpio_pin_iobuf_18_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   5393               FALL  1       
gpio_pin_iobuf_18_iopad/DIN                                       IO_PAD                     0      5393               FALL  1       
gpio_pin_iobuf_18_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7747               FALL  1       
gpio_pin[18]:out                                                  top                        0      7747               FALL  1       

6.2.11::Path details for port: gpio_pin[19]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[19]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7943


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6940
---------------------------- ------
Clock To Out Delay             7943

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23934/I                                                      ClkMux                     0      154                RISE  1       
I__23934/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_out_LC_2_10_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_out_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3891/I                                                         Odrv4                      0      1003               FALL  1       
I__3891/O                                                         Odrv4                      372    1375               FALL  1       
I__3892/I                                                         Span4Mux_v                 0      1375               FALL  1       
I__3892/O                                                         Span4Mux_v                 372    1746               FALL  1       
I__3893/I                                                         Span4Mux_v                 0      1746               FALL  1       
I__3893/O                                                         Span4Mux_v                 372    2118               FALL  1       
I__3894/I                                                         Span4Mux_v                 0      2118               FALL  1       
I__3894/O                                                         Span4Mux_v                 372    2490               FALL  1       
I__3895/I                                                         Span4Mux_s3_v              0      2490               FALL  1       
I__3895/O                                                         Span4Mux_s3_v              337    2826               FALL  1       
I__3896/I                                                         LocalMux                   0      2826               FALL  1       
I__3896/O                                                         LocalMux                   309    3135               FALL  1       
I__3897/I                                                         IoInMux                    0      3135               FALL  1       
I__3897/O                                                         IoInMux                    217    3352               FALL  1       
gpio_pin_iobuf_19_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      3352               FALL  1       
gpio_pin_iobuf_19_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   5590               FALL  1       
gpio_pin_iobuf_19_iopad/DIN                                       IO_PAD                     0      5590               FALL  1       
gpio_pin_iobuf_19_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7943               FALL  1       
gpio_pin[19]:out                                                  top                        0      7943               FALL  1       

6.2.12::Path details for port: gpio_pin[1]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[1]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7487


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6484
---------------------------- ------
Clock To Out Delay             7487

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__24004/I                                                     ClkMux                     0      154                RISE  1       
I__24004/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_LC_1_16_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__3649/I                                                        Odrv4                      0      1003               RISE  1       
I__3649/O                                                        Odrv4                      351    1354               RISE  1       
I__3650/I                                                        Span4Mux_v                 0      1354               RISE  1       
I__3650/O                                                        Span4Mux_v                 351    1704               RISE  1       
I__3651/I                                                        Span4Mux_v                 0      1704               RISE  1       
I__3651/O                                                        Span4Mux_v                 351    2055               RISE  1       
I__3652/I                                                        Span4Mux_s2_v              0      2055               RISE  1       
I__3652/O                                                        Span4Mux_s2_v              252    2307               RISE  1       
I__3653/I                                                        LocalMux                   0      2307               RISE  1       
I__3653/O                                                        LocalMux                   330    2637               RISE  1       
I__3654/I                                                        IoInMux                    0      2637               RISE  1       
I__3654/O                                                        IoInMux                    259    2897               RISE  1       
gpio_pin_iobuf_1_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      2897               RISE  1       
gpio_pin_iobuf_1_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   5134               FALL  1       
gpio_pin_iobuf_1_iopad/DIN                                       IO_PAD                     0      5134               FALL  1       
gpio_pin_iobuf_1_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7487               FALL  1       
gpio_pin[1]:out                                                  top                        0      7487               FALL  1       

6.2.13::Path details for port: gpio_pin[20]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[20]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7564


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6561
---------------------------- ------
Clock To Out Delay             7564

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23980/I                                                      ClkMux                     0      154                RISE  1       
I__23980/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_LC_1_14_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_LC_1_14_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3586/I                                                         Odrv12                     0      1003               FALL  1       
I__3586/O                                                         Odrv12                     540    1543               FALL  1       
I__3587/I                                                         Sp12to4                    0      1543               FALL  1       
I__3587/O                                                         Sp12to4                    449    1992               FALL  1       
I__3588/I                                                         Span4Mux_h                 0      1992               FALL  1       
I__3588/O                                                         Span4Mux_h                 316    2307               FALL  1       
I__3589/I                                                         Span4Mux_s0_h              0      2307               FALL  1       
I__3589/O                                                         Span4Mux_s0_h              140    2448               FALL  1       
I__3590/I                                                         LocalMux                   0      2448               FALL  1       
I__3590/O                                                         LocalMux                   309    2756               FALL  1       
I__3591/I                                                         IoInMux                    0      2756               FALL  1       
I__3591/O                                                         IoInMux                    217    2974               FALL  1       
gpio_pin_iobuf_20_preio/DOUT0                                     PRE_IO_PIN_TYPE_101001     0      2974               FALL  1       
gpio_pin_iobuf_20_preio/PADOUT                                    PRE_IO_PIN_TYPE_101001     2237   5211               FALL  1       
gpio_pin_iobuf_20_iopad/DIN                                       IO_PAD                     0      5211               FALL  1       
gpio_pin_iobuf_20_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7564               FALL  1       
gpio_pin[20]:out                                                  top                        0      7564               FALL  1       

6.2.14::Path details for port: gpio_pin[21]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[21]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7522


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6519
---------------------------- ------
Clock To Out Delay             7522

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__24028/I                                                      ClkMux                     0      154                RISE  1       
I__24028/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_LC_1_19_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_LC_1_19_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3711/I                                                         Odrv4                      0      1003               FALL  1       
I__3711/O                                                         Odrv4                      372    1375               FALL  1       
I__3712/I                                                         Span4Mux_v                 0      1375               FALL  1       
I__3712/O                                                         Span4Mux_v                 372    1746               FALL  1       
I__3713/I                                                         Span4Mux_s3_v              0      1746               FALL  1       
I__3713/O                                                         Span4Mux_s3_v              337    2083               FALL  1       
I__3714/I                                                         IoSpan4Mux                 0      2083               FALL  1       
I__3714/O                                                         IoSpan4Mux                 323    2406               FALL  1       
I__3715/I                                                         LocalMux                   0      2406               FALL  1       
I__3715/O                                                         LocalMux                   309    2714               FALL  1       
I__3716/I                                                         IoInMux                    0      2714               FALL  1       
I__3716/O                                                         IoInMux                    217    2932               FALL  1       
gpio_pin_iobuf_21_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      2932               FALL  1       
gpio_pin_iobuf_21_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   5169               FALL  1       
gpio_pin_iobuf_21_iopad/DIN                                       IO_PAD                     0      5169               FALL  1       
gpio_pin_iobuf_21_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7522               FALL  1       
gpio_pin[21]:out                                                  top                        0      7522               FALL  1       

6.2.15::Path details for port: gpio_pin[22]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[22]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7768


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6765
---------------------------- ------
Clock To Out Delay             7768

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__24006/I                                                      ClkMux                     0      154                RISE  1       
I__24006/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_out_LC_2_17_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_out_LC_2_17_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3939/I                                                         Odrv12                     0      1003               FALL  1       
I__3939/O                                                         Odrv12                     540    1543               FALL  1       
I__3940/I                                                         Sp12to4                    0      1543               FALL  1       
I__3940/O                                                         Sp12to4                    449    1992               FALL  1       
I__3941/I                                                         Span4Mux_s3_v              0      1992               FALL  1       
I__3941/O                                                         Span4Mux_s3_v              337    2328               FALL  1       
I__3942/I                                                         IoSpan4Mux                 0      2328               FALL  1       
I__3942/O                                                         IoSpan4Mux                 323    2651               FALL  1       
I__3943/I                                                         LocalMux                   0      2651               FALL  1       
I__3943/O                                                         LocalMux                   309    2960               FALL  1       
I__3944/I                                                         IoInMux                    0      2960               FALL  1       
I__3944/O                                                         IoInMux                    217    3177               FALL  1       
gpio_pin_iobuf_22_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      3177               FALL  1       
gpio_pin_iobuf_22_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   5414               FALL  1       
gpio_pin_iobuf_22_iopad/DIN                                       IO_PAD                     0      5414               FALL  1       
gpio_pin_iobuf_22_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7768               FALL  1       
gpio_pin[22]:out                                                  top                        0      7768               FALL  1       

6.2.16::Path details for port: gpio_pin[23]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[23]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7438


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6435
---------------------------- ------
Clock To Out Delay             7438

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__24022/I                                                      ClkMux                     0      154                RISE  1       
I__24022/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_out_LC_1_18_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_out_LC_1_18_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__3674/I                                                         Odrv4                      0      1003               RISE  1       
I__3674/O                                                         Odrv4                      351    1354               RISE  1       
I__3675/I                                                         Span4Mux_v                 0      1354               RISE  1       
I__3675/O                                                         Span4Mux_v                 351    1704               RISE  1       
I__3676/I                                                         Span4Mux_v                 0      1704               RISE  1       
I__3676/O                                                         Span4Mux_v                 351    2055               RISE  1       
I__3677/I                                                         Span4Mux_s0_v              0      2055               RISE  1       
I__3677/O                                                         Span4Mux_s0_v              203    2258               RISE  1       
I__3678/I                                                         LocalMux                   0      2258               RISE  1       
I__3678/O                                                         LocalMux                   330    2588               RISE  1       
I__3679/I                                                         IoInMux                    0      2588               RISE  1       
I__3679/O                                                         IoInMux                    259    2847               RISE  1       
gpio_pin_iobuf_23_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      2847               RISE  1       
gpio_pin_iobuf_23_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   5085               FALL  1       
gpio_pin_iobuf_23_iopad/DIN                                       IO_PAD                     0      5085               FALL  1       
gpio_pin_iobuf_23_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7438               FALL  1       
gpio_pin[23]:out                                                  top                        0      7438               FALL  1       

6.2.17::Path details for port: gpio_pin[2]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[2]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7136


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6133
---------------------------- ------
Clock To Out Delay             7136

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__24032/I                                                     ClkMux                     0      154                RISE  1       
I__24032/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_LC_1_20_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_LC_1_20_4/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__3745/I                                                        Odrv4                      0      1003               RISE  1       
I__3745/O                                                        Odrv4                      351    1354               RISE  1       
I__3746/I                                                        Span4Mux_v                 0      1354               RISE  1       
I__3746/O                                                        Span4Mux_v                 351    1704               RISE  1       
I__3747/I                                                        Span4Mux_s2_v              0      1704               RISE  1       
I__3747/O                                                        Span4Mux_s2_v              252    1957               RISE  1       
I__3748/I                                                        LocalMux                   0      1957               RISE  1       
I__3748/O                                                        LocalMux                   330    2286               RISE  1       
I__3749/I                                                        IoInMux                    0      2286               RISE  1       
I__3749/O                                                        IoInMux                    259    2546               RISE  1       
gpio_pin_iobuf_2_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      2546               RISE  1       
gpio_pin_iobuf_2_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   4783               FALL  1       
gpio_pin_iobuf_2_iopad/DIN                                       IO_PAD                     0      4783               FALL  1       
gpio_pin_iobuf_2_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7136               FALL  1       
gpio_pin[2]:out                                                  top                        0      7136               FALL  1       

6.2.18::Path details for port: gpio_pin[3]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[3]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6849


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5846
---------------------------- ------
Clock To Out Delay             6849

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__24030/I                                                     ClkMux                     0      154                RISE  1       
I__24030/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_LC_2_20_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_LC_2_20_4/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__3965/I                                                        Odrv4                      0      1003               RISE  1       
I__3965/O                                                        Odrv4                      351    1354               RISE  1       
I__3966/I                                                        Span4Mux_s3_v              0      1354               RISE  1       
I__3966/O                                                        Span4Mux_s3_v              316    1669               RISE  1       
I__3967/I                                                        LocalMux                   0      1669               RISE  1       
I__3967/O                                                        LocalMux                   330    1999               RISE  1       
I__3968/I                                                        IoInMux                    0      1999               RISE  1       
I__3968/O                                                        IoInMux                    259    2258               RISE  1       
gpio_pin_iobuf_3_preio/DOUT0                                     PRE_IO_PIN_TYPE_101001     0      2258               RISE  1       
gpio_pin_iobuf_3_preio/PADOUT                                    PRE_IO_PIN_TYPE_101001     2237   4496               FALL  1       
gpio_pin_iobuf_3_iopad/DIN                                       IO_PAD                     0      4496               FALL  1       
gpio_pin_iobuf_3_iopad/PACKAGEPIN:out                            IO_PAD                     2353   6849               FALL  1       
gpio_pin[3]:out                                                  top                        0      6849               FALL  1       

6.2.19::Path details for port: gpio_pin[4]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[4]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7087


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6084
---------------------------- ------
Clock To Out Delay             7087

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__24018/I                                                     ClkMux                     0      154                RISE  1       
I__24018/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_LC_3_19_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_LC_3_19_4/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__4334/I                                                        Odrv4                      0      1003               RISE  1       
I__4334/O                                                        Odrv4                      351    1354               RISE  1       
I__4335/I                                                        Span4Mux_v                 0      1354               RISE  1       
I__4335/O                                                        Span4Mux_v                 351    1704               RISE  1       
I__4336/I                                                        Span4Mux_s0_v              0      1704               RISE  1       
I__4336/O                                                        Span4Mux_s0_v              203    1908               RISE  1       
I__4337/I                                                        LocalMux                   0      1908               RISE  1       
I__4337/O                                                        LocalMux                   330    2237               RISE  1       
I__4338/I                                                        IoInMux                    0      2237               RISE  1       
I__4338/O                                                        IoInMux                    259    2497               RISE  1       
gpio_pin_iobuf_4_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      2497               RISE  1       
gpio_pin_iobuf_4_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   4734               FALL  1       
gpio_pin_iobuf_4_iopad/DIN                                       IO_PAD                     0      4734               FALL  1       
gpio_pin_iobuf_4_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7087               FALL  1       
gpio_pin[4]:out                                                  top                        0      7087               FALL  1       

6.2.20::Path details for port: gpio_pin[5]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[5]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7150


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6147
---------------------------- ------
Clock To Out Delay             7150

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__24013/I                                                     ClkMux                     0      154                RISE  1       
I__24013/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_LC_5_20_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__4919/I                                                        Odrv4                      0      1003               FALL  1       
I__4919/O                                                        Odrv4                      372    1375               FALL  1       
I__4920/I                                                        Span4Mux_s3_v              0      1375               FALL  1       
I__4920/O                                                        Span4Mux_s3_v              337    1711               FALL  1       
I__4921/I                                                        IoSpan4Mux                 0      1711               FALL  1       
I__4921/O                                                        IoSpan4Mux                 323    2034               FALL  1       
I__4922/I                                                        LocalMux                   0      2034               FALL  1       
I__4922/O                                                        LocalMux                   309    2342               FALL  1       
I__4923/I                                                        IoInMux                    0      2342               FALL  1       
I__4923/O                                                        IoInMux                    217    2560               FALL  1       
gpio_pin_iobuf_5_preio/DOUT0                                     PRE_IO_PIN_TYPE_101001     0      2560               FALL  1       
gpio_pin_iobuf_5_preio/PADOUT                                    PRE_IO_PIN_TYPE_101001     2237   4797               FALL  1       
gpio_pin_iobuf_5_iopad/DIN                                       IO_PAD                     0      4797               FALL  1       
gpio_pin_iobuf_5_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7150               FALL  1       
gpio_pin[5]:out                                                  top                        0      7150               FALL  1       

6.2.21::Path details for port: gpio_pin[6]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[6]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7150


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6147
---------------------------- ------
Clock To Out Delay             7150

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__23976/I                                                     ClkMux                     0      154                RISE  1       
I__23976/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_LC_7_20_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_LC_7_20_4/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__6190/I                                                        Odrv4                      0      1003               FALL  1       
I__6190/O                                                        Odrv4                      372    1375               FALL  1       
I__6191/I                                                        Span4Mux_s3_v              0      1375               FALL  1       
I__6191/O                                                        Span4Mux_s3_v              337    1711               FALL  1       
I__6192/I                                                        IoSpan4Mux                 0      1711               FALL  1       
I__6192/O                                                        IoSpan4Mux                 323    2034               FALL  1       
I__6193/I                                                        LocalMux                   0      2034               FALL  1       
I__6193/O                                                        LocalMux                   309    2342               FALL  1       
I__6194/I                                                        IoInMux                    0      2342               FALL  1       
I__6194/O                                                        IoInMux                    217    2560               FALL  1       
gpio_pin_iobuf_6_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      2560               FALL  1       
gpio_pin_iobuf_6_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   4797               FALL  1       
gpio_pin_iobuf_6_iopad/DIN                                       IO_PAD                     0      4797               FALL  1       
gpio_pin_iobuf_6_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7150               FALL  1       
gpio_pin[6]:out                                                  top                        0      7150               FALL  1       

6.2.22::Path details for port: gpio_pin[7]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[7]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7150


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6147
---------------------------- ------
Clock To Out Delay             7150

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__23963/I                                                     ClkMux                     0      154                RISE  1       
I__23963/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_LC_8_20_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_LC_8_20_4/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__6900/I                                                        Odrv4                      0      1003               FALL  1       
I__6900/O                                                        Odrv4                      372    1375               FALL  1       
I__6901/I                                                        Span4Mux_s3_v              0      1375               FALL  1       
I__6901/O                                                        Span4Mux_s3_v              337    1711               FALL  1       
I__6902/I                                                        IoSpan4Mux                 0      1711               FALL  1       
I__6902/O                                                        IoSpan4Mux                 323    2034               FALL  1       
I__6903/I                                                        LocalMux                   0      2034               FALL  1       
I__6903/O                                                        LocalMux                   309    2342               FALL  1       
I__6904/I                                                        IoInMux                    0      2342               FALL  1       
I__6904/O                                                        IoInMux                    217    2560               FALL  1       
gpio_pin_iobuf_7_preio/DOUT0                                     PRE_IO_PIN_TYPE_101000     0      2560               FALL  1       
gpio_pin_iobuf_7_preio/PADOUT                                    PRE_IO_PIN_TYPE_101000     2237   4797               FALL  1       
gpio_pin_iobuf_7_iopad/DIN                                       IO_PAD                     0      4797               FALL  1       
gpio_pin_iobuf_7_iopad/PACKAGEPIN:out                            IO_PAD                     2353   7150               FALL  1       
gpio_pin[7]:out                                                  top                        0      7150               FALL  1       

6.2.23::Path details for port: gpio_pin[8]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[8]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 9668


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              8665
---------------------------- ------
Clock To Out Delay             9668

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__23711/I                                                       ClkMux                     0      154                RISE  1       
I__23711/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_LC_15_10_6/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_LC_15_10_6/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__14052/I                                                         Odrv12                     0      1003               FALL  1       
I__14052/O                                                         Odrv12                     540    1543               FALL  1       
I__14053/I                                                         Span12Mux_h                0      1543               FALL  1       
I__14053/O                                                         Span12Mux_h                540    2083               FALL  1       
I__14054/I                                                         Span12Mux_v                0      2083               FALL  1       
I__14054/O                                                         Span12Mux_v                540    2623               FALL  1       
I__14055/I                                                         LocalMux                   0      2623               FALL  1       
I__14055/O                                                         LocalMux                   309    2932               FALL  1       
I__14056/I                                                         InMux                      0      2932               FALL  1       
I__14056/O                                                         InMux                      217    3149               FALL  1       
gpio_pin_iobuf_RNO_8_LC_1_12_7/in0                                 LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
gpio_pin_iobuf_RNO_8_LC_1_12_7/lcout                               LogicCell40_SEQ_MODE_0000  386    3535               FALL  1       
I__3530/I                                                          Odrv12                     0      3535               FALL  1       
I__3530/O                                                          Odrv12                     540    4075               FALL  1       
I__3531/I                                                          Span12Mux_h                0      4075               FALL  1       
I__3531/O                                                          Span12Mux_h                540    4615               FALL  1       
I__3532/I                                                          Span12Mux_v                0      4615               FALL  1       
I__3532/O                                                          Span12Mux_v                540    5155               FALL  1       
I__3533/I                                                          Sp12to4                    0      5155               FALL  1       
I__3533/O                                                          Sp12to4                    449    5604               FALL  1       
I__3534/I                                                          Span4Mux_h                 0      5604               FALL  1       
I__3534/O                                                          Span4Mux_h                 316    5919               FALL  1       
I__3535/I                                                          Span4Mux_s3_v              0      5919               FALL  1       
I__3535/O                                                          Span4Mux_s3_v              337    6256               FALL  1       
I__3536/I                                                          IoSpan4Mux                 0      6256               FALL  1       
I__3536/O                                                          IoSpan4Mux                 323    6579               FALL  1       
I__3537/I                                                          LocalMux                   0      6579               FALL  1       
I__3537/O                                                          LocalMux                   309    6887               FALL  1       
I__3538/I                                                          IoInMux                    0      6887               FALL  1       
I__3538/O                                                          IoInMux                    217    7105               FALL  1       
gpio_pin_iobuf_8_preio/OUTPUTENABLE                                PRE_IO_PIN_TYPE_101001     0      7105               FALL  1       
gpio_pin_iobuf_8_preio/PADOEN                                      PRE_IO_PIN_TYPE_101001     210    7315               FALL  1       
gpio_pin_iobuf_8_iopad/OE                                          IO_PAD                     0      7315               FALL  1       
gpio_pin_iobuf_8_iopad/PACKAGEPIN:out                              IO_PAD                     2353   9668               FALL  1       
gpio_pin[8]:out                                                    top                        0      9668               FALL  1       

6.2.24::Path details for port: gpio_pin[9]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[9]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 8181


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              7178
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__23742/I                                                     ClkMux                     0      154                RISE  1       
I__23742/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_LC_14_9_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_LC_14_9_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__12354/I                                                       Odrv4                      0      1003               FALL  1       
I__12354/O                                                       Odrv4                      372    1375               FALL  1       
I__12355/I                                                       Span4Mux_v                 0      1375               FALL  1       
I__12355/O                                                       Span4Mux_v                 372    1746               FALL  1       
I__12356/I                                                       Span4Mux_v                 0      1746               FALL  1       
I__12356/O                                                       Span4Mux_v                 372    2118               FALL  1       
I__12357/I                                                       Span4Mux_v                 0      2118               FALL  1       
I__12357/O                                                       Span4Mux_v                 372    2490               FALL  1       
I__12358/I                                                       Span4Mux_s2_v              0      2490               FALL  1       
I__12358/O                                                       Span4Mux_s2_v              252    2742               FALL  1       
I__12359/I                                                       IoSpan4Mux                 0      2742               FALL  1       
I__12359/O                                                       IoSpan4Mux                 323    3065               FALL  1       
I__12360/I                                                       LocalMux                   0      3065               FALL  1       
I__12360/O                                                       LocalMux                   309    3373               FALL  1       
I__12361/I                                                       IoInMux                    0      3373               FALL  1       
I__12361/O                                                       IoInMux                    217    3591               FALL  1       
gpio_pin_iobuf_9_preio/DOUT0                                     PRE_IO_PIN_TYPE_101001     0      3591               FALL  1       
gpio_pin_iobuf_9_preio/PADOUT                                    PRE_IO_PIN_TYPE_101001     2237   5828               FALL  1       
gpio_pin_iobuf_9_iopad/DIN                                       IO_PAD                     0      5828               FALL  1       
gpio_pin_iobuf_9_iopad/PACKAGEPIN:out                            IO_PAD                     2353   8181               FALL  1       
gpio_pin[9]:out                                                  top                        0      8181               FALL  1       

6.2.25::Path details for port: ok_led   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ok_led
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7136


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6133
---------------------------- ------
Clock To Out Delay             7136

Launch Clock Path
pin name                     model name                 delay  cummulative delay  edge  Fanout  
---------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  1794    
I__23656/I                   gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                   gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                   GlobalMux                  0      0                  RISE  1       
I__23657/O                   GlobalMux                  154    154                RISE  1       
I__23709/I                   ClkMux                     0      154                RISE  1       
I__23709/O                   ClkMux                     309    463                RISE  1       
test_cnt_25_LC_24_20_1/clk   LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
test_cnt_25_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000  540    1003               RISE  2       
I__24047/I                        Odrv4                      0      1003               RISE  1       
I__24047/O                        Odrv4                      351    1354               RISE  1       
I__24049/I                        Span4Mux_v                 0      1354               RISE  1       
I__24049/O                        Span4Mux_v                 351    1704               RISE  1       
I__24050/I                        Span4Mux_s2_v              0      1704               RISE  1       
I__24050/O                        Span4Mux_s2_v              252    1957               RISE  1       
I__24051/I                        LocalMux                   0      1957               RISE  1       
I__24051/O                        LocalMux                   330    2286               RISE  1       
I__24052/I                        IoInMux                    0      2286               RISE  1       
I__24052/O                        IoInMux                    259    2546               RISE  1       
ok_led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      2546               RISE  1       
ok_led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   4783               FALL  1       
ok_led_obuf_iopad/DIN             IO_PAD                     0      4783               FALL  1       
ok_led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   7136               FALL  1       
ok_led                            top                        0      7136               FALL  1       

6.2.26::Path details for port: pi_spi_miso
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : pi_spi_miso
Clock Port         : pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT
Clock Reference    : pi_spi_sck:F
Clock to Out Delay : 6519


Launch Clock Path Delay         309
+ Clock To Q Delay              540
+ Data Path Delay              5670
---------------------------- ------
Clock To Out Delay             6519

Launch Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  FALL  81      
I__23149/I                                   gio2CtrlBuf                0      0                  FALL  1       
I__23149/O                                   gio2CtrlBuf                0      0                  FALL  1       
I__23150/I                                   GlobalMux                  0      0                  FALL  1       
I__23150/O                                   GlobalMux                  77     77                 FALL  1       
I__23210/I                                   ClkMux                     0      77                 FALL  1       
I__23210/O                                   ClkMux                     231    309                FALL  1       
INVu_mesa_pi_spi.miso_sr_60C/I               INV                        0      309                FALL  1       
INVu_mesa_pi_spi.miso_sr_60C/O               INV                        0      309                RISE  7       
u_mesa_pi_spi.miso_sr_63_LC_24_8_5/clk       LogicCell40_SEQ_MODE_1011  0      309                RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_mesa_pi_spi.miso_sr_63_LC_24_8_5/lcout  LogicCell40_SEQ_MODE_1011  540    849                RISE  2       
I__22801/I                                Odrv12                     0      849                RISE  1       
I__22801/O                                Odrv12                     491    1340               RISE  1       
I__22803/I                                LocalMux                   0      1340               RISE  1       
I__22803/O                                LocalMux                   330    1669               RISE  1       
I__22805/I                                IoInMux                    0      1669               RISE  1       
I__22805/O                                IoInMux                    259    1929               RISE  1       
pi_spi_miso_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      1929               RISE  1       
pi_spi_miso_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2237   4166               FALL  1       
pi_spi_miso_obuf_iopad/DIN                IO_PAD                     0      4166               FALL  1       
pi_spi_miso_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2353   6519               FALL  1       
pi_spi_miso                               top                        0      6519               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: gpio_pin[0]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[0]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[0]:in                                                    top                     0      0                  FALL  1       
gpio_pin_iobuf_0_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_0_iopad/DOUT                                       IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_0_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[0])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24041/I                       ClkMux                  0      154                RISE  1       
I__24041/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_0_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.2::Path details for port: gpio_pin[10]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[10]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -2427


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -2890
---------------------------- ------
Hold Time                     -2427

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[10]:in                                   top                        0      0                  FALL  1       
gpio_pin_iobuf_10_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_10_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_10_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_10_preio/DIN0                      PRE_IO_PIN_TYPE_101001     463    1003               FALL  1       
I__8119/I                                         Odrv12                     0      1003               FALL  1       
I__8119/O                                         Odrv12                     540    1543               FALL  1       
I__8120/I                                         Sp12to4                    0      1543               FALL  1       
I__8120/O                                         Sp12to4                    449    1992               FALL  1       
I__8121/I                                         Span4Mux_v                 0      1992               FALL  1       
I__8121/O                                         Span4Mux_v                 372    2363               FALL  1       
I__8122/I                                         LocalMux                   0      2363               FALL  1       
I__8122/O                                         LocalMux                   309    2672               FALL  1       
I__8123/I                                         InMux                      0      2672               FALL  1       
I__8123/O                                         InMux                      217    2890               FALL  1       
u_core.u_gpio_core.gpio_pin_q_1_10_LC_10_7_6/in0  LogicCell40_SEQ_MODE_1000  0      2890               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  1794    
I__23656/I                                        gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                        gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                        GlobalMux                  0      0                  RISE  1       
I__23657/O                                        GlobalMux                  154    154                RISE  1       
I__23836/I                                        ClkMux                     0      154                RISE  1       
I__23836/O                                        ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_10_LC_10_7_6/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.3::Path details for port: gpio_pin[11]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[11]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -2497


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -2960
---------------------------- ------
Hold Time                     -2497

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[11]:in                                  top                        0      0                  FALL  1       
gpio_pin_iobuf_11_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_11_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_11_preio/PADIN                    PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_11_preio/DIN0                     PRE_IO_PIN_TYPE_101001     463    1003               FALL  1       
I__6462/I                                        Odrv4                      0      1003               FALL  1       
I__6462/O                                        Odrv4                      372    1375               FALL  1       
I__6463/I                                        Span4Mux_v                 0      1375               FALL  1       
I__6463/O                                        Span4Mux_v                 372    1746               FALL  1       
I__6464/I                                        Span4Mux_v                 0      1746               FALL  1       
I__6464/O                                        Span4Mux_v                 372    2118               FALL  1       
I__6465/I                                        Span4Mux_h                 0      2118               FALL  1       
I__6465/O                                        Span4Mux_h                 316    2434               FALL  1       
I__6466/I                                        LocalMux                   0      2434               FALL  1       
I__6466/O                                        LocalMux                   309    2742               FALL  1       
I__6467/I                                        InMux                      0      2742               FALL  1       
I__6467/O                                        InMux                      217    2960               FALL  1       
u_core.u_gpio_core.gpio_pin_q_1_11_LC_8_6_1/in0  LogicCell40_SEQ_MODE_1000  0      2960               FALL  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23889/I                                       ClkMux                     0      154                RISE  1       
I__23889/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_11_LC_8_6_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.4::Path details for port: gpio_pin[12]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[12]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -2497


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -2960
---------------------------- ------
Hold Time                     -2497

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[12]:in                                  top                        0      0                  FALL  1       
gpio_pin_iobuf_12_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_12_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_12_preio/PADIN                    PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_12_preio/DIN0                     PRE_IO_PIN_TYPE_101001     463    1003               FALL  1       
I__6993/I                                        Odrv4                      0      1003               FALL  1       
I__6993/O                                        Odrv4                      372    1375               FALL  1       
I__6994/I                                        Span4Mux_v                 0      1375               FALL  1       
I__6994/O                                        Span4Mux_v                 372    1746               FALL  1       
I__6995/I                                        Span4Mux_v                 0      1746               FALL  1       
I__6995/O                                        Span4Mux_v                 372    2118               FALL  1       
I__6996/I                                        Span4Mux_h                 0      2118               FALL  1       
I__6996/O                                        Span4Mux_h                 316    2434               FALL  1       
I__6997/I                                        LocalMux                   0      2434               FALL  1       
I__6997/O                                        LocalMux                   309    2742               FALL  1       
I__6998/I                                        InMux                      0      2742               FALL  1       
I__6998/O                                        InMux                      217    2960               FALL  1       
u_core.u_gpio_core.gpio_pin_q_1_12_LC_9_4_1/in3  LogicCell40_SEQ_MODE_1000  0      2960               FALL  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23908/I                                       ClkMux                     0      154                RISE  1       
I__23908/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_12_LC_9_4_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.5::Path details for port: gpio_pin[13]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[13]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -2497


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -2960
---------------------------- ------
Hold Time                     -2497

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[13]:in                                  top                        0      0                  FALL  1       
gpio_pin_iobuf_13_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_13_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_13_preio/PADIN                    PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_13_preio/DIN0                     PRE_IO_PIN_TYPE_101001     463    1003               FALL  1       
I__4955/I                                        Odrv4                      0      1003               FALL  1       
I__4955/O                                        Odrv4                      372    1375               FALL  1       
I__4956/I                                        Span4Mux_v                 0      1375               FALL  1       
I__4956/O                                        Span4Mux_v                 372    1746               FALL  1       
I__4957/I                                        Span4Mux_v                 0      1746               FALL  1       
I__4957/O                                        Span4Mux_v                 372    2118               FALL  1       
I__4958/I                                        Span4Mux_h                 0      2118               FALL  1       
I__4958/O                                        Span4Mux_h                 316    2434               FALL  1       
I__4959/I                                        LocalMux                   0      2434               FALL  1       
I__4959/O                                        LocalMux                   309    2742               FALL  1       
I__4960/I                                        InMux                      0      2742               FALL  1       
I__4960/O                                        InMux                      217    2960               FALL  1       
u_core.u_gpio_core.gpio_pin_q_1_13_LC_6_4_1/in3  LogicCell40_SEQ_MODE_1000  0      2960               FALL  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23959/I                                       ClkMux                     0      154                RISE  1       
I__23959/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_13_LC_6_4_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.6::Path details for port: gpio_pin[14]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[14]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -4026


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -4489
---------------------------- ------
Hold Time                     -4026

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[14]:in                                    top                        0      0                  FALL  1       
gpio_pin_iobuf_14_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_14_iopad/DOUT                       IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_14_preio/PADIN                      PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_14_preio/DIN0                       PRE_IO_PIN_TYPE_101001     617    1157               RISE  1       
I__17686/I                                         Odrv12                     0      1157               RISE  1       
I__17686/O                                         Odrv12                     491    1648               RISE  1       
I__17687/I                                         Span12Mux_h                0      1648               RISE  1       
I__17687/O                                         Span12Mux_h                491    2139               RISE  1       
I__17688/I                                         Span12Mux_v                0      2139               RISE  1       
I__17688/O                                         Span12Mux_v                491    2630               RISE  1       
I__17689/I                                         Span12Mux_h                0      2630               RISE  1       
I__17689/O                                         Span12Mux_h                491    3121               RISE  1       
I__17690/I                                         Sp12to4                    0      3121               RISE  1       
I__17690/O                                         Sp12to4                    428    3549               RISE  1       
I__17691/I                                         Span4Mux_v                 0      3549               RISE  1       
I__17691/O                                         Span4Mux_v                 351    3899               RISE  1       
I__17692/I                                         LocalMux                   0      3899               RISE  1       
I__17692/O                                         LocalMux                   330    4229               RISE  1       
I__17693/I                                         InMux                      0      4229               RISE  1       
I__17693/O                                         InMux                      259    4489               RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_14_LC_18_10_7/in3  LogicCell40_SEQ_MODE_1000  0      4489               RISE  1       

Capture Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                        ICE_GB                     0      0                  RISE  1794    
I__23656/I                                         gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                         gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                         GlobalMux                  0      0                  RISE  1       
I__23657/O                                         GlobalMux                  154    154                RISE  1       
I__23677/I                                         ClkMux                     0      154                RISE  1       
I__23677/O                                         ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_14_LC_18_10_7/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.7::Path details for port: gpio_pin[15]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[15]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -2910


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -3373
---------------------------- ------
Hold Time                     -2910

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[15]:in                                  top                        0      0                  FALL  1       
gpio_pin_iobuf_15_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_15_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_15_preio/PADIN                    PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_15_preio/DIN0                     PRE_IO_PIN_TYPE_101001     463    1003               FALL  1       
I__7028/I                                        Odrv12                     0      1003               FALL  1       
I__7028/O                                        Odrv12                     540    1543               FALL  1       
I__7029/I                                        Span12Mux_v                0      1543               FALL  1       
I__7029/O                                        Span12Mux_v                540    2083               FALL  1       
I__7030/I                                        Sp12to4                    0      2083               FALL  1       
I__7030/O                                        Sp12to4                    449    2532               FALL  1       
I__7031/I                                        Span4Mux_h                 0      2532               FALL  1       
I__7031/O                                        Span4Mux_h                 316    2847               FALL  1       
I__7032/I                                        LocalMux                   0      2847               FALL  1       
I__7032/O                                        LocalMux                   309    3156               FALL  1       
I__7033/I                                        InMux                      0      3156               FALL  1       
I__7033/O                                        InMux                      217    3373               FALL  1       
u_core.u_gpio_core.gpio_pin_q_1_15_LC_9_5_3/in0  LogicCell40_SEQ_MODE_1000  0      3373               FALL  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23891/I                                       ClkMux                     0      154                RISE  1       
I__23891/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_15_LC_9_5_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.8::Path details for port: gpio_pin[16]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[16]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[16]:in                                                     top                     0      0                  FALL  1       
gpio_pin_iobuf_16_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_16_iopad/DOUT                                        IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_16_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[16])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24040/I                        ClkMux                  0      154                RISE  1       
I__24040/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_16_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.9::Path details for port: gpio_pin[17]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[17]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[17]:in                                                     top                     0      0                  FALL  1       
gpio_pin_iobuf_17_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_17_iopad/DOUT                                        IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_17_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[17])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24042/I                        ClkMux                  0      154                RISE  1       
I__24042/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_17_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.10::Path details for port: gpio_pin[18]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[18]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[18]:in                                                     top                     0      0                  FALL  1       
gpio_pin_iobuf_18_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_18_iopad/DOUT                                        IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_18_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[18])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24045/I                        ClkMux                  0      154                RISE  1       
I__24045/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_18_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.11::Path details for port: gpio_pin[19]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[19]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[19]:in                                                     top                     0      0                  FALL  1       
gpio_pin_iobuf_19_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_19_iopad/DOUT                                        IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_19_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[19])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24045/I                        ClkMux                  0      154                RISE  1       
I__24045/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_19_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.12::Path details for port: gpio_pin[1]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[1]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[1]:in                                                    top                     0      0                  FALL  1       
gpio_pin_iobuf_1_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_1_iopad/DOUT                                       IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_1_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[1])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24039/I                       ClkMux                  0      154                RISE  1       
I__24039/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_1_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.13::Path details for port: gpio_pin[20]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[20]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -3507


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -3970
---------------------------- ------
Hold Time                     -3507

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[20]:in                                   top                        0      0                  FALL  1       
gpio_pin_iobuf_20_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_20_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_20_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_20_preio/DIN0                      PRE_IO_PIN_TYPE_101001     463    1003               FALL  1       
I__4766/I                                         Odrv12                     0      1003               FALL  1       
I__4766/O                                         Odrv12                     540    1543               FALL  1       
I__4767/I                                         Span12Mux_v                0      1543               FALL  1       
I__4767/O                                         Span12Mux_v                540    2083               FALL  1       
I__4768/I                                         Span12Mux_h                0      2083               FALL  1       
I__4768/O                                         Span12Mux_h                540    2623               FALL  1       
I__4769/I                                         Sp12to4                    0      2623               FALL  1       
I__4769/O                                         Sp12to4                    449    3072               FALL  1       
I__4770/I                                         Span4Mux_v                 0      3072               FALL  1       
I__4770/O                                         Span4Mux_v                 372    3444               FALL  1       
I__4771/I                                         LocalMux                   0      3444               FALL  1       
I__4771/O                                         LocalMux                   309    3752               FALL  1       
I__4772/I                                         InMux                      0      3752               FALL  1       
I__4772/O                                         InMux                      217    3970               FALL  1       
u_core.u_gpio_core.gpio_pin_q_1_20_LC_5_11_7/in0  LogicCell40_SEQ_MODE_1000  0      3970               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  1794    
I__23656/I                                        gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                        gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                        GlobalMux                  0      0                  RISE  1       
I__23657/O                                        GlobalMux                  154    154                RISE  1       
I__23847/I                                        ClkMux                     0      154                RISE  1       
I__23847/O                                        ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_20_LC_5_11_7/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.14::Path details for port: gpio_pin[21]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[21]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[21]:in                                                     top                     0      0                  FALL  1       
gpio_pin_iobuf_21_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_21_iopad/DOUT                                        IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_21_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[21])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24044/I                        ClkMux                  0      154                RISE  1       
I__24044/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_21_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.15::Path details for port: gpio_pin[22]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[22]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[22]:in                                                     top                     0      0                  FALL  1       
gpio_pin_iobuf_22_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_22_iopad/DOUT                                        IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_22_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[22])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24043/I                        ClkMux                  0      154                RISE  1       
I__24043/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_22_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.16::Path details for port: gpio_pin[23]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[23]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                            model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[23]:in                                                     top                     0      0                  FALL  1       
gpio_pin_iobuf_23_iopad/PACKAGEPIN:in                               IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_23_iopad/DOUT                                        IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_23_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[23])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT       ICE_GB                  0      0                  RISE  1794    
I__23656/I                        gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                        gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                        GlobalMux               0      0                  RISE  1       
I__23657/O                        GlobalMux               154    154                RISE  1       
I__24043/I                        ClkMux                  0      154                RISE  1       
I__24043/O                        ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_23_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.17::Path details for port: gpio_pin[2]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[2]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[2]:in                                                    top                     0      0                  FALL  1       
gpio_pin_iobuf_2_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_2_iopad/DOUT                                       IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_2_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[2])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24039/I                       ClkMux                  0      154                RISE  1       
I__24039/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_2_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.18::Path details for port: gpio_pin[3]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[3]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -3114


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -3577
---------------------------- ------
Hold Time                     -3114

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[3]:in                                  top                        0      0                  FALL  1       
gpio_pin_iobuf_3_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_3_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_3_preio/PADIN                    PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_3_preio/DIN0                     PRE_IO_PIN_TYPE_101001     463    1003               FALL  1       
I__5181/I                                       Odrv12                     0      1003               FALL  1       
I__5181/O                                       Odrv12                     540    1543               FALL  1       
I__5182/I                                       Sp12to4                    0      1543               FALL  1       
I__5182/O                                       Sp12to4                    449    1992               FALL  1       
I__5183/I                                       Span4Mux_h                 0      1992               FALL  1       
I__5183/O                                       Span4Mux_h                 316    2307               FALL  1       
I__5184/I                                       Span4Mux_v                 0      2307               FALL  1       
I__5184/O                                       Span4Mux_v                 372    2679               FALL  1       
I__5185/I                                       Span4Mux_v                 0      2679               FALL  1       
I__5185/O                                       Span4Mux_v                 372    3051               FALL  1       
I__5186/I                                       LocalMux                   0      3051               FALL  1       
I__5186/O                                       LocalMux                   309    3359               FALL  1       
I__5187/I                                       InMux                      0      3359               FALL  1       
I__5187/O                                       InMux                      217    3577               FALL  1       
u_core.u_gpio_core.gpio_pin_q_1_3_LC_6_6_0/in0  LogicCell40_SEQ_MODE_1000  0      3577               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                      GlobalMux                  154    154                RISE  1       
I__23924/I                                      ClkMux                     0      154                RISE  1       
I__23924/O                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_3_LC_6_6_0/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.19::Path details for port: gpio_pin[4]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[4]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[4]:in                                                    top                     0      0                  FALL  1       
gpio_pin_iobuf_4_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_4_iopad/DOUT                                       IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_4_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[4])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24038/I                       ClkMux                  0      154                RISE  1       
I__24038/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_4_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.20::Path details for port: gpio_pin[5]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[5]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -3240


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -3703
---------------------------- ------
Hold Time                     -3240

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[5]:in                                   top                        0      0                  FALL  1       
gpio_pin_iobuf_5_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_5_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_5_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_5_preio/DIN0                      PRE_IO_PIN_TYPE_101001     463    1003               FALL  1       
I__4747/I                                        Odrv4                      0      1003               FALL  1       
I__4747/O                                        Odrv4                      372    1375               FALL  1       
I__4748/I                                        Span4Mux_v                 0      1375               FALL  1       
I__4748/O                                        Span4Mux_v                 372    1746               FALL  1       
I__4749/I                                        Span4Mux_v                 0      1746               FALL  1       
I__4749/O                                        Span4Mux_v                 372    2118               FALL  1       
I__4750/I                                        Span4Mux_v                 0      2118               FALL  1       
I__4750/O                                        Span4Mux_v                 372    2490               FALL  1       
I__4751/I                                        Span4Mux_v                 0      2490               FALL  1       
I__4751/O                                        Span4Mux_v                 372    2861               FALL  1       
I__4752/I                                        Span4Mux_h                 0      2861               FALL  1       
I__4752/O                                        Span4Mux_h                 316    3177               FALL  1       
I__4753/I                                        LocalMux                   0      3177               FALL  1       
I__4753/O                                        LocalMux                   309    3486               FALL  1       
I__4754/I                                        InMux                      0      3486               FALL  1       
I__4754/O                                        InMux                      217    3703               FALL  1       
u_core.u_gpio_core.gpio_pin_q_1_5_LC_5_10_5/in0  LogicCell40_SEQ_MODE_1000  0      3703               FALL  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23882/I                                       ClkMux                     0      154                RISE  1       
I__23882/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_5_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.21::Path details for port: gpio_pin[6]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[6]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[6]:in                                                    top                     0      0                  FALL  1       
gpio_pin_iobuf_6_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_6_iopad/DOUT                                       IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_6_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[6])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24037/I                       ClkMux                  0      154                RISE  1       
I__24037/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_6_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.22::Path details for port: gpio_pin[7]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[7]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -77


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                       -77

Data Path
pin name                                                          model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
gpio_pin[7]:in                                                    top                     0      0                  FALL  1       
gpio_pin_iobuf_7_iopad/PACKAGEPIN:in                              IO_PAD                  0      0                  FALL  1       
gpio_pin_iobuf_7_iopad/DOUT                                       IO_PAD                  540    540                FALL  1       
gpio_pin_iobuf_7_preio/PADIN(u_core.u_gpio_core.gpio_pin_q_1[7])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT      ICE_GB                  0      0                  RISE  1794    
I__23656/I                       gio2CtrlBuf             0      0                  RISE  1       
I__23656/O                       gio2CtrlBuf             0      0                  RISE  1       
I__23657/I                       GlobalMux               0      0                  RISE  1       
I__23657/O                       GlobalMux               154    154                RISE  1       
I__24035/I                       ClkMux                  0      154                RISE  1       
I__24035/O                       ClkMux                  309    463                RISE  1       
gpio_pin_iobuf_7_preio/INPUTCLK  PRE_IO_PIN_TYPE_101000  0      463                RISE  1       

6.4.23::Path details for port: gpio_pin[8]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[8]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -2686


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -3149
---------------------------- ------
Hold Time                     -2686

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[8]:in                                   top                        0      0                  FALL  1       
gpio_pin_iobuf_8_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_8_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_8_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_8_preio/DIN0                      PRE_IO_PIN_TYPE_101001     463    1003               FALL  1       
I__7993/I                                        Odrv12                     0      1003               FALL  1       
I__7993/O                                        Odrv12                     540    1543               FALL  1       
I__7994/I                                        Sp12to4                    0      1543               FALL  1       
I__7994/O                                        Sp12to4                    449    1992               FALL  1       
I__7995/I                                        Span4Mux_h                 0      1992               FALL  1       
I__7995/O                                        Span4Mux_h                 316    2307               FALL  1       
I__7996/I                                        Span4Mux_h                 0      2307               FALL  1       
I__7996/O                                        Span4Mux_h                 316    2623               FALL  1       
I__7997/I                                        LocalMux                   0      2623               FALL  1       
I__7997/O                                        LocalMux                   309    2932               FALL  1       
I__7998/I                                        InMux                      0      2932               FALL  1       
I__7998/O                                        InMux                      217    3149               FALL  1       
u_core.u_gpio_core.gpio_pin_q_1_8_LC_10_5_1/in0  LogicCell40_SEQ_MODE_1000  0      3149               FALL  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23874/I                                       ClkMux                     0      154                RISE  1       
I__23874/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_8_LC_10_5_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.24::Path details for port: gpio_pin[9]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : gpio_pin[9]:in
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -3338


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -3801
---------------------------- ------
Hold Time                     -3338

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
gpio_pin[9]:in                                   top                        0      0                  FALL  1       
gpio_pin_iobuf_9_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
gpio_pin_iobuf_9_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
gpio_pin_iobuf_9_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      540                FALL  1       
gpio_pin_iobuf_9_preio/DIN0                      PRE_IO_PIN_TYPE_101001     463    1003               FALL  1       
I__8132/I                                        Odrv12                     0      1003               FALL  1       
I__8132/O                                        Odrv12                     540    1543               FALL  1       
I__8133/I                                        Span12Mux_h                0      1543               FALL  1       
I__8133/O                                        Span12Mux_h                540    2083               FALL  1       
I__8134/I                                        Sp12to4                    0      2083               FALL  1       
I__8134/O                                        Sp12to4                    449    2532               FALL  1       
I__8135/I                                        Span4Mux_v                 0      2532               FALL  1       
I__8135/O                                        Span4Mux_v                 372    2904               FALL  1       
I__8136/I                                        Span4Mux_v                 0      2904               FALL  1       
I__8136/O                                        Span4Mux_v                 372    3275               FALL  1       
I__8137/I                                        LocalMux                   0      3275               FALL  1       
I__8137/O                                        LocalMux                   309    3584               FALL  1       
I__8138/I                                        InMux                      0      3584               FALL  1       
I__8138/O                                        InMux                      217    3801               FALL  1       
u_core.u_gpio_core.gpio_pin_q_1_9_LC_10_7_5/in3  LogicCell40_SEQ_MODE_1000  0      3801               FALL  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                       GlobalMux                  154    154                RISE  1       
I__23836/I                                       ClkMux                     0      154                RISE  1       
I__23836/O                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gpio_pin_q_1_9_LC_10_7_5/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.25::Path details for port: pi_spi_ce[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pi_spi_ce[1]
Clock Port        : pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT
Clock Reference   : pi_spi_sck:F
Hold Time         : -2651


Capture Clock Path Delay        309
+ Hold  Time                      0
- Data Path Delay             -2960
---------------------------- ------
Hold Time                     -2651

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_ce[1]                           top                        0      0                  FALL  1       
pi_spi_ce_ibuf_1_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
pi_spi_ce_ibuf_1_iopad/DOUT            IO_PAD                     540    540                FALL  1       
pi_spi_ce_ibuf_1_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pi_spi_ce_ibuf_1_preio/DIN0            PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__23230/I                             Odrv4                      0      1003               FALL  1       
I__23230/O                             Odrv4                      372    1375               FALL  1       
I__23233/I                             Span4Mux_v                 0      1375               FALL  1       
I__23233/O                             Span4Mux_v                 372    1746               FALL  1       
I__23236/I                             Span4Mux_h                 0      1746               FALL  1       
I__23236/O                             Span4Mux_h                 316    2062               FALL  1       
I__23239/I                             Span4Mux_v                 0      2062               FALL  1       
I__23239/O                             Span4Mux_v                 372    2434               FALL  1       
I__23242/I                             LocalMux                   0      2434               FALL  1       
I__23242/O                             LocalMux                   309    2742               FALL  1       
I__23248/I                             InMux                      0      2742               FALL  1       
I__23248/O                             InMux                      217    2960               FALL  1       
u_mesa_pi_spi.miso_sr_0_LC_22_4_0/in0  LogicCell40_SEQ_MODE_1011  0      2960               FALL  1       

Capture Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  FALL  81      
I__23149/I                                   gio2CtrlBuf                0      0                  FALL  1       
I__23149/O                                   gio2CtrlBuf                0      0                  FALL  1       
I__23150/I                                   GlobalMux                  0      0                  FALL  1       
I__23150/O                                   GlobalMux                  77     77                 FALL  1       
I__23191/I                                   ClkMux                     0      77                 FALL  1       
I__23191/O                                   ClkMux                     231    309                FALL  1       
INVu_mesa_pi_spi.miso_sr_0C/I                INV                        0      309                FALL  1       
INVu_mesa_pi_spi.miso_sr_0C/O                INV                        0      309                RISE  1       
u_mesa_pi_spi.miso_sr_0_LC_22_4_0/clk        LogicCell40_SEQ_MODE_1011  0      309                RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pi_spi_ce[1]
Clock Port        : pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT
Clock Reference   : pi_spi_sck:R
Hold Time         : -3254


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -3717
---------------------------- ------
Hold Time                     -3254

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_ce[1]                          top                        0      0                  FALL  1       
pi_spi_ce_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pi_spi_ce_ibuf_1_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pi_spi_ce_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pi_spi_ce_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__23231/I                            Odrv12                     0      1003               FALL  1       
I__23231/O                            Odrv12                     540    1543               FALL  1       
I__23234/I                            Sp12to4                    0      1543               FALL  1       
I__23234/O                            Sp12to4                    449    1992               FALL  1       
I__23237/I                            Span4Mux_v                 0      1992               FALL  1       
I__23237/O                            Span4Mux_v                 372    2363               FALL  1       
I__23240/I                            Span4Mux_v                 0      2363               FALL  1       
I__23240/O                            Span4Mux_v                 372    2735               FALL  1       
I__23246/I                            Span4Mux_h                 0      2735               FALL  1       
I__23246/O                            Span4Mux_h                 316    3051               FALL  1       
I__23253/I                            LocalMux                   0      3051               FALL  1       
I__23253/O                            LocalMux                   309    3359               FALL  1       
I__23257/I                            SRMux                      0      3359               FALL  1       
I__23257/O                            SRMux                      358    3717               FALL  1       
u_mesa_pi_spi.bit_cnt_0_LC_16_5_2/sr  LogicCell40_SEQ_MODE_1010  0      3717               FALL  1       

Capture Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  81      
I__23149/I                                   gio2CtrlBuf                0      0                  RISE  1       
I__23149/O                                   gio2CtrlBuf                0      0                  RISE  1       
I__23150/I                                   GlobalMux                  0      0                  RISE  1       
I__23150/O                                   GlobalMux                  154    154                RISE  1       
I__23168/I                                   ClkMux                     0      154                RISE  1       
I__23168/O                                   ClkMux                     309    463                RISE  1       
u_mesa_pi_spi.bit_cnt_0_LC_16_5_2/clk        LogicCell40_SEQ_MODE_1010  0      463                RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pi_spi_ce[1]
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -3556


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -4019
---------------------------- ------
Hold Time                     -3556

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_ce[1]                            top                        0      0                  FALL  1       
pi_spi_ce_ibuf_1_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
pi_spi_ce_ibuf_1_iopad/DOUT             IO_PAD                     540    540                FALL  1       
pi_spi_ce_ibuf_1_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pi_spi_ce_ibuf_1_preio/DIN0             PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__23230/I                              Odrv4                      0      1003               FALL  1       
I__23230/O                              Odrv4                      372    1375               FALL  1       
I__23233/I                              Span4Mux_v                 0      1375               FALL  1       
I__23233/O                              Span4Mux_v                 372    1746               FALL  1       
I__23236/I                              Span4Mux_h                 0      1746               FALL  1       
I__23236/O                              Span4Mux_h                 316    2062               FALL  1       
I__23239/I                              Span4Mux_v                 0      2062               FALL  1       
I__23239/O                              Span4Mux_v                 372    2434               FALL  1       
I__23244/I                              Span4Mux_h                 0      2434               FALL  1       
I__23244/O                              Span4Mux_h                 316    2749               FALL  1       
I__23250/I                              Span4Mux_v                 0      2749               FALL  1       
I__23250/O                              Span4Mux_v                 372    3121               FALL  1       
I__23256/I                              Span4Mux_v                 0      3121               FALL  1       
I__23256/O                              Span4Mux_v                 372    3493               FALL  1       
I__23260/I                              LocalMux                   0      3493               FALL  1       
I__23260/O                              LocalMux                   309    3801               FALL  1       
I__23266/I                              InMux                      0      3801               FALL  1       
I__23266/O                              InMux                      217    4019               FALL  1       
u_mesa_pi_spi.cs_l_meta_LC_19_12_5/in3  LogicCell40_SEQ_MODE_1000  0      4019               FALL  1       

Capture Clock Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT             ICE_GB                     0      0                  RISE  1794    
I__23656/I                              gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                              gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                              GlobalMux                  0      0                  RISE  1       
I__23657/O                              GlobalMux                  154    154                RISE  1       
I__23673/I                              ClkMux                     0      154                RISE  1       
I__23673/O                              ClkMux                     309    463                RISE  1       
u_mesa_pi_spi.cs_l_meta_LC_19_12_5/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.4.26::Path details for port: pi_spi_mosi
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pi_spi_mosi
Clock Port        : pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT
Clock Reference   : pi_spi_sck:R
Hold Time         : -1809


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -2272
---------------------------- ------
Hold Time                     -1809

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_mosi                                top                        0      0                  FALL  1       
pi_spi_mosi_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
pi_spi_mosi_ibuf_iopad/DOUT                IO_PAD                     540    540                FALL  1       
pi_spi_mosi_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pi_spi_mosi_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__23289/I                                 Odrv4                      0      1003               FALL  1       
I__23289/O                                 Odrv4                      372    1375               FALL  1       
I__23291/I                                 Span4Mux_v                 0      1375               FALL  1       
I__23291/O                                 Span4Mux_v                 372    1746               FALL  1       
I__23293/I                                 LocalMux                   0      1746               FALL  1       
I__23293/O                                 LocalMux                   309    2055               FALL  1       
I__23296/I                                 InMux                      0      2055               FALL  1       
I__23296/O                                 InMux                      217    2272               FALL  1       
u_mesa_pi_spi.nib_sr_e_0_0_LC_24_12_0/in3  LogicCell40_SEQ_MODE_1000  0      2272               FALL  1       

Capture Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  81      
I__23149/I                                   gio2CtrlBuf                0      0                  RISE  1       
I__23149/O                                   gio2CtrlBuf                0      0                  RISE  1       
I__23150/I                                   GlobalMux                  0      0                  RISE  1       
I__23150/O                                   GlobalMux                  154    154                RISE  1       
I__23218/I                                   ClkMux                     0      154                RISE  1       
I__23218/O                                   ClkMux                     309    463                RISE  1       
u_mesa_pi_spi.nib_sr_e_0_0_LC_24_12_0/clk    LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pi_spi_mosi
Clock Port        : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_100m_tree:R
Hold Time         : -4902


Capture Clock Path Delay        463
+ Hold  Time                      0
- Data Path Delay             -5365
---------------------------- ------
Hold Time                     -4902

Data Path
pin name                                                               model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_mosi                                                            top                        0      0                  FALL  1       
pi_spi_mosi_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                     0      0                  FALL  1       
pi_spi_mosi_ibuf_iopad/DOUT                                            IO_PAD                     540    540                FALL  1       
pi_spi_mosi_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pi_spi_mosi_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001     617    1157               RISE  1       
I__23290/I                                                             Odrv12                     0      1157               RISE  1       
I__23290/O                                                             Odrv12                     491    1648               RISE  1       
I__23292/I                                                             Span12Mux_h                0      1648               RISE  1       
I__23292/O                                                             Span12Mux_h                491    2139               RISE  1       
I__23295/I                                                             Span12Mux_v                0      2139               RISE  1       
I__23295/O                                                             Span12Mux_v                491    2630               RISE  1       
I__23298/I                                                             Span12Mux_h                0      2630               RISE  1       
I__23298/O                                                             Span12Mux_h                491    3121               RISE  1       
I__23300/I                                                             Sp12to4                    0      3121               RISE  1       
I__23300/O                                                             Sp12to4                    428    3549               RISE  1       
I__23301/I                                                             Span4Mux_v                 0      3549               RISE  1       
I__23301/O                                                             Span4Mux_v                 351    3899               RISE  1       
I__23302/I                                                             LocalMux                   0      3899               RISE  1       
I__23302/O                                                             LocalMux                   330    4229               RISE  1       
I__23303/I                                                             InMux                      0      4229               RISE  1       
I__23303/O                                                             InMux                      259    4489               RISE  1       
I__23304/I                                                             CascadeMux                 0      4489               RISE  1       
I__23304/O                                                             CascadeMux                 0      4489               RISE  1       
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0_LC_1_20_5/in2    LogicCell40_SEQ_MODE_0000  0      4489               RISE  1       
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0_LC_1_20_5/lcout  LogicCell40_SEQ_MODE_0000  351    4839               FALL  1       
I__3738/I                                                              LocalMux                   0      4839               FALL  1       
I__3738/O                                                              LocalMux                   309    5148               FALL  1       
I__3739/I                                                              InMux                      0      5148               FALL  1       
I__3739/O                                                              InMux                      217    5365               FALL  1       
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_LC_1_20_4/in3          LogicCell40_SEQ_MODE_1000  0      5365               FALL  1       

Capture Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__24032/I                                                     ClkMux                     0      154                RISE  1       
I__24032/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_LC_1_20_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: gpio_pin[0]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[0]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 5840


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              4837
---------------------------- ------
Clock To Out Delay             5840

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__24024/I                                                      ClkMux                     0      154                RISE  1       
I__24024/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_LC_3_20_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_LC_3_20_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__4382/I                                                         LocalMux                   0      1003               FALL  1       
I__4382/O                                                         LocalMux                   309    1312               FALL  1       
I__4383/I                                                         InMux                      0      1312               FALL  1       
I__4383/O                                                         InMux                      217    1529               FALL  1       
gpio_pin_iobuf_RNO_0_LC_3_20_2/in3                                LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
gpio_pin_iobuf_RNO_0_LC_3_20_2/lcout                              LogicCell40_SEQ_MODE_0000  288    1816               FALL  1       
I__4377/I                                                         Odrv4                      0      1816               FALL  1       
I__4377/O                                                         Odrv4                      372    2188               FALL  1       
I__4378/I                                                         Span4Mux_s3_v              0      2188               FALL  1       
I__4378/O                                                         Span4Mux_s3_v              337    2525               FALL  1       
I__4379/I                                                         IoSpan4Mux                 0      2525               FALL  1       
I__4379/O                                                         IoSpan4Mux                 323    2847               FALL  1       
I__4380/I                                                         LocalMux                   0      2847               FALL  1       
I__4380/O                                                         LocalMux                   309    3156               FALL  1       
I__4381/I                                                         IoInMux                    0      3156               FALL  1       
I__4381/O                                                         IoInMux                    217    3373               FALL  1       
gpio_pin_iobuf_0_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      3373               FALL  1       
gpio_pin_iobuf_0_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    3549               RISE  1       
gpio_pin_iobuf_0_iopad/OE                                         IO_PAD                     0      3549               RISE  1       
gpio_pin_iobuf_0_iopad/PACKAGEPIN:out                             IO_PAD                     2292   5840               RISE  1       
gpio_pin[0]:out                                                   top                        0      5840               RISE  1       

6.5.2::Path details for port: gpio_pin[10]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[10]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7194


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6191
---------------------------- ------
Clock To Out Delay             7194

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23811/I                                                      ClkMux                     0      154                RISE  1       
I__23811/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_LC_14_5_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_LC_14_5_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__12153/I                                                        Odrv4                      0      1003               RISE  1       
I__12153/O                                                        Odrv4                      351    1354               RISE  1       
I__12154/I                                                        Span4Mux_v                 0      1354               RISE  1       
I__12154/O                                                        Span4Mux_v                 351    1704               RISE  1       
I__12155/I                                                        Span4Mux_v                 0      1704               RISE  1       
I__12155/O                                                        Span4Mux_v                 351    2055               RISE  1       
I__12156/I                                                        Span4Mux_s2_v              0      2055               RISE  1       
I__12156/O                                                        Span4Mux_s2_v              252    2307               RISE  1       
I__12157/I                                                        LocalMux                   0      2307               RISE  1       
I__12157/O                                                        LocalMux                   330    2637               RISE  1       
I__12158/I                                                        IoInMux                    0      2637               RISE  1       
I__12158/O                                                        IoInMux                    259    2897               RISE  1       
gpio_pin_iobuf_10_preio/DOUT0                                     PRE_IO_PIN_TYPE_101001     0      2897               RISE  1       
gpio_pin_iobuf_10_preio/PADOUT                                    PRE_IO_PIN_TYPE_101001     2006   4902               RISE  1       
gpio_pin_iobuf_10_iopad/DIN                                       IO_PAD                     0      4902               RISE  1       
gpio_pin_iobuf_10_iopad/PACKAGEPIN:out                            IO_PAD                     2292   7194               RISE  1       
gpio_pin[10]:out                                                  top                        0      7194               RISE  1       

6.5.3::Path details for port: gpio_pin[11]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[11]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6359


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5356
---------------------------- ------
Clock To Out Delay             6359

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__23863/I                                                       ClkMux                     0      154                RISE  1       
I__23863/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_LC_13_3_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_LC_13_3_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__11202/I                                                         Odrv4                      0      1003               FALL  1       
I__11202/O                                                         Odrv4                      372    1375               FALL  1       
I__11203/I                                                         Span4Mux_v                 0      1375               FALL  1       
I__11203/O                                                         Span4Mux_v                 372    1746               FALL  1       
I__11204/I                                                         LocalMux                   0      1746               FALL  1       
I__11204/O                                                         LocalMux                   309    2055               FALL  1       
I__11205/I                                                         InMux                      0      2055               FALL  1       
I__11205/O                                                         InMux                      217    2272               FALL  1       
gpio_pin_iobuf_RNO_11_LC_11_1_1/in0                                LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
gpio_pin_iobuf_RNO_11_LC_11_1_1/lcout                              LogicCell40_SEQ_MODE_0000  386    2658               FALL  1       
I__8833/I                                                          Odrv4                      0      2658               FALL  1       
I__8833/O                                                          Odrv4                      372    3030               FALL  1       
I__8834/I                                                          Span4Mux_s3_v              0      3030               FALL  1       
I__8834/O                                                          Span4Mux_s3_v              337    3366               FALL  1       
I__8835/I                                                          LocalMux                   0      3366               FALL  1       
I__8835/O                                                          LocalMux                   309    3675               FALL  1       
I__8836/I                                                          IoInMux                    0      3675               FALL  1       
I__8836/O                                                          IoInMux                    217    3892               FALL  1       
gpio_pin_iobuf_11_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101001     0      3892               FALL  1       
gpio_pin_iobuf_11_preio/PADOEN                                     PRE_IO_PIN_TYPE_101001     175    4068               RISE  1       
gpio_pin_iobuf_11_iopad/OE                                         IO_PAD                     0      4068               RISE  1       
gpio_pin_iobuf_11_iopad/PACKAGEPIN:out                             IO_PAD                     2292   6359               RISE  1       
gpio_pin[11]:out                                                   top                        0      6359               RISE  1       

6.5.4::Path details for port: gpio_pin[12]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[12]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6275


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5272
---------------------------- ------
Clock To Out Delay             6275

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__23898/I                                                       ClkMux                     0      154                RISE  1       
I__23898/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_LC_13_1_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_LC_13_1_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__11096/I                                                         Odrv4                      0      1003               FALL  1       
I__11096/O                                                         Odrv4                      372    1375               FALL  1       
I__11097/I                                                         LocalMux                   0      1375               FALL  1       
I__11097/O                                                         LocalMux                   309    1683               FALL  1       
I__11098/I                                                         InMux                      0      1683               FALL  1       
I__11098/O                                                         InMux                      217    1901               FALL  1       
gpio_pin_iobuf_RNO_12_LC_11_1_2/in0                                LogicCell40_SEQ_MODE_0000  0      1901               FALL  1       
gpio_pin_iobuf_RNO_12_LC_11_1_2/lcout                              LogicCell40_SEQ_MODE_0000  386    2286               FALL  1       
I__8828/I                                                          Odrv4                      0      2286               FALL  1       
I__8828/O                                                          Odrv4                      372    2658               FALL  1       
I__8829/I                                                          Span4Mux_v                 0      2658               FALL  1       
I__8829/O                                                          Span4Mux_v                 372    3030               FALL  1       
I__8830/I                                                          Span4Mux_s2_v              0      3030               FALL  1       
I__8830/O                                                          Span4Mux_s2_v              252    3282               FALL  1       
I__8831/I                                                          LocalMux                   0      3282               FALL  1       
I__8831/O                                                          LocalMux                   309    3591               FALL  1       
I__8832/I                                                          IoInMux                    0      3591               FALL  1       
I__8832/O                                                          IoInMux                    217    3808               FALL  1       
gpio_pin_iobuf_12_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101001     0      3808               FALL  1       
gpio_pin_iobuf_12_preio/PADOEN                                     PRE_IO_PIN_TYPE_101001     175    3984               RISE  1       
gpio_pin_iobuf_12_iopad/OE                                         IO_PAD                     0      3984               RISE  1       
gpio_pin_iobuf_12_iopad/PACKAGEPIN:out                             IO_PAD                     2292   6275               RISE  1       
gpio_pin[12]:out                                                   top                        0      6275               RISE  1       

6.5.5::Path details for port: gpio_pin[13]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[13]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6366


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5363
---------------------------- ------
Clock To Out Delay             6366

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__23978/I                                                     ClkMux                     0      154                RISE  1       
I__23978/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_LC_8_1_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_LC_8_1_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__6232/I                                                        Odrv12                     0      1003               FALL  1       
I__6232/O                                                        Odrv12                     540    1543               FALL  1       
I__6233/I                                                        LocalMux                   0      1543               FALL  1       
I__6233/O                                                        LocalMux                   309    1852               FALL  1       
I__6234/I                                                        IoInMux                    0      1852               FALL  1       
I__6234/O                                                        IoInMux                    217    2069               FALL  1       
gpio_pin_iobuf_13_preio/DOUT0                                    PRE_IO_PIN_TYPE_101001     0      2069               FALL  1       
gpio_pin_iobuf_13_preio/PADOUT                                   PRE_IO_PIN_TYPE_101001     2006   4075               RISE  1       
gpio_pin_iobuf_13_iopad/DIN                                      IO_PAD                     0      4075               RISE  1       
gpio_pin_iobuf_13_iopad/PACKAGEPIN:out                           IO_PAD                     2292   6366               RISE  1       
gpio_pin[13]:out                                                 top                        0      6366               RISE  1       

6.5.6::Path details for port: gpio_pin[14]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[14]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6443


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5440
---------------------------- ------
Clock To Out Delay             6443

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__23860/I                                                       ClkMux                     0      154                RISE  1       
I__23860/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_LC_12_4_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_LC_12_4_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__9952/I                                                          Odrv4                      0      1003               FALL  1       
I__9952/O                                                          Odrv4                      372    1375               FALL  1       
I__9953/I                                                          LocalMux                   0      1375               FALL  1       
I__9953/O                                                          LocalMux                   309    1683               FALL  1       
I__9954/I                                                          InMux                      0      1683               FALL  1       
I__9954/O                                                          InMux                      217    1901               FALL  1       
gpio_pin_iobuf_RNO_14_LC_11_1_4/in3                                LogicCell40_SEQ_MODE_0000  0      1901               FALL  1       
gpio_pin_iobuf_RNO_14_LC_11_1_4/lcout                              LogicCell40_SEQ_MODE_0000  288    2188               FALL  1       
I__8813/I                                                          Odrv4                      0      2188               FALL  1       
I__8813/O                                                          Odrv4                      372    2560               FALL  1       
I__8814/I                                                          Span4Mux_h                 0      2560               FALL  1       
I__8814/O                                                          Span4Mux_h                 316    2876               FALL  1       
I__8815/I                                                          Span4Mux_s2_v              0      2876               FALL  1       
I__8815/O                                                          Span4Mux_s2_v              252    3128               FALL  1       
I__8816/I                                                          IoSpan4Mux                 0      3128               FALL  1       
I__8816/O                                                          IoSpan4Mux                 323    3451               FALL  1       
I__8817/I                                                          LocalMux                   0      3451               FALL  1       
I__8817/O                                                          LocalMux                   309    3759               FALL  1       
I__8818/I                                                          IoInMux                    0      3759               FALL  1       
I__8818/O                                                          IoInMux                    217    3977               FALL  1       
gpio_pin_iobuf_14_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101001     0      3977               FALL  1       
gpio_pin_iobuf_14_preio/PADOEN                                     PRE_IO_PIN_TYPE_101001     175    4152               RISE  1       
gpio_pin_iobuf_14_iopad/OE                                         IO_PAD                     0      4152               RISE  1       
gpio_pin_iobuf_14_iopad/PACKAGEPIN:out                             IO_PAD                     2292   6443               RISE  1       
gpio_pin[14]:out                                                   top                        0      6443               RISE  1       

6.5.7::Path details for port: gpio_pin[15]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[15]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6682


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5679
---------------------------- ------
Clock To Out Delay             6682

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__23787/I                                                       ClkMux                     0      154                RISE  1       
I__23787/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_LC_11_9_7/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_LC_11_9_7/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__9290/I                                                          Odrv12                     0      1003               RISE  1       
I__9290/O                                                          Odrv12                     491    1494               RISE  1       
I__9291/I                                                          Span12Mux_s9_v             0      1494               RISE  1       
I__9291/O                                                          Span12Mux_s9_v             379    1873               RISE  1       
I__9292/I                                                          LocalMux                   0      1873               RISE  1       
I__9292/O                                                          LocalMux                   330    2202               RISE  1       
I__9293/I                                                          InMux                      0      2202               RISE  1       
I__9293/O                                                          InMux                      259    2462               RISE  1       
gpio_pin_iobuf_RNO_15_LC_11_1_5/in3                                LogicCell40_SEQ_MODE_0000  0      2462               RISE  1       
gpio_pin_iobuf_RNO_15_LC_11_1_5/lcout                              LogicCell40_SEQ_MODE_0000  288    2749               FALL  1       
I__8808/I                                                          Odrv4                      0      2749               FALL  1       
I__8808/O                                                          Odrv4                      372    3121               FALL  1       
I__8809/I                                                          Span4Mux_h                 0      3121               FALL  1       
I__8809/O                                                          Span4Mux_h                 316    3437               FALL  1       
I__8810/I                                                          Span4Mux_s2_v              0      3437               FALL  1       
I__8810/O                                                          Span4Mux_s2_v              252    3689               FALL  1       
I__8811/I                                                          LocalMux                   0      3689               FALL  1       
I__8811/O                                                          LocalMux                   309    3998               FALL  1       
I__8812/I                                                          IoInMux                    0      3998               FALL  1       
I__8812/O                                                          IoInMux                    217    4215               FALL  1       
gpio_pin_iobuf_15_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101001     0      4215               FALL  1       
gpio_pin_iobuf_15_preio/PADOEN                                     PRE_IO_PIN_TYPE_101001     175    4390               RISE  1       
gpio_pin_iobuf_15_iopad/OE                                         IO_PAD                     0      4390               RISE  1       
gpio_pin_iobuf_15_iopad/PACKAGEPIN:out                             IO_PAD                     2292   6682               RISE  1       
gpio_pin[15]:out                                                   top                        0      6682               RISE  1       

6.5.8::Path details for port: gpio_pin[16]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[16]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6591


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5588
---------------------------- ------
Clock To Out Delay             6591

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23899/I                                                      ClkMux                     0      154                RISE  1       
I__23899/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__4738/I                                                         LocalMux                   0      1003               FALL  1       
I__4738/O                                                         LocalMux                   309    1312               FALL  1       
I__4739/I                                                         InMux                      0      1312               FALL  1       
I__4739/O                                                         InMux                      217    1529               FALL  1       
gpio_pin_iobuf_RNO_16_LC_5_8_7/in0                                LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
gpio_pin_iobuf_RNO_16_LC_5_8_7/lcout                              LogicCell40_SEQ_MODE_0000  386    1915               FALL  1       
I__4667/I                                                         Odrv4                      0      1915               FALL  1       
I__4667/O                                                         Odrv4                      372    2286               FALL  1       
I__4668/I                                                         Span4Mux_v                 0      2286               FALL  1       
I__4668/O                                                         Span4Mux_v                 372    2658               FALL  1       
I__4669/I                                                         Span4Mux_v                 0      2658               FALL  1       
I__4669/O                                                         Span4Mux_v                 372    3030               FALL  1       
I__4670/I                                                         Span4Mux_v                 0      3030               FALL  1       
I__4670/O                                                         Span4Mux_v                 372    3402               FALL  1       
I__4671/I                                                         Span4Mux_s1_v              0      3402               FALL  1       
I__4671/O                                                         Span4Mux_s1_v              196    3598               FALL  1       
I__4672/I                                                         LocalMux                   0      3598               FALL  1       
I__4672/O                                                         LocalMux                   309    3906               FALL  1       
I__4673/I                                                         IoInMux                    0      3906               FALL  1       
I__4673/O                                                         IoInMux                    217    4124               FALL  1       
gpio_pin_iobuf_16_preio/OUTPUTENABLE                              PRE_IO_PIN_TYPE_101000     0      4124               FALL  1       
gpio_pin_iobuf_16_preio/PADOEN                                    PRE_IO_PIN_TYPE_101000     175    4299               RISE  1       
gpio_pin_iobuf_16_iopad/OE                                        IO_PAD                     0      4299               RISE  1       
gpio_pin_iobuf_16_iopad/PACKAGEPIN:out                            IO_PAD                     2292   6591               RISE  1       
gpio_pin[16]:out                                                  top                        0      6591               RISE  1       

6.5.9::Path details for port: gpio_pin[17]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[17]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7545


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6542
---------------------------- ------
Clock To Out Delay             7545

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__23936/I                                                     ClkMux                     0      154                RISE  1       
I__23936/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_LC_3_9_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_LC_3_9_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__4189/I                                                        Odrv4                      0      1003               RISE  1       
I__4189/O                                                        Odrv4                      351    1354               RISE  1       
I__4190/I                                                        Span4Mux_v                 0      1354               RISE  1       
I__4190/O                                                        Span4Mux_v                 351    1704               RISE  1       
I__4191/I                                                        Span4Mux_v                 0      1704               RISE  1       
I__4191/O                                                        Span4Mux_v                 351    2055               RISE  1       
I__4192/I                                                        Span4Mux_v                 0      2055               RISE  1       
I__4192/O                                                        Span4Mux_v                 351    2406               RISE  1       
I__4193/I                                                        Span4Mux_s2_v              0      2406               RISE  1       
I__4193/O                                                        Span4Mux_s2_v              252    2658               RISE  1       
I__4194/I                                                        LocalMux                   0      2658               RISE  1       
I__4194/O                                                        LocalMux                   330    2988               RISE  1       
I__4195/I                                                        IoInMux                    0      2988               RISE  1       
I__4195/O                                                        IoInMux                    259    3247               RISE  1       
gpio_pin_iobuf_17_preio/DOUT0                                    PRE_IO_PIN_TYPE_101000     0      3247               RISE  1       
gpio_pin_iobuf_17_preio/PADOUT                                   PRE_IO_PIN_TYPE_101000     2006   5253               RISE  1       
gpio_pin_iobuf_17_iopad/DIN                                      IO_PAD                     0      5253               RISE  1       
gpio_pin_iobuf_17_iopad/PACKAGEPIN:out                           IO_PAD                     2292   7545               RISE  1       
gpio_pin[17]:out                                                 top                        0      7545               RISE  1       

6.5.10::Path details for port: gpio_pin[18]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[18]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6906


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5903
---------------------------- ------
Clock To Out Delay             6906

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__23923/I                                                       ClkMux                     0      154                RISE  1       
I__23923/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_oe_l_LC_1_11_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_oe_l_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3576/I                                                          LocalMux                   0      1003               FALL  1       
I__3576/O                                                          LocalMux                   309    1312               FALL  1       
I__3577/I                                                          InMux                      0      1312               FALL  1       
I__3577/O                                                          InMux                      217    1529               FALL  1       
gpio_pin_iobuf_RNO_18_LC_1_12_1/in0                                LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
gpio_pin_iobuf_RNO_18_LC_1_12_1/lcout                              LogicCell40_SEQ_MODE_0000  449    1978               RISE  1       
I__3569/I                                                          Odrv12                     0      1978               RISE  1       
I__3569/O                                                          Odrv12                     491    2469               RISE  1       
I__3570/I                                                          Sp12to4                    0      2469               RISE  1       
I__3570/O                                                          Sp12to4                    428    2897               RISE  1       
I__3571/I                                                          Span4Mux_v                 0      2897               RISE  1       
I__3571/O                                                          Span4Mux_v                 351    3247               RISE  1       
I__3572/I                                                          Span4Mux_s3_v              0      3247               RISE  1       
I__3572/O                                                          Span4Mux_s3_v              316    3563               RISE  1       
I__3573/I                                                          IoSpan4Mux                 0      3563               RISE  1       
I__3573/O                                                          IoSpan4Mux                 288    3850               RISE  1       
I__3574/I                                                          LocalMux                   0      3850               RISE  1       
I__3574/O                                                          LocalMux                   330    4180               RISE  1       
I__3575/I                                                          IoInMux                    0      4180               RISE  1       
I__3575/O                                                          IoInMux                    259    4440               RISE  1       
gpio_pin_iobuf_18_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      4440               RISE  1       
gpio_pin_iobuf_18_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    4615               RISE  1       
gpio_pin_iobuf_18_iopad/OE                                         IO_PAD                     0      4615               RISE  1       
gpio_pin_iobuf_18_iopad/PACKAGEPIN:out                             IO_PAD                     2292   6906               RISE  1       
gpio_pin[18]:out                                                   top                        0      6906               RISE  1       

6.5.11::Path details for port: gpio_pin[19]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[19]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6759


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5756
---------------------------- ------
Clock To Out Delay             6759

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__23934/I                                                       ClkMux                     0      154                RISE  1       
I__23934/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_oe_l_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_oe_l_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3880/I                                                          Odrv4                      0      1003               FALL  1       
I__3880/O                                                          Odrv4                      372    1375               FALL  1       
I__3881/I                                                          LocalMux                   0      1375               FALL  1       
I__3881/O                                                          LocalMux                   309    1683               FALL  1       
I__3882/I                                                          InMux                      0      1683               FALL  1       
I__3882/O                                                          InMux                      217    1901               FALL  1       
gpio_pin_iobuf_RNO_19_LC_1_12_2/in3                                LogicCell40_SEQ_MODE_0000  0      1901               FALL  1       
gpio_pin_iobuf_RNO_19_LC_1_12_2/lcout                              LogicCell40_SEQ_MODE_0000  316    2216               RISE  1       
I__3563/I                                                          Odrv12                     0      2216               RISE  1       
I__3563/O                                                          Odrv12                     491    2707               RISE  1       
I__3564/I                                                          Span12Mux_s7_v             0      2707               RISE  1       
I__3564/O                                                          Span12Mux_s7_v             281    2988               RISE  1       
I__3565/I                                                          Sp12to4                    0      2988               RISE  1       
I__3565/O                                                          Sp12to4                    428    3416               RISE  1       
I__3566/I                                                          IoSpan4Mux                 0      3416               RISE  1       
I__3566/O                                                          IoSpan4Mux                 288    3703               RISE  1       
I__3567/I                                                          LocalMux                   0      3703               RISE  1       
I__3567/O                                                          LocalMux                   330    4033               RISE  1       
I__3568/I                                                          IoInMux                    0      4033               RISE  1       
I__3568/O                                                          IoInMux                    259    4292               RISE  1       
gpio_pin_iobuf_19_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      4292               RISE  1       
gpio_pin_iobuf_19_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    4468               RISE  1       
gpio_pin_iobuf_19_iopad/OE                                         IO_PAD                     0      4468               RISE  1       
gpio_pin_iobuf_19_iopad/PACKAGEPIN:out                             IO_PAD                     2292   6759               RISE  1       
gpio_pin[19]:out                                                   top                        0      6759               RISE  1       

6.5.12::Path details for port: gpio_pin[1]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[1]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 5805


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              4802
---------------------------- ------
Clock To Out Delay             5805

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__24004/I                                                      ClkMux                     0      154                RISE  1       
I__24004/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_LC_1_16_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_LC_1_16_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3632/I                                                         LocalMux                   0      1003               FALL  1       
I__3632/O                                                         LocalMux                   309    1312               FALL  1       
I__3633/I                                                         InMux                      0      1312               FALL  1       
I__3633/O                                                         InMux                      217    1529               FALL  1       
gpio_pin_iobuf_RNO_1_LC_1_17_3/in3                                LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
gpio_pin_iobuf_RNO_1_LC_1_17_3/lcout                              LogicCell40_SEQ_MODE_0000  288    1816               FALL  1       
I__3627/I                                                         Odrv4                      0      1816               FALL  1       
I__3627/O                                                         Odrv4                      372    2188               FALL  1       
I__3628/I                                                         Span4Mux_v                 0      2188               FALL  1       
I__3628/O                                                         Span4Mux_v                 372    2560               FALL  1       
I__3629/I                                                         Span4Mux_s2_v              0      2560               FALL  1       
I__3629/O                                                         Span4Mux_s2_v              252    2812               FALL  1       
I__3630/I                                                         LocalMux                   0      2812               FALL  1       
I__3630/O                                                         LocalMux                   309    3121               FALL  1       
I__3631/I                                                         IoInMux                    0      3121               FALL  1       
I__3631/O                                                         IoInMux                    217    3338               FALL  1       
gpio_pin_iobuf_1_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      3338               FALL  1       
gpio_pin_iobuf_1_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    3514               RISE  1       
gpio_pin_iobuf_1_iopad/OE                                         IO_PAD                     0      3514               RISE  1       
gpio_pin_iobuf_1_iopad/PACKAGEPIN:out                             IO_PAD                     2292   5805               RISE  1       
gpio_pin[1]:out                                                   top                        0      5805               RISE  1       

6.5.13::Path details for port: gpio_pin[20]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[20]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6815


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5812
---------------------------- ------
Clock To Out Delay             6815

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__23980/I                                                       ClkMux                     0      154                RISE  1       
I__23980/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_LC_1_14_2/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_LC_1_14_2/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3592/I                                                          Odrv12                     0      1003               FALL  1       
I__3592/O                                                          Odrv12                     540    1543               FALL  1       
I__3593/I                                                          LocalMux                   0      1543               FALL  1       
I__3593/O                                                          LocalMux                   309    1852               FALL  1       
I__3594/I                                                          InMux                      0      1852               FALL  1       
I__3594/O                                                          InMux                      217    2069               FALL  1       
gpio_pin_iobuf_RNO_20_LC_1_12_3/in3                                LogicCell40_SEQ_MODE_0000  0      2069               FALL  1       
gpio_pin_iobuf_RNO_20_LC_1_12_3/lcout                              LogicCell40_SEQ_MODE_0000  316    2385               RISE  1       
I__3558/I                                                          Odrv12                     0      2385               RISE  1       
I__3558/O                                                          Odrv12                     491    2876               RISE  1       
I__3559/I                                                          Span12Mux_v                0      2876               RISE  1       
I__3559/O                                                          Span12Mux_v                491    3366               RISE  1       
I__3560/I                                                          Span12Mux_s9_h             0      3366               RISE  1       
I__3560/O                                                          Span12Mux_s9_h             393    3759               RISE  1       
I__3561/I                                                          LocalMux                   0      3759               RISE  1       
I__3561/O                                                          LocalMux                   330    4089               RISE  1       
I__3562/I                                                          IoInMux                    0      4089               RISE  1       
I__3562/O                                                          IoInMux                    259    4348               RISE  1       
gpio_pin_iobuf_20_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101001     0      4348               RISE  1       
gpio_pin_iobuf_20_preio/PADOEN                                     PRE_IO_PIN_TYPE_101001     175    4524               RISE  1       
gpio_pin_iobuf_20_iopad/OE                                         IO_PAD                     0      4524               RISE  1       
gpio_pin_iobuf_20_iopad/PACKAGEPIN:out                             IO_PAD                     2292   6815               RISE  1       
gpio_pin[20]:out                                                   top                        0      6815               RISE  1       

6.5.14::Path details for port: gpio_pin[21]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[21]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7089


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6086
---------------------------- ------
Clock To Out Delay             7089

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__24028/I                                                       ClkMux                     0      154                RISE  1       
I__24028/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_LC_1_19_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_LC_1_19_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3722/I                                                          Odrv12                     0      1003               FALL  1       
I__3722/O                                                          Odrv12                     540    1543               FALL  1       
I__3723/I                                                          LocalMux                   0      1543               FALL  1       
I__3723/O                                                          LocalMux                   309    1852               FALL  1       
I__3724/I                                                          InMux                      0      1852               FALL  1       
I__3724/O                                                          InMux                      217    2069               FALL  1       
gpio_pin_iobuf_RNO_21_LC_1_12_4/in3                                LogicCell40_SEQ_MODE_0000  0      2069               FALL  1       
gpio_pin_iobuf_RNO_21_LC_1_12_4/lcout                              LogicCell40_SEQ_MODE_0000  288    2357               FALL  1       
I__3551/I                                                          Odrv4                      0      2357               FALL  1       
I__3551/O                                                          Odrv4                      372    2728               FALL  1       
I__3552/I                                                          Span4Mux_v                 0      2728               FALL  1       
I__3552/O                                                          Span4Mux_v                 372    3100               FALL  1       
I__3553/I                                                          Span4Mux_v                 0      3100               FALL  1       
I__3553/O                                                          Span4Mux_v                 372    3472               FALL  1       
I__3554/I                                                          Span4Mux_v                 0      3472               FALL  1       
I__3554/O                                                          Span4Mux_v                 372    3843               FALL  1       
I__3555/I                                                          Span4Mux_s2_v              0      3843               FALL  1       
I__3555/O                                                          Span4Mux_s2_v              252    4096               FALL  1       
I__3556/I                                                          LocalMux                   0      4096               FALL  1       
I__3556/O                                                          LocalMux                   309    4404               FALL  1       
I__3557/I                                                          IoInMux                    0      4404               FALL  1       
I__3557/O                                                          IoInMux                    217    4622               FALL  1       
gpio_pin_iobuf_21_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      4622               FALL  1       
gpio_pin_iobuf_21_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    4797               RISE  1       
gpio_pin_iobuf_21_iopad/OE                                         IO_PAD                     0      4797               RISE  1       
gpio_pin_iobuf_21_iopad/PACKAGEPIN:out                             IO_PAD                     2292   7089               RISE  1       
gpio_pin[21]:out                                                   top                        0      7089               RISE  1       

6.5.15::Path details for port: gpio_pin[22]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[22]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6766


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5763
---------------------------- ------
Clock To Out Delay             6766

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__24015/I                                                       ClkMux                     0      154                RISE  1       
I__24015/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_oe_l_LC_1_17_7/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_oe_l_LC_1_17_7/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3688/I                                                          Odrv4                      0      1003               FALL  1       
I__3688/O                                                          Odrv4                      372    1375               FALL  1       
I__3689/I                                                          Span4Mux_v                 0      1375               FALL  1       
I__3689/O                                                          Span4Mux_v                 372    1746               FALL  1       
I__3690/I                                                          LocalMux                   0      1746               FALL  1       
I__3690/O                                                          LocalMux                   309    2055               FALL  1       
I__3691/I                                                          InMux                      0      2055               FALL  1       
I__3691/O                                                          InMux                      217    2272               FALL  1       
gpio_pin_iobuf_RNO_22_LC_1_12_5/in3                                LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
gpio_pin_iobuf_RNO_22_LC_1_12_5/lcout                              LogicCell40_SEQ_MODE_0000  316    2588               RISE  1       
I__3546/I                                                          Odrv12                     0      2588               RISE  1       
I__3546/O                                                          Odrv12                     491    3079               RISE  1       
I__3547/I                                                          Span12Mux_v                0      3079               RISE  1       
I__3547/O                                                          Span12Mux_v                491    3570               RISE  1       
I__3548/I                                                          Span12Mux_s2_v             0      3570               RISE  1       
I__3548/O                                                          Span12Mux_s2_v             140    3710               RISE  1       
I__3549/I                                                          LocalMux                   0      3710               RISE  1       
I__3549/O                                                          LocalMux                   330    4040               RISE  1       
I__3550/I                                                          IoInMux                    0      4040               RISE  1       
I__3550/O                                                          IoInMux                    259    4299               RISE  1       
gpio_pin_iobuf_22_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      4299               RISE  1       
gpio_pin_iobuf_22_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    4475               RISE  1       
gpio_pin_iobuf_22_iopad/OE                                         IO_PAD                     0      4475               RISE  1       
gpio_pin_iobuf_22_iopad/PACKAGEPIN:out                             IO_PAD                     2292   6766               RISE  1       
gpio_pin[22]:out                                                   top                        0      6766               RISE  1       

6.5.16::Path details for port: gpio_pin[23]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[23]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7089


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6086
---------------------------- ------
Clock To Out Delay             7089

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                      ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                       gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                       GlobalMux                  0      0                  RISE  1       
I__23657/O                                                       GlobalMux                  154    154                RISE  1       
I__24015/I                                                       ClkMux                     0      154                RISE  1       
I__24015/O                                                       ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_oe_l_LC_1_17_2/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_oe_l_LC_1_17_2/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3634/I                                                          Odrv12                     0      1003               FALL  1       
I__3634/O                                                          Odrv12                     540    1543               FALL  1       
I__3635/I                                                          LocalMux                   0      1543               FALL  1       
I__3635/O                                                          LocalMux                   309    1852               FALL  1       
I__3636/I                                                          InMux                      0      1852               FALL  1       
I__3636/O                                                          InMux                      217    2069               FALL  1       
gpio_pin_iobuf_RNO_23_LC_1_12_6/in3                                LogicCell40_SEQ_MODE_0000  0      2069               FALL  1       
gpio_pin_iobuf_RNO_23_LC_1_12_6/lcout                              LogicCell40_SEQ_MODE_0000  288    2357               FALL  1       
I__3539/I                                                          Odrv4                      0      2357               FALL  1       
I__3539/O                                                          Odrv4                      372    2728               FALL  1       
I__3540/I                                                          Span4Mux_v                 0      2728               FALL  1       
I__3540/O                                                          Span4Mux_v                 372    3100               FALL  1       
I__3541/I                                                          Span4Mux_v                 0      3100               FALL  1       
I__3541/O                                                          Span4Mux_v                 372    3472               FALL  1       
I__3542/I                                                          Span4Mux_v                 0      3472               FALL  1       
I__3542/O                                                          Span4Mux_v                 372    3843               FALL  1       
I__3543/I                                                          Span4Mux_s2_v              0      3843               FALL  1       
I__3543/O                                                          Span4Mux_s2_v              252    4096               FALL  1       
I__3544/I                                                          LocalMux                   0      4096               FALL  1       
I__3544/O                                                          LocalMux                   309    4404               FALL  1       
I__3545/I                                                          IoInMux                    0      4404               FALL  1       
I__3545/O                                                          IoInMux                    217    4622               FALL  1       
gpio_pin_iobuf_23_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      4622               FALL  1       
gpio_pin_iobuf_23_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    4797               RISE  1       
gpio_pin_iobuf_23_iopad/OE                                         IO_PAD                     0      4797               RISE  1       
gpio_pin_iobuf_23_iopad/PACKAGEPIN:out                             IO_PAD                     2292   7089               RISE  1       
gpio_pin[23]:out                                                   top                        0      7089               RISE  1       

6.5.17::Path details for port: gpio_pin[2]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[2]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 5518


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              4515
---------------------------- ------
Clock To Out Delay             5518

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__24032/I                                                      ClkMux                     0      154                RISE  1       
I__24032/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_LC_1_20_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_LC_1_20_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3755/I                                                         LocalMux                   0      1003               FALL  1       
I__3755/O                                                         LocalMux                   309    1312               FALL  1       
I__3756/I                                                         InMux                      0      1312               FALL  1       
I__3756/O                                                         InMux                      217    1529               FALL  1       
gpio_pin_iobuf_RNO_2_LC_1_20_2/in3                                LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
gpio_pin_iobuf_RNO_2_LC_1_20_2/lcout                              LogicCell40_SEQ_MODE_0000  288    1816               FALL  1       
I__3751/I                                                         Odrv4                      0      1816               FALL  1       
I__3751/O                                                         Odrv4                      372    2188               FALL  1       
I__3752/I                                                         Span4Mux_s3_v              0      2188               FALL  1       
I__3752/O                                                         Span4Mux_s3_v              337    2525               FALL  1       
I__3753/I                                                         LocalMux                   0      2525               FALL  1       
I__3753/O                                                         LocalMux                   309    2833               FALL  1       
I__3754/I                                                         IoInMux                    0      2833               FALL  1       
I__3754/O                                                         IoInMux                    217    3051               FALL  1       
gpio_pin_iobuf_2_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      3051               FALL  1       
gpio_pin_iobuf_2_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    3226               RISE  1       
gpio_pin_iobuf_2_iopad/OE                                         IO_PAD                     0      3226               RISE  1       
gpio_pin_iobuf_2_iopad/PACKAGEPIN:out                             IO_PAD                     2292   5518               RISE  1       
gpio_pin[2]:out                                                   top                        0      5518               RISE  1       

6.5.18::Path details for port: gpio_pin[3]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[3]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 5609


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              4606
---------------------------- ------
Clock To Out Delay             5609

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__24030/I                                                      ClkMux                     0      154                RISE  1       
I__24030/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_LC_2_20_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_LC_2_20_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__3974/I                                                         LocalMux                   0      1003               FALL  1       
I__3974/O                                                         LocalMux                   309    1312               FALL  1       
I__3975/I                                                         InMux                      0      1312               FALL  1       
I__3975/O                                                         InMux                      217    1529               FALL  1       
gpio_pin_iobuf_RNO_3_LC_2_20_2/in1                                LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
gpio_pin_iobuf_RNO_3_LC_2_20_2/lcout                              LogicCell40_SEQ_MODE_0000  379    1908               FALL  1       
I__3970/I                                                         Odrv4                      0      1908               FALL  1       
I__3970/O                                                         Odrv4                      372    2279               FALL  1       
I__3971/I                                                         Span4Mux_s3_v              0      2279               FALL  1       
I__3971/O                                                         Span4Mux_s3_v              337    2616               FALL  1       
I__3972/I                                                         LocalMux                   0      2616               FALL  1       
I__3972/O                                                         LocalMux                   309    2925               FALL  1       
I__3973/I                                                         IoInMux                    0      2925               FALL  1       
I__3973/O                                                         IoInMux                    217    3142               FALL  1       
gpio_pin_iobuf_3_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101001     0      3142               FALL  1       
gpio_pin_iobuf_3_preio/PADOEN                                     PRE_IO_PIN_TYPE_101001     175    3317               RISE  1       
gpio_pin_iobuf_3_iopad/OE                                         IO_PAD                     0      3317               RISE  1       
gpio_pin_iobuf_3_iopad/PACKAGEPIN:out                             IO_PAD                     2292   5609               RISE  1       
gpio_pin[3]:out                                                   top                        0      5609               RISE  1       

6.5.19::Path details for port: gpio_pin[4]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[4]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 5616


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              4613
---------------------------- ------
Clock To Out Delay             5616

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__24018/I                                                      ClkMux                     0      154                RISE  1       
I__24018/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_LC_3_19_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_LC_3_19_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__4354/I                                                         LocalMux                   0      1003               FALL  1       
I__4354/O                                                         LocalMux                   309    1312               FALL  1       
I__4355/I                                                         InMux                      0      1312               FALL  1       
I__4355/O                                                         InMux                      217    1529               FALL  1       
gpio_pin_iobuf_RNO_4_LC_3_20_5/in0                                LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
gpio_pin_iobuf_RNO_4_LC_3_20_5/lcout                              LogicCell40_SEQ_MODE_0000  386    1915               FALL  1       
I__4350/I                                                         Odrv4                      0      1915               FALL  1       
I__4350/O                                                         Odrv4                      372    2286               FALL  1       
I__4351/I                                                         Span4Mux_s3_v              0      2286               FALL  1       
I__4351/O                                                         Span4Mux_s3_v              337    2623               FALL  1       
I__4352/I                                                         LocalMux                   0      2623               FALL  1       
I__4352/O                                                         LocalMux                   309    2932               FALL  1       
I__4353/I                                                         IoInMux                    0      2932               FALL  1       
I__4353/O                                                         IoInMux                    217    3149               FALL  1       
gpio_pin_iobuf_4_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      3149               FALL  1       
gpio_pin_iobuf_4_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    3324               RISE  1       
gpio_pin_iobuf_4_iopad/OE                                         IO_PAD                     0      3324               RISE  1       
gpio_pin_iobuf_4_iopad/PACKAGEPIN:out                             IO_PAD                     2292   5616               RISE  1       
gpio_pin[4]:out                                                   top                        0      5616               RISE  1       

6.5.20::Path details for port: gpio_pin[5]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[5]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 5735


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              4732
---------------------------- ------
Clock To Out Delay             5735

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__24013/I                                                      ClkMux                     0      154                RISE  1       
I__24013/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_LC_5_20_6/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__5656/I                                                         LocalMux                   0      1003               FALL  1       
I__5656/O                                                         LocalMux                   309    1312               FALL  1       
I__5657/I                                                         InMux                      0      1312               FALL  1       
I__5657/O                                                         InMux                      217    1529               FALL  1       
gpio_pin_iobuf_RNO_5_LC_6_20_6/in0                                LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
gpio_pin_iobuf_RNO_5_LC_6_20_6/lcout                              LogicCell40_SEQ_MODE_0000  386    1915               FALL  1       
I__5652/I                                                         Odrv12                     0      1915               FALL  1       
I__5652/O                                                         Odrv12                     540    2455               FALL  1       
I__5653/I                                                         Span12Mux_s6_v             0      2455               FALL  1       
I__5653/O                                                         Span12Mux_s6_v             288    2742               FALL  1       
I__5654/I                                                         LocalMux                   0      2742               FALL  1       
I__5654/O                                                         LocalMux                   309    3051               FALL  1       
I__5655/I                                                         IoInMux                    0      3051               FALL  1       
I__5655/O                                                         IoInMux                    217    3268               FALL  1       
gpio_pin_iobuf_5_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101001     0      3268               FALL  1       
gpio_pin_iobuf_5_preio/PADOEN                                     PRE_IO_PIN_TYPE_101001     175    3444               RISE  1       
gpio_pin_iobuf_5_iopad/OE                                         IO_PAD                     0      3444               RISE  1       
gpio_pin_iobuf_5_iopad/PACKAGEPIN:out                             IO_PAD                     2292   5735               RISE  1       
gpio_pin[5]:out                                                   top                        0      5735               RISE  1       

6.5.21::Path details for port: gpio_pin[6]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[6]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 5833


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              4830
---------------------------- ------
Clock To Out Delay             5833

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23976/I                                                      ClkMux                     0      154                RISE  1       
I__23976/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_LC_7_20_6/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_LC_7_20_6/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__6171/I                                                         LocalMux                   0      1003               FALL  1       
I__6171/O                                                         LocalMux                   309    1312               FALL  1       
I__6172/I                                                         InMux                      0      1312               FALL  1       
I__6172/O                                                         InMux                      217    1529               FALL  1       
gpio_pin_iobuf_RNO_6_LC_7_20_2/in3                                LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
gpio_pin_iobuf_RNO_6_LC_7_20_2/lcout                              LogicCell40_SEQ_MODE_0000  288    1816               FALL  1       
I__6198/I                                                         Odrv4                      0      1816               FALL  1       
I__6198/O                                                         Odrv4                      372    2188               FALL  1       
I__6199/I                                                         Span4Mux_h                 0      2188               FALL  1       
I__6199/O                                                         Span4Mux_h                 316    2504               FALL  1       
I__6200/I                                                         Span4Mux_s3_v              0      2504               FALL  1       
I__6200/O                                                         Span4Mux_s3_v              337    2840               FALL  1       
I__6201/I                                                         LocalMux                   0      2840               FALL  1       
I__6201/O                                                         LocalMux                   309    3149               FALL  1       
I__6202/I                                                         IoInMux                    0      3149               FALL  1       
I__6202/O                                                         IoInMux                    217    3366               FALL  1       
gpio_pin_iobuf_6_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      3366               FALL  1       
gpio_pin_iobuf_6_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    3542               RISE  1       
gpio_pin_iobuf_6_iopad/OE                                         IO_PAD                     0      3542               RISE  1       
gpio_pin_iobuf_6_iopad/PACKAGEPIN:out                             IO_PAD                     2292   5833               RISE  1       
gpio_pin[6]:out                                                   top                        0      5833               RISE  1       

6.5.22::Path details for port: gpio_pin[7]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[7]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 5840


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              4837
---------------------------- ------
Clock To Out Delay             5840

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23963/I                                                      ClkMux                     0      154                RISE  1       
I__23963/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_LC_8_20_1/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_LC_8_20_1/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__6921/I                                                         LocalMux                   0      1003               FALL  1       
I__6921/O                                                         LocalMux                   309    1312               FALL  1       
I__6922/I                                                         InMux                      0      1312               FALL  1       
I__6922/O                                                         InMux                      217    1529               FALL  1       
gpio_pin_iobuf_RNO_7_LC_8_20_2/in3                                LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
gpio_pin_iobuf_RNO_7_LC_8_20_2/lcout                              LogicCell40_SEQ_MODE_0000  288    1816               FALL  1       
I__6916/I                                                         Odrv4                      0      1816               FALL  1       
I__6916/O                                                         Odrv4                      372    2188               FALL  1       
I__6917/I                                                         Span4Mux_s3_v              0      2188               FALL  1       
I__6917/O                                                         Span4Mux_s3_v              337    2525               FALL  1       
I__6918/I                                                         IoSpan4Mux                 0      2525               FALL  1       
I__6918/O                                                         IoSpan4Mux                 323    2847               FALL  1       
I__6919/I                                                         LocalMux                   0      2847               FALL  1       
I__6919/O                                                         LocalMux                   309    3156               FALL  1       
I__6920/I                                                         IoInMux                    0      3156               FALL  1       
I__6920/O                                                         IoInMux                    217    3373               FALL  1       
gpio_pin_iobuf_7_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101000     0      3373               FALL  1       
gpio_pin_iobuf_7_preio/PADOEN                                     PRE_IO_PIN_TYPE_101000     175    3549               RISE  1       
gpio_pin_iobuf_7_iopad/OE                                         IO_PAD                     0      3549               RISE  1       
gpio_pin_iobuf_7_iopad/PACKAGEPIN:out                             IO_PAD                     2292   5840               RISE  1       
gpio_pin[7]:out                                                   top                        0      5840               RISE  1       

6.5.23::Path details for port: gpio_pin[8]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[8]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 7348


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              6345
---------------------------- ------
Clock To Out Delay             7348

Launch Clock Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                    ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                     gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                     GlobalMux                  0      0                  RISE  1       
I__23657/O                                                     GlobalMux                  154    154                RISE  1       
I__23760/I                                                     ClkMux                     0      154                RISE  1       
I__23760/O                                                     ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_LC_15_7_3/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_LC_15_7_3/lcout  LogicCell40_SEQ_MODE_1000  540    1003               RISE  1       
I__13713/I                                                       Odrv12                     0      1003               RISE  1       
I__13713/O                                                       Odrv12                     491    1494               RISE  1       
I__13714/I                                                       Sp12to4                    0      1494               RISE  1       
I__13714/O                                                       Sp12to4                    428    1922               RISE  1       
I__13715/I                                                       Span4Mux_s2_v              0      1922               RISE  1       
I__13715/O                                                       Span4Mux_s2_v              252    2174               RISE  1       
I__13716/I                                                       IoSpan4Mux                 0      2174               RISE  1       
I__13716/O                                                       IoSpan4Mux                 288    2462               RISE  1       
I__13717/I                                                       LocalMux                   0      2462               RISE  1       
I__13717/O                                                       LocalMux                   330    2791               RISE  1       
I__13718/I                                                       IoInMux                    0      2791               RISE  1       
I__13718/O                                                       IoInMux                    259    3051               RISE  1       
gpio_pin_iobuf_8_preio/DOUT0                                     PRE_IO_PIN_TYPE_101001     0      3051               RISE  1       
gpio_pin_iobuf_8_preio/PADOUT                                    PRE_IO_PIN_TYPE_101001     2006   5057               RISE  1       
gpio_pin_iobuf_8_iopad/DIN                                       IO_PAD                     0      5057               RISE  1       
gpio_pin_iobuf_8_iopad/PACKAGEPIN:out                            IO_PAD                     2292   7348               RISE  1       
gpio_pin[8]:out                                                  top                        0      7348               RISE  1       

6.5.24::Path details for port: gpio_pin[9]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : gpio_pin[9]:out
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6948


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5945
---------------------------- ------
Clock To Out Delay             6948

Launch Clock Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT                                     ICE_GB                     0      0                  RISE  1794    
I__23656/I                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                                                      gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                                                      GlobalMux                  0      0                  RISE  1       
I__23657/O                                                      GlobalMux                  154    154                RISE  1       
I__23742/I                                                      ClkMux                     0      154                RISE  1       
I__23742/O                                                      ClkMux                     309    463                RISE  1       
u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_LC_14_9_7/clk  LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_LC_14_9_7/lcout  LogicCell40_SEQ_MODE_1000  540    1003               FALL  1       
I__13741/I                                                        Odrv4                      0      1003               FALL  1       
I__13741/O                                                        Odrv4                      372    1375               FALL  1       
I__13742/I                                                        Span4Mux_v                 0      1375               FALL  1       
I__13742/O                                                        Span4Mux_v                 372    1746               FALL  1       
I__13743/I                                                        LocalMux                   0      1746               FALL  1       
I__13743/O                                                        LocalMux                   309    2055               FALL  1       
I__13744/I                                                        InMux                      0      2055               FALL  1       
I__13744/O                                                        InMux                      217    2272               FALL  1       
gpio_pin_iobuf_RNO_9_LC_15_6_1/in3                                LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
gpio_pin_iobuf_RNO_9_LC_15_6_1/lcout                              LogicCell40_SEQ_MODE_0000  288    2560               FALL  1       
I__13735/I                                                        Odrv4                      0      2560               FALL  1       
I__13735/O                                                        Odrv4                      372    2932               FALL  1       
I__13736/I                                                        Span4Mux_h                 0      2932               FALL  1       
I__13736/O                                                        Span4Mux_h                 316    3247               FALL  1       
I__13737/I                                                        Span4Mux_v                 0      3247               FALL  1       
I__13737/O                                                        Span4Mux_v                 372    3619               FALL  1       
I__13738/I                                                        Span4Mux_s3_v              0      3619               FALL  1       
I__13738/O                                                        Span4Mux_s3_v              337    3956               FALL  1       
I__13739/I                                                        LocalMux                   0      3956               FALL  1       
I__13739/O                                                        LocalMux                   309    4264               FALL  1       
I__13740/I                                                        IoInMux                    0      4264               FALL  1       
I__13740/O                                                        IoInMux                    217    4482               FALL  1       
gpio_pin_iobuf_9_preio/OUTPUTENABLE                               PRE_IO_PIN_TYPE_101001     0      4482               FALL  1       
gpio_pin_iobuf_9_preio/PADOEN                                     PRE_IO_PIN_TYPE_101001     175    4657               RISE  1       
gpio_pin_iobuf_9_iopad/OE                                         IO_PAD                     0      4657               RISE  1       
gpio_pin_iobuf_9_iopad/PACKAGEPIN:out                             IO_PAD                     2292   6948               RISE  1       
gpio_pin[9]:out                                                   top                        0      6948               RISE  1       

6.5.25::Path details for port: ok_led   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ok_led
Clock Port         : u0_sb_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_100m_tree:R
Clock to Out Delay : 6822


Launch Clock Path Delay         463
+ Clock To Q Delay              540
+ Data Path Delay              5819
---------------------------- ------
Clock To Out Delay             6822

Launch Clock Path
pin name                     model name                 delay  cummulative delay  edge  Fanout  
---------------------------  -------------------------  -----  -----------------  ----  ------  
u0_sb_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  1794    
I__23656/I                   gio2CtrlBuf                0      0                  RISE  1       
I__23656/O                   gio2CtrlBuf                0      0                  RISE  1       
I__23657/I                   GlobalMux                  0      0                  RISE  1       
I__23657/O                   GlobalMux                  154    154                RISE  1       
I__23709/I                   ClkMux                     0      154                RISE  1       
I__23709/O                   ClkMux                     309    463                RISE  1       
test_cnt_25_LC_24_20_1/clk   LogicCell40_SEQ_MODE_1000  0      463                RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
test_cnt_25_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000  540    1003               FALL  2       
I__24047/I                        Odrv4                      0      1003               FALL  1       
I__24047/O                        Odrv4                      372    1375               FALL  1       
I__24049/I                        Span4Mux_v                 0      1375               FALL  1       
I__24049/O                        Span4Mux_v                 372    1746               FALL  1       
I__24050/I                        Span4Mux_s2_v              0      1746               FALL  1       
I__24050/O                        Span4Mux_s2_v              252    1999               FALL  1       
I__24051/I                        LocalMux                   0      1999               FALL  1       
I__24051/O                        LocalMux                   309    2307               FALL  1       
I__24052/I                        IoInMux                    0      2307               FALL  1       
I__24052/O                        IoInMux                    217    2525               FALL  1       
ok_led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      2525               FALL  1       
ok_led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   4531               RISE  1       
ok_led_obuf_iopad/DIN             IO_PAD                     0      4531               RISE  1       
ok_led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   6822               RISE  1       
ok_led                            top                        0      6822               RISE  1       

6.5.26::Path details for port: pi_spi_miso
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : pi_spi_miso
Clock Port         : pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT
Clock Reference    : pi_spi_sck:F
Clock to Out Delay : 6212


Launch Clock Path Delay         309
+ Clock To Q Delay              540
+ Data Path Delay              5363
---------------------------- ------
Clock To Out Delay             6212

Launch Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
pi_spi_sck_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  FALL  81      
I__23149/I                                   gio2CtrlBuf                0      0                  FALL  1       
I__23149/O                                   gio2CtrlBuf                0      0                  FALL  1       
I__23150/I                                   GlobalMux                  0      0                  FALL  1       
I__23150/O                                   GlobalMux                  77     77                 FALL  1       
I__23210/I                                   ClkMux                     0      77                 FALL  1       
I__23210/O                                   ClkMux                     231    309                FALL  1       
INVu_mesa_pi_spi.miso_sr_60C/I               INV                        0      309                FALL  1       
INVu_mesa_pi_spi.miso_sr_60C/O               INV                        0      309                RISE  7       
u_mesa_pi_spi.miso_sr_63_LC_24_8_5/clk       LogicCell40_SEQ_MODE_1011  0      309                RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_mesa_pi_spi.miso_sr_63_LC_24_8_5/lcout  LogicCell40_SEQ_MODE_1011  540    849                FALL  2       
I__22801/I                                Odrv12                     0      849                FALL  1       
I__22801/O                                Odrv12                     540    1389               FALL  1       
I__22803/I                                LocalMux                   0      1389               FALL  1       
I__22803/O                                LocalMux                   309    1697               FALL  1       
I__22805/I                                IoInMux                    0      1697               FALL  1       
I__22805/O                                IoInMux                    217    1915               FALL  1       
pi_spi_miso_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      1915               FALL  1       
pi_spi_miso_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2006   3921               RISE  1       
pi_spi_miso_obuf_iopad/DIN                IO_PAD                     0      3921               RISE  1       
pi_spi_miso_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2292   6212               RISE  1       
pi_spi_miso                               top                        0      6212               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

