{
    "STD_CELL_LIBRARY": "sg13g2_stdcell",
    "VDD_PIN": "VPWR",
    "VDD_PIN_VOLTAGE": 1.2,
    "GND_PIN": "VGND",
    "TECH_LEFS": {
        "nom_*": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef",
        "min_*": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef",
        "max_*": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef"
    },
    "PRIMARY_GDSII_STREAMOUT_TOOL": "klayout",
    "DEFAULT_MAX_TRAN": null,
    "SIGNAL_WIRE_RC_LAYERS": null,
    "CLOCK_WIRE_RC_LAYERS": null,
    "DEFAULT_CORNER": "nom_typ_1p20V_25C",
    "STA_CORNERS": [
        "nom_fast_1p32V_m40C",
        "nom_slow_1p08V_125C",
        "nom_typ_1p20V_25C"
    ],
    "FP_IO_HLAYER": "Metal3",
    "FP_IO_VLAYER": "Metal2",
    "RT_MIN_LAYER": "Metal2",
    "RT_MAX_LAYER": "TopMetal2",
    "SCL_GROUND_PINS": [
        "VSS"
    ],
    "SCL_POWER_PINS": [
        "VDD"
    ],
    "TRISTATE_CELLS": [
        "sg13g2_ebufn_*",
        "sg13g2_einvn_*"
    ],
    "FILL_CELLS": [
        "sg13g2_fill_1",
        "sg13g2_fill_2"
    ],
    "DECAP_CELLS": [
        "sg13g2_decap_*"
    ],
    "LIB": {
        "nom_typ_1p20V_25C": [
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib",
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib"
        ],
        "nom_fast_1p32V_m40C": [
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib",
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p32V_3p6V_m40C.lib"
        ],
        "nom_slow_1p08V_125C": [
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib",
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p08V_3p0V_125C.lib"
        ]
    },
    "CELL_LEFS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef"
    ],
    "CELL_GDS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds"
    ],
    "CELL_VERILOG_MODELS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v"
    ],
    "CELL_BB_VERILOG_MODELS": null,
    "CELL_SPICE_MODELS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice"
    ],
    "CELL_CDLS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/cdl/sg13g2_stdcell.cdl"
    ],
    "SYNTH_EXCLUDED_CELL_FILE": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/synth_exclude.cells",
    "PNR_EXCLUDED_CELL_FILE": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/pnr_exclude.cells",
    "OUTPUT_CAP_LOAD": 6,
    "MAX_FANOUT_CONSTRAINT": 10,
    "MAX_TRANSITION_CONSTRAINT": null,
    "MAX_CAPACITANCE_CONSTRAINT": null,
    "CLOCK_UNCERTAINTY_CONSTRAINT": 0.25,
    "CLOCK_TRANSITION_CONSTRAINT": 0.15,
    "TIME_DERATING_CONSTRAINT": 5,
    "IO_DELAY_CONSTRAINT": 20,
    "SYNTH_DRIVING_CELL": "sg13g2_buf_4/X",
    "SYNTH_CLK_DRIVING_CELL": null,
    "SYNTH_TIEHI_CELL": "sg13g2_tiehi/L_HI",
    "SYNTH_TIELO_CELL": "sg13g2_tielo/L_LO",
    "SYNTH_BUFFER_CELL": "sg13g2_buf_1/A/X",
    "PLACE_SITE": "CoreSite",
    "CELL_PAD_EXCLUDE": [
        "sg13g2_fill_*",
        "sg13g2_decap_*"
    ],
    "DIODE_CELL": "sg13g2_antennanp/A",
    "WELLTAP_CELL": null,
    "ENDCAP_CELL": null,
    "DESIGN_DIR": "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/librelane",
    "PDK_ROOT": "/home/bob/your_directory/IHP-Open-PDK",
    "DESIGN_NAME": "chip_top",
    "PDK": "ihp-sg13g2",
    "CLOCK_PERIOD": 20,
    "CLOCK_PORT": "clk_PAD",
    "CLOCK_NET": "clk_pad/p2c",
    "VDD_NETS": [
        "VDD"
    ],
    "GND_NETS": [
        "VSS"
    ],
    "DIE_AREA": [
        0,
        0,
        1600,
        1600
    ],
    "EXTRA_EXCLUDED_CELLS": null,
    "MACROS": null,
    "EXTRA_LEFS": [
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/ip/bondpad_70x70/lef/bondpad_70x70.lef",
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/ip/bondpad_70x70_novias/lef/bondpad_70x70_novias.lef"
    ],
    "EXTRA_VERILOG_MODELS": null,
    "EXTRA_SPICE_MODELS": null,
    "EXTRA_CDLS": null,
    "EXTRA_LIBS": null,
    "EXTRA_GDS": [
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/ip/bondpad_70x70/gds/bondpad_70x70.gds",
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/ip/bondpad_70x70_novias/gds/bondpad_70x70_novias.gds"
    ],
    "FALLBACK_SDC": "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/librelane/constraint.sdc",
    "PAD_GDS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/gds/sg13g2_io.gds"
    ],
    "PAD_LEFS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef"
    ],
    "PAD_VERILOG_MODELS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/verilog/sg13g2_io.v"
    ],
    "PAD_SPICE_MODELS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/spice/sg13g2_io.spi"
    ],
    "PAD_CDLS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/cdl/sg13g2_io.cdl"
    ],
    "PAD_LIBS": null,
    "PAD_CORNER": [
        "sg13g2_Corner"
    ],
    "PAD_FILLERS": [
        "sg13g2_Filler10000",
        "sg13g2_Filler4000",
        "sg13g2_Filler2000",
        "sg13g2_Filler1000",
        "sg13g2_Filler400",
        "sg13g2_Filler200"
    ],
    "PAD_SITE_NAME": "sg13g2_ioSite",
    "PAD_CORNER_SITE_NAME": "sg13g2_cornerSite",
    "PAD_FAKE_SITES": null,
    "PAD_BONDPAD_NAME": "bondpad_70x70_novias",
    "PAD_BONDPAD_WIDTH": 70,
    "PAD_BONDPAD_HEIGHT": 70,
    "PAD_BONDPAD_OFFSETS": {
        "sg13g2_IOPad*": [
            5,
            -70
        ]
    },
    "PAD_PLACE_IO_TERMINALS": null,
    "PAD_EDGE_SPACING": 140,
    "SYNTH_LATCH_MAP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v",
    "SYNTH_TRISTATE_MAP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v",
    "SYNTH_CSA_MAP": null,
    "SYNTH_RCA_MAP": null,
    "SYNTH_FA_MAP": null,
    "SYNTH_MUX_MAP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/mux2_map.v",
    "SYNTH_MUX4_MAP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/mux4_map.v",
    "USE_LIGHTER": false,
    "LIGHTER_DFF_MAP": null,
    "YOSYS_LOG_LEVEL": "ALL",
    "SYNTH_CORNER": null,
    "SYNTH_SHOW": false,
    "SYNTH_CHECKS_ALLOW_TRISTATE": true,
    "SYNTH_AUTONAME": false,
    "SYNTH_STRATEGY": "AREA 0",
    "SYNTH_ABC_BUFFERING": false,
    "SYNTH_ABC_LEGACY_REFACTOR": false,
    "SYNTH_ABC_LEGACY_REWRITE": false,
    "SYNTH_ABC_DFF": false,
    "SYNTH_ABC_USE_MFS3": false,
    "SYNTH_ABC_AREA_USE_NF": false,
    "SYNTH_DIRECT_WIRE_BUFFERING": true,
    "SYNTH_SPLITNETS": true,
    "SYNTH_SIZING": false,
    "SYNTH_HIERARCHY_MODE": "flatten",
    "SYNTH_KEEP_HIERARCHY_MIN_COST": null,
    "SYNTH_KEEP_HIERARCHY_INSTANCES": null,
    "SYNTH_KEEP_HIERARCHY_MODULES": null,
    "SYNTH_SHARE_RESOURCES": true,
    "SYNTH_ADDER_TYPE": "YOSYS",
    "SYNTH_EXTRA_MAPPING_FILE": null,
    "SYNTH_ELABORATE_ONLY": false,
    "SYNTH_ELABORATE_FLATTEN": true,
    "SYNTH_MUL_BOOTH": false,
    "SYNTH_TIE_UNDEFINED": "low",
    "SYNTH_WRITE_NOATTR": true,
    "SYNTH_NORMALIZE_SINGLE_BIT_VECTORS": true,
    "VERILOG_FILES": [
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/src/chip_top.sv",
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/src/AesIterative.v",
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/src/AesTop.v"
    ],
    "VERILOG_DEFINES": [
        "FUNCTIONAL"
    ],
    "VERILOG_POWER_DEFINE": "USE_POWER_PINS",
    "VERILOG_INCLUDE_DIRS": null,
    "SYNTH_PARAMETERS": null,
    "USE_SLANG": false,
    "SLANG_ARGUMENTS": null,
    "meta": {
        "librelane_version": "3.0.0.dev47",
        "step": "Yosys.Synthesis"
    }
}