Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: i2c_via_uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i2c_via_uart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i2c_via_uart"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : i2c_via_uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\uart_components.vhd" into library work
Parsing package <uart_components>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\transmitter.vhd" into library work
Parsing entity <transmitter>.
Parsing architecture <Behavioral> of entity <transmitter>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\reciver.vhd" into library work
Parsing entity <reciver>.
Parsing architecture <Behavioral> of entity <reciver>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <Behavioral> of entity <fifo>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\baud_freq_div.vhd" into library work
Parsing entity <baud_freq_div>.
Parsing architecture <Behavioral> of entity <baud_freq_div>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_bus\scl_gen.vhd" into library work
Parsing entity <scl_gen>.
Parsing architecture <Behavioral> of entity <scl_gen>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_bus\rising_edge_det.vhd" into library work
Parsing entity <rising_edge_det>.
Parsing architecture <Behavioral> of entity <rising_edge_det>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_bus\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_bus\i2c_clk_freq_div.vhd" into library work
Parsing entity <i2c_clk_freq_div>.
Parsing architecture <Behavioral> of entity <i2c_clk_freq_div>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\uart.vhd" into library work
Parsing entity <uart>.
Parsing architecture <Behavioral> of entity <uart>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_timer.vhd" into library work
Parsing entity <lcd_timer>.
Parsing architecture <Behavioral> of entity <lcd_timer>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\LCD_controller\char_gen.vhd" into library work
Parsing entity <char_gen>.
Parsing architecture <Behavioral> of entity <char_gen>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\uart_i2c_bridge_components.vhd" into library work
Parsing package <uart_i2c_bridge_components>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_bus\uart_i2c_master.vhd" into library work
Parsing entity <uart_i2c_master>.
Parsing architecture <Behavioral> of entity <uart_i2c_master>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_bus\slave_reg.vhd" into library work
Parsing entity <slave_reg>.
Parsing architecture <Behavioral> of entity <slave_reg>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_bus\falling_edge_det.vhd" into library work
Parsing entity <falling_edge_det>.
Parsing architecture <Behavioral> of entity <falling_edge_det>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_driver.vhd" into library work
Parsing entity <lcd_driver>.
Parsing architecture <Behavioral> of entity <lcd_driver>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\uart_i2c_bridge.vhd" into library work
Parsing entity <uart_i2c_bridge>.
Parsing architecture <Behavioral> of entity <uart_i2c_bridge>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\ipcore_dir\dcm24_to_50.vhd" into library work
Parsing entity <dcm24_to_50>.
Parsing architecture <xilinx> of entity <dcm24_to_50>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\i2c_via_uart_components.vhd" into library work
Parsing package <i2c_via_uart_components>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_bus\i2c_slave.vhd" into library work
Parsing entity <i2c_slave>.
Parsing architecture <Behavioral> of entity <i2c_slave>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\i2c_via_uart.vhd" into library work
Parsing entity <i2c_via_uart>.
Parsing architecture <Behavioral> of entity <i2c_via_uart>.
WARNING:HDLCompiler:946 - "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\i2c_via_uart.vhd" Line 84: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <i2c_via_uart> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <dcm24_to_50> (architecture <xilinx>) from library <work>.

Elaborating entity <uart_i2c_bridge> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <uart> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <baud_freq_div> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reciver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <fifo> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <transmitter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <uart_i2c_master> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <rising_edge_det> (architecture <Behavioral>) from library <work>.

Elaborating entity <scl_gen> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <i2c_clk_freq_div> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <i2c_slave> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <slave_reg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <falling_edge_det> (architecture <Behavioral>) from library <work>.

Elaborating entity <lcd_driver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <lcd_timer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <lcd_timer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <fifo> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <char_gen> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2c_via_uart>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\i2c_via_uart.vhd".
        BAUD_RATE_SEL = 3
        DATA_BIT_SEL = 2
        LCD_BUS_WIDTH = 4
        DATA_WIDTH = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <i2c_via_uart> synthesized.

Synthesizing Unit <dcm24_to_50>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\ipcore_dir\dcm24_to_50.vhd".
    Summary:
	no macro.
Unit <dcm24_to_50> synthesized.

Synthesizing Unit <uart_i2c_bridge>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\uart_i2c_bridge.vhd".
        BAUD_RATE_SEL = 3
        DATA_BIT_SEL = 2
        LCD_BUS_WIDTH = 4
        DATA_WIDTH = 8
    Summary:
	no macro.
Unit <uart_i2c_bridge> synthesized.

Synthesizing Unit <uart>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\uart.vhd".
        BAUD_RATE_SEL = 3
        DATA_BIT_SEL = 2
        DATA_WIDTH = 8
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <baud_freq_div>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\baud_freq_div.vhd".
        CLK_FREQUENCY = 50000000
        BAUD_RATE_SEL = 3
        CLK_CNT_WIDTH = 11
    Found 11-bit register for signal <sCLK_CNT>.
    Found 11-bit register for signal <sBAUD_RATE_REG>.
    Found 11-bit adder for signal <sCLK_CNT[10]_GND_18_o_add_2_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_18_o_GND_18_o_sub_6_OUT<10:0>> created at line 1308.
    Found 8x11-bit Read Only RAM for signal <sBAUD_RATE>
    Found 11-bit comparator equal for signal <oTC> created at line 69
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <baud_freq_div> synthesized.

Synthesizing Unit <reciver>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\reciver.vhd".
        DATA_WIDTH = 8
        START_TC_PERIOD = 8
        TC_PERIOD = 16
        DATA_CNT_WIDTH = 3
        TC_CNT_WIDTH = 4
        DATA_BIT_SEL = 2
    Found 3-bit register for signal <sDATA_BIT_REG>.
    Found 4-bit register for signal <sTC_CNT>.
    Found 3-bit register for signal <sDATA_CNT>.
    Found 3-bit register for signal <sCURRENT_STATE>.
    Found 9-bit register for signal <sSHW_REG>.
    Found finite state machine <FSM_0> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <sTC_CNT[3]_GND_20_o_add_15_OUT> created at line 1241.
    Found 3-bit adder for signal <sDATA_CNT[2]_GND_20_o_add_22_OUT> created at line 1241.
    Found 4x3-bit Read Only RAM for signal <sDATA_BIT>
    Found 3-bit comparator equal for signal <sDATA_CNT[2]_sDATA_BIT_REG[2]_equal_22_o> created at line 189
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reciver> synthesized.

Synthesizing Unit <fifo_1>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\fifo.vhd".
        DATA_WIDTH = 8
        NUM_OF_WORDS = 4
    Found 1-bit register for signal <sEMPTY>.
    Found 1-bit register for signal <sFULL>.
    Found 8-bit register for signal <sFIFO<14>>.
    Found 8-bit register for signal <sFIFO<13>>.
    Found 8-bit register for signal <sFIFO<12>>.
    Found 8-bit register for signal <sFIFO<11>>.
    Found 8-bit register for signal <sFIFO<10>>.
    Found 8-bit register for signal <sFIFO<9>>.
    Found 8-bit register for signal <sFIFO<8>>.
    Found 8-bit register for signal <sFIFO<7>>.
    Found 8-bit register for signal <sFIFO<6>>.
    Found 8-bit register for signal <sFIFO<5>>.
    Found 8-bit register for signal <sFIFO<4>>.
    Found 8-bit register for signal <sFIFO<3>>.
    Found 8-bit register for signal <sFIFO<2>>.
    Found 8-bit register for signal <sFIFO<1>>.
    Found 8-bit register for signal <sFIFO<0>>.
    Found 8-bit register for signal <sFIFO<15>>.
    Found 4-bit register for signal <sWR_PTR>.
    Found 4-bit register for signal <sRD_PTR>.
    Found 5-bit adder for signal <n0167> created at line 83.
    Found 5-bit adder for signal <n0169> created at line 91.
    Found 8-bit 16-to-1 multiplexer for signal <sRD_PTR[3]_sFIFO[15][7]_wide_mux_49_OUT> created at line 69.
    Found 5-bit comparator not equal for signal <BUS_0003_GND_22_o_equal_68_o> created at line 111
    Found 5-bit comparator not equal for signal <BUS_0004_GND_22_o_equal_72_o> created at line 123
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <fifo_1> synthesized.

Synthesizing Unit <transmitter>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\transmitter.vhd".
        DATA_WIDTH = 8
        TC_PERIOD = 16
        DATA_CNT_WIDTH = 3
        TC_CNT_WIDTH = 4
        DATA_BIT_SEL = 2
    Found 3-bit register for signal <sDATA_BIT_REG>.
    Found 4-bit register for signal <sTC_CNT>.
    Found 3-bit register for signal <sDATA_CNT>.
    Found 3-bit register for signal <sCURRENT_STATE>.
    Found 8-bit register for signal <sSHW_REG>.
    Found 8-bit register for signal <sPARITY_REG>.
    Found finite state machine <FSM_1> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <sTC_CNT[3]_GND_24_o_add_19_OUT> created at line 1241.
    Found 3-bit adder for signal <sDATA_CNT[2]_GND_24_o_add_25_OUT> created at line 1241.
    Found 4x3-bit Read Only RAM for signal <sDATA_BIT>
    Found 3-bit comparator equal for signal <sDATA_CNT[2]_sDATA_BIT_REG[2]_equal_25_o> created at line 193
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transmitter> synthesized.

Synthesizing Unit <uart_i2c_master>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_bus\uart_i2c_master.vhd".
        REGISTER_NUM = 4
        MAX_BYTE_NUM = 4
        TC_PERIOD = 13
        TR_PERIOD = 17
        REGISTER_SEL_WIDTH = 2
        DATA_WIDTH = 8
        DATA_CNT_WIDTH = 4
        BYTE_CNT_WIDTH = 8
        TR_PERIOD_CNT_WIDTH = 5
        PERIOD_CNT_WIDTH = 4
        LCD_BUS_WIDTH = 4
INFO:Xst:3210 - "D:\BSc_workspace\Bachelor_work\I2C_bus\uart_i2c_master.vhd" line 212: Output port <oFULL> of the instance <eDATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BSc_workspace\Bachelor_work\I2C_bus\uart_i2c_master.vhd" line 212: Output port <oEMPTY> of the instance <eDATA_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sACK_FF>.
    Found 4-bit register for signal <sDATA_CNT>.
    Found 4-bit register for signal <sPERIOD_CNT>.
    Found 8-bit register for signal <sDATA_BYTE_CNT>.
    Found 8-bit register for signal <sBYTE_CNT>.
    Found 8-bit register for signal <sISHW_REG>.
    Found 8-bit register for signal <sOSHW_REG>.
    Found 5-bit register for signal <sTR_PERIOD_CNT>.
    Found 5-bit register for signal <sCURRENT_STATE>.
    Found finite state machine <FSM_2> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 31                                             |
    | Transitions        | 67                                             |
    | Inputs             | 10                                             |
    | Outputs            | 23                                             |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <sDATA_CNT[3]_GND_26_o_add_91_OUT> created at line 780.
    Found 8-bit adder for signal <sDATA_BYTE_CNT[7]_GND_26_o_add_95_OUT> created at line 793.
    Found 8-bit adder for signal <sBYTE_CNT[7]_GND_26_o_add_100_OUT> created at line 806.
    Found 4-bit adder for signal <sPERIOD_CNT[3]_GND_26_o_add_105_OUT> created at line 819.
    Found 5-bit adder for signal <sTR_PERIOD_CNT[4]_GND_26_o_add_111_OUT> created at line 836.
    Found 8-bit subtractor for signal <GND_26_o_GND_26_o_sub_42_OUT<7:0>> created at line 444.
    Found 8-bit 3-to-1 multiplexer for signal <sREG_MUX> created at line 876.
    Found 8-bit 4-to-1 multiplexer for signal <sOUART_REG_MUX> created at line 889.
    Found 1-bit tristate buffer for signal <ioSDA> created at line 925
    Found 8-bit comparator greater for signal <GND_26_o_sBYTE_NUM_REG[7]_LessThan_7_o> created at line 298
    Found 8-bit comparator equal for signal <sDATA_BYTE_CNT[7]_sBYTE_NUM_REG[7]_equal_10_o> created at line 306
    Found 8-bit comparator equal for signal <sDATA_BYTE_CNT[7]_GND_26_o_equal_43_o> created at line 444
    Found 5-bit comparator greater for signal <sTR_PERIOD_CNT[4]_GND_26_o_LessThan_51_o> created at line 629
    Found 5-bit comparator greater for signal <sTR_PERIOD_CNT[4]_GND_26_o_LessThan_52_o> created at line 631
    Found 8-bit comparator equal for signal <n0055> created at line 679
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  48 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <uart_i2c_master> synthesized.

Synthesizing Unit <reg>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_bus\reg.vhd".
        DATA_WIDTH = 8
    Found 8-bit register for signal <sREG>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg> synthesized.

Synthesizing Unit <rising_edge_det>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_bus\rising_edge_det.vhd".
    Found 2-bit register for signal <sCURRENT_STATE>.
    Found finite state machine <FSM_3> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <rising_edge_det> synthesized.

Synthesizing Unit <scl_gen>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_bus\scl_gen.vhd".
        PERIOD_CNT_WIDHT = 4
        SCL_CLOCK_PERIOD = 9
    Found 1-bit register for signal <sSCL>.
    Found 4-bit register for signal <sPER_CNT>.
    Found 4-bit adder for signal <sPER_CNT[3]_GND_29_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <scl_gen> synthesized.

Synthesizing Unit <i2c_clk_freq_div>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_bus\i2c_clk_freq_div.vhd".
        CLK_FREQUENCY = 50000000
        CLK_CNT_WIDTH = 5
    Found 5-bit register for signal <sCLK_CNT>.
    Found 5-bit adder for signal <sCLK_CNT[4]_GND_31_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <i2c_clk_freq_div> synthesized.

Synthesizing Unit <i2c_slave>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_bus\i2c_slave.vhd".
        REGISTER_NUM = 16
        TC_PERIOD = 13
        TR_PERIOD = 17
        REP_START_PERIOD = 9
        DATA_WIDTH = 8
        DATA_CNT_WIDTH = 4
        PERIOD_CNT_WIDTH = 4
        RSTART_PERIOD_CNT_WIDTH = 4
        TR_PERIOD_CNT_WIDTH = 5
        REGISTER_SEL_WIDTH = 4
        SLAVE_ADDRESS = "0110001"
    Found 1-bit register for signal <sACK_FF>.
    Found 1-bit register for signal <sBYTE_CNT>.
    Found 1-bit register for signal <sMODE_FF>.
    Found 4-bit register for signal <sADDR_REG>.
    Found 4-bit register for signal <sCURRENT_STATE>.
    Found 4-bit register for signal <sDATA_CNT>.
    Found 4-bit register for signal <sPERIOD_CNT>.
    Found 4-bit register for signal <sRSTART_PERIOD_CNT>.
    Found 5-bit register for signal <sTR_PERIOD_CNT>.
    Found 8-bit register for signal <sISHW_REG>.
    Found 8-bit register for signal <sOSHW_REG>.
    Found finite state machine <FSM_4> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 36                                             |
    | Inputs             | 11                                             |
    | Outputs            | 14                                             |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <sDATA_CNT[3]_GND_33_o_add_52_OUT> created at line 1241.
    Found 1-bit adder for signal <sBYTE_CNT[0]_PWR_26_o_add_56_OUT<0>> created at line 451.
    Found 4-bit adder for signal <sPERIOD_CNT[3]_GND_33_o_add_58_OUT> created at line 1241.
    Found 4-bit adder for signal <sRSTART_PERIOD_CNT[3]_GND_33_o_add_64_OUT> created at line 1241.
    Found 5-bit adder for signal <sTR_PERIOD_CNT[4]_GND_33_o_add_70_OUT> created at line 1241.
    Found 16-bit 16-to-1 multiplexer for signal <sREG_MUX> created at line 537.
    Found 1-bit tristate buffer for signal <ioSDA> created at line 614
    Found 8-bit comparator greater for signal <sREGISTER_ADDRESS_OK> created at line 602
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  34 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_slave> synthesized.

Synthesizing Unit <slave_reg>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_bus\slave_reg.vhd".
        DATA_WIDTH = 8
    Found 16-bit register for signal <sREG>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <slave_reg> synthesized.

Synthesizing Unit <falling_edge_det>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_bus\falling_edge_det.vhd".
    Found 2-bit register for signal <sCURRENT_STATE>.
    Found finite state machine <FSM_5> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <falling_edge_det> synthesized.

Synthesizing Unit <lcd_driver>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_driver.vhd".
        INIT_SEQ_NUMBER = 4
        CMD_SEQ_NUMBER = 3
        CMD_PERIOD_CNT_WIDTH = 2
        DATA_BYTE_CNT_WIDTH = 3
        SEQ_CNT_WIDTH = 3
        LCD_BUS_WIDTH = 4
        DATA_WIDTH = 8
        CHAR_WIDTH = 8
        CHAR_NUMBER_WIDTH = 6
        INIT_PERIOD = 2160000
        CMD_SEQ_PERIOD = 12000
        CHAR_NUMBER = 22
    Found 1-bit register for signal <sREAD_VALID_FF>.
    Found 1-bit register for signal <sCHAR_BYTE>.
    Found 1-bit register for signal <sMODE_FF>.
    Found 5-bit register for signal <sCURRENT_STATE>.
    Found 3-bit register for signal <sSEQ_CNT>.
    Found 3-bit register for signal <sBYTE_EN_CNT>.
    Found 2-bit register for signal <sCMD_PER_CNT>.
    Found 6-bit register for signal <sCHAR_CNT>.
    Found finite state machine <FSM_6> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 47                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <sSEQ_CNT[2]_GND_37_o_add_118_OUT> created at line 683.
    Found 2-bit adder for signal <sCMD_PER_CNT[1]_GND_37_o_add_122_OUT> created at line 696.
    Found 6-bit adder for signal <sCHAR_CNT[5]_GND_37_o_add_126_OUT> created at line 709.
    Found 3-bit adder for signal <sBYTE_EN_CNT[2]_GND_37_o_add_130_OUT> created at line 722.
    Found 6-bit adder for signal <sCHAR_NUM> created at line 743.
    Found 4x20-bit Read Only RAM for signal <_n0346>
    Found 4-bit 4-to-1 multiplexer for signal <_n0319> created at line 597.
    Found 1-bit tristate buffer for signal <sIN_DATA<3>> created at line 830
    Found 1-bit tristate buffer for signal <ioD<2>> created at line 830
    Found 1-bit tristate buffer for signal <ioD<1>> created at line 830
    Found 1-bit tristate buffer for signal <ioD<0>> created at line 830
    Found 6-bit comparator greater for signal <n0026> created at line 366
    Found 6-bit comparator equal for signal <GND_37_o_sCHAR_NUM[5]_equal_37_o> created at line 389
    Found 3-bit comparator greater for signal <GND_37_o_sSEQ_CNT[2]_LessThan_42_o> created at line 434
    Found 8-bit comparator greater for signal <sBYTE_NUM_REG[7]_GND_37_o_LessThan_135_o> created at line 739
    Found 3-bit comparator greater for signal <sBYTE_EN_CNT[2]_PWR_29_o_LessThan_138_o> created at line 746
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  84 Multiplexer(s).
	inferred   4 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <lcd_driver> synthesized.

Synthesizing Unit <lcd_timer_1>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_timer.vhd".
        CLK_PERIOD_NUMBER = 2160000
        CLK_CNT_WIDHT = 22
    Found 22-bit register for signal <sCLK_CNT>.
    Found 22-bit adder for signal <sCLK_CNT[21]_GND_38_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lcd_timer_1> synthesized.

Synthesizing Unit <lcd_timer_2>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_timer.vhd".
        CLK_PERIOD_NUMBER = 12000
        CLK_CNT_WIDHT = 14
    Found 14-bit register for signal <sCLK_CNT>.
    Found 14-bit adder for signal <sCLK_CNT[13]_GND_39_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lcd_timer_2> synthesized.

Synthesizing Unit <fifo_2>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\fifo.vhd".
        DATA_WIDTH = 8
        NUM_OF_WORDS = 2
    Found 1-bit register for signal <sEMPTY>.
    Found 1-bit register for signal <sFULL>.
    Found 8-bit register for signal <sFIFO<2>>.
    Found 8-bit register for signal <sFIFO<1>>.
    Found 8-bit register for signal <sFIFO<0>>.
    Found 8-bit register for signal <sFIFO<3>>.
    Found 2-bit register for signal <sWR_PTR>.
    Found 2-bit register for signal <sRD_PTR>.
    Found 3-bit adder for signal <n0083> created at line 83.
    Found 3-bit adder for signal <n0085> created at line 91.
    Found 8-bit 4-to-1 multiplexer for signal <sRD_PTR[1]_sFIFO[3][7]_wide_mux_13_OUT> created at line 69.
    Found 3-bit comparator not equal for signal <BUS_0003_GND_40_o_equal_32_o> created at line 111
    Found 3-bit comparator not equal for signal <BUS_0004_GND_40_o_equal_36_o> created at line 123
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <fifo_2> synthesized.

Synthesizing Unit <char_gen>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\char_gen.vhd".
        DATA_WIDTH = 8
        CHAR_WIDTH = 16
    Found 16x8-bit Read Only RAM for signal <sLOWER_CHAR>
    Found 16x8-bit Read Only RAM for signal <sUPPER_CHAR>
    Summary:
	inferred   2 RAM(s).
Unit <char_gen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x8-bit single-port Read Only RAM                    : 6
 4x20-bit single-port Read Only RAM                    : 1
 4x3-bit single-port Read Only RAM                     : 2
 8x11-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 35
 1-bit adder                                           : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 14-bit adder                                          : 1
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 3-bit adder                                           : 6
 4-bit adder                                           : 8
 5-bit adder                                           : 10
 6-bit adder                                           : 2
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 135
 1-bit register                                        : 16
 11-bit register                                       : 2
 14-bit register                                       : 1
 16-bit register                                       : 16
 2-bit register                                        : 3
 22-bit register                                       : 1
 3-bit register                                        : 6
 4-bit register                                        : 15
 5-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 69
 9-bit register                                        : 1
# Comparators                                          : 23
 11-bit comparator equal                               : 1
 3-bit comparator equal                                : 2
 3-bit comparator greater                              : 2
 3-bit comparator not equal                            : 2
 5-bit comparator greater                              : 2
 5-bit comparator not equal                            : 6
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 8-bit comparator equal                                : 3
 8-bit comparator greater                              : 3
# Multiplexers                                         : 244
 1-bit 2-to-1 multiplexer                              : 125
 11-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 17
 2-bit 2-to-1 multiplexer                              : 3
 22-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 42
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 16-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 36
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 9
# Xors                                                 : 14
 1-bit xor2                                            : 11
 1-bit xor4                                            : 1
 1-bit xor5                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <sREG_7> (without init value) has a constant value of 0 in block <eSLAVE_ADDR_REG>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <baud_freq_div>.
The following registers are absorbed into counter <sCLK_CNT>: 1 register on signal <sCLK_CNT>.
INFO:Xst:3217 - HDL ADVISOR - Register <sBAUD_RATE_REG> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_sBAUD_RATE> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iBAUD_SEL>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sBAUD_RATE>    |          |
    -----------------------------------------------------------------------
Unit <baud_freq_div> synthesized (advanced).

Synthesizing (advanced) Unit <char_gen>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sLOWER_CHAR> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iDATA<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sLOWER_CHAR>   |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sUPPER_CHAR> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iDATA<7:4>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sUPPER_CHAR>   |          |
    -----------------------------------------------------------------------
Unit <char_gen> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_clk_freq_div>.
The following registers are absorbed into counter <sCLK_CNT>: 1 register on signal <sCLK_CNT>.
Unit <i2c_clk_freq_div> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_slave>.
The following registers are absorbed into counter <sBYTE_CNT_0>: 1 register on signal <sBYTE_CNT_0>.
The following registers are absorbed into counter <sDATA_CNT>: 1 register on signal <sDATA_CNT>.
The following registers are absorbed into counter <sPERIOD_CNT>: 1 register on signal <sPERIOD_CNT>.
The following registers are absorbed into counter <sRSTART_PERIOD_CNT>: 1 register on signal <sRSTART_PERIOD_CNT>.
The following registers are absorbed into counter <sTR_PERIOD_CNT>: 1 register on signal <sTR_PERIOD_CNT>.
Unit <i2c_slave> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_driver>.
The following registers are absorbed into counter <sSEQ_CNT>: 1 register on signal <sSEQ_CNT>.
The following registers are absorbed into counter <sBYTE_EN_CNT>: 1 register on signal <sBYTE_EN_CNT>.
The following registers are absorbed into counter <sCMD_PER_CNT>: 1 register on signal <sCMD_PER_CNT>.
The following registers are absorbed into counter <sCHAR_CNT>: 1 register on signal <sCHAR_CNT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0346> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 20-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sSEQ_CNT<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lcd_driver> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_timer_1>.
The following registers are absorbed into counter <sCLK_CNT>: 1 register on signal <sCLK_CNT>.
Unit <lcd_timer_1> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_timer_2>.
The following registers are absorbed into counter <sCLK_CNT>: 1 register on signal <sCLK_CNT>.
Unit <lcd_timer_2> synthesized (advanced).

Synthesizing (advanced) Unit <reciver>.
The following registers are absorbed into counter <sTC_CNT>: 1 register on signal <sTC_CNT>.
The following registers are absorbed into counter <sDATA_CNT>: 1 register on signal <sDATA_CNT>.
INFO:Xst:3217 - HDL ADVISOR - Register <sDATA_BIT_REG> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_sDATA_BIT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iDATA_SEL>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sDATA_BIT>     |          |
    -----------------------------------------------------------------------
Unit <reciver> synthesized (advanced).

Synthesizing (advanced) Unit <scl_gen>.
The following registers are absorbed into counter <sPER_CNT>: 1 register on signal <sPER_CNT>.
Unit <scl_gen> synthesized (advanced).

Synthesizing (advanced) Unit <transmitter>.
The following registers are absorbed into counter <sTC_CNT>: 1 register on signal <sTC_CNT>.
The following registers are absorbed into counter <sDATA_CNT>: 1 register on signal <sDATA_CNT>.
INFO:Xst:3217 - HDL ADVISOR - Register <sDATA_BIT_REG> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_sDATA_BIT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iDATA_SEL>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sDATA_BIT>     |          |
    -----------------------------------------------------------------------
Unit <transmitter> synthesized (advanced).

Synthesizing (advanced) Unit <uart_i2c_master>.
The following registers are absorbed into counter <sPERIOD_CNT>: 1 register on signal <sPERIOD_CNT>.
The following registers are absorbed into counter <sDATA_CNT>: 1 register on signal <sDATA_CNT>.
The following registers are absorbed into counter <sDATA_BYTE_CNT>: 1 register on signal <sDATA_BYTE_CNT>.
The following registers are absorbed into counter <sBYTE_CNT>: 1 register on signal <sBYTE_CNT>.
The following registers are absorbed into counter <sTR_PERIOD_CNT>: 1 register on signal <sTR_PERIOD_CNT>.
Unit <uart_i2c_master> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x8-bit single-port distributed Read Only RAM        : 6
 4x20-bit single-port distributed Read Only RAM        : 1
 4x3-bit single-port distributed Read Only RAM         : 2
 8x11-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 11
 11-bit subtractor                                     : 1
 3-bit adder                                           : 2
 5-bit adder                                           : 6
 6-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 24
 1-bit up counter                                      : 1
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 8
 5-bit up counter                                      : 4
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 865
 Flip-Flops                                            : 865
# Comparators                                          : 23
 11-bit comparator equal                               : 1
 3-bit comparator equal                                : 2
 3-bit comparator greater                              : 2
 3-bit comparator not equal                            : 2
 5-bit comparator greater                              : 2
 5-bit comparator not equal                            : 6
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 8-bit comparator equal                                : 3
 8-bit comparator greater                              : 3
# Multiplexers                                         : 232
 1-bit 2-to-1 multiplexer                              : 138
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 17
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 34
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 32
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2
# FSMs                                                 : 9
# Xors                                                 : 14
 1-bit xor2                                            : 11
 1-bit xor4                                            : 1
 1-bit xor5                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eUART_I2C_BRIDGE/eUART/eUART_RECIVER/FSM_0> on signal <sCURRENT_STATE[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 start  | 001
 data   | 011
 parity | 110
 stop   | 010
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/FSM_1> on signal <sCURRENT_STATE[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 handshake | 001
 start     | 010
 data      | 011
 parity    | 100
 stop      | 101
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eUART_I2C_BRIDGE/eUART_I2C_MASTER/FSM_2> on signal <sCURRENT_STATE[1:31]> with one-hot encoding.
----------------------------------------------------------------
 State                       | Encoding
----------------------------------------------------------------
 idle                        | 0000000000000000000000000000001
 uart_start                  | 0000000000000000000000000000010
 uart_slave_address          | 0000000000000000000000000000100
 uart_register_address       | 0000000000000000000000000001000
 uart_byte_number            | 0000000000000000000000000010000
 uart_data_byte              | 0000000000000000000000000100000
 uart_load_byte              | 0000000000000000000000010000000
 uart_next_byte              | 0000000000000000000000100000000
 uart_stop                   | 0000000000000000000000001000000
 i2c_start_condition         | 0000000000000000000001000000000
 i2c_start_period            | 0000000000000000000010000000000
 i2c_slave_address_write     | 0000000000000000000100000000000
 i2c_slave_address_ack_write | 0000000000000000001000000000000
 i2c_slave_address_read      | 0000000001000000000000000000000
 i2c_slave_address_ack_read  | 0000000000000001000000000000000
 i2c_register_address        | 0000000000000000010000000000000
 i2c_register_address_ack    | 0000000000000100000000000000000
 i2c_repeated_start_setup    | 0000000000001000000000000000000
 i2c_repeated_start_hold     | 0000000000100000000000000000000
 i2c_read_data               | 0000000000000010000000000000000
 i2c_write_data              | 0000000000010000000000000000000
 i2c_write_data_ack          | 0000000100000000000000000000000
 i2c_read_data_ack           | 0000000010000000000000000000000
 i2c_stop                    | 0000001000000000000000000000000
 i2c_nack_stop               | 0000000000000000100000000000000
 send_i2c_uart_telegram      | 0000100000000000000000000000000
 send_uart_slave_address     | 0001000000000000000000000000000
 send_uart_register_address  | 0010000000000000000000000000000
 send_uart_byte_number       | 0100000000000000000000000000000
 send_uart_data_byte         | 1000000000000000000000000000000
 i2c_bus_free                | 0000010000000000000000000000000
----------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eUART_I2C_BRIDGE/eUART_I2C_MASTER/FSM_3> on signal <sCURRENT_STATE[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 idle  | 001
 edge  | 010
 one   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eLCD_DRIVER/FSM_6> on signal <sCURRENT_STATE[1:23]> with one-hot encoding.
----------------------------------------------
 State             | Encoding
----------------------------------------------
 idle              | 00000000000000000000001
 lcd_init_seq      | 00000000000000000000010
 lcd_config        | 00000000000000000000100
 display_config    | 00000000000000000100000
 display_config_bf | 00000000000000000001000
 clear_screen_bf   | 00000000000000000010000
 clear_screen      | 00000000000000001000000
 entry_mode_bf     | 00000000000000010000000
 entry_mode        | 00000000000000100000000
 read_input_data   | 00000001000000000000000
 check_cursor      | 10000000000000000000000
 address_set_bf    | 00000000000001000000000
 address_set       | 00000000100000000000000
 read_input_char   | 00000000001000000000000
 check_read_valid  | 01000000000000000000000
 clear_print_bf    | 00000000000010000000000
 clear_print       | 00000010000000000000000
 print_char_bf     | 00000000000100000000000
 print_char        | 00001000000000000000000
 cursor_back_bf    | 00000100000000000000000
 cursor_back       | 00100000000000000000000
 cursor_new_line   | 00000000010000000000000
 stop_print        | 00010000000000000000000
----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eI2C_SLAVE/FSM_3> on signal <sCURRENT_STATE[1:3]> with one-hot encoding.
Optimizing FSM <eI2C_SLAVE/FSM_3> on signal <sCURRENT_STATE[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 idle  | 001
 edge  | 010
 one   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eI2C_SLAVE/FSM_5> on signal <sCURRENT_STATE[1:2]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 ris_edge  | 01
 one       | 11
 fall_edge | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eI2C_SLAVE/FSM_4> on signal <sCURRENT_STATE[1:13]> with one-hot encoding.
----------------------------------------
 State                 | Encoding
----------------------------------------
 idle                  | 0000000000001
 start                 | 0000000000010
 slave_address_mode    | 0000000000100
 slave_address_ack     | 0000000010000
 register_address      | 0000001000000
 register_address_ack  | 0000100000000
 register_address_nack | 0000010000000
 repeated_start        | 0100000000000
 read_data             | 0001000000000
 read_ack              | 0010000000000
 write_data            | 0000000100000
 write_ack             | 1000000000000
 stop                  | 0000000001000
----------------------------------------
WARNING:Xst:1710 - FF/Latch <sDATA_BIT_REG_2> (without init value) has a constant value of 1 in block <reciver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sDATA_BIT_REG_2> (without init value) has a constant value of 1 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2041 - Unit i2c_slave: 1 internal tristate is replaced by logic (pull-up yes): ioSDA.
WARNING:Xst:2041 - Unit uart_i2c_master: 1 internal tristate is replaced by logic (pull-up yes): ioSDA.

Optimizing unit <i2c_via_uart> ...

Optimizing unit <reciver> ...

Optimizing unit <transmitter> ...

Optimizing unit <baud_freq_div> ...

Optimizing unit <fifo_1> ...

Optimizing unit <reg> ...

Optimizing unit <scl_gen> ...

Optimizing unit <fifo_2> ...
WARNING:Xst:1710 - FF/Latch <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_7> (without init value) has a constant value of 0 in block <i2c_via_uart>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i2c_via_uart, actual ratio is 7.
FlipFlop eI2C_SLAVE/sADDR_REG_0 has been replicated 2 time(s)
FlipFlop eI2C_SLAVE/sADDR_REG_1 has been replicated 2 time(s)
FlipFlop eI2C_SLAVE/sADDR_REG_2 has been replicated 1 time(s)
FlipFlop eI2C_SLAVE/sADDR_REG_3 has been replicated 2 time(s)
FlipFlop eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1 has been replicated 1 time(s)
FlipFlop eI2C_SLAVE/sCURRENT_STATE_FSM_FFd4 has been replicated 1 time(s)
FlipFlop eI2C_SLAVE/sMODE_FF has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1089
 Flip-Flops                                            : 1089

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : i2c_via_uart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1541
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 34
#      LUT2                        : 74
#      LUT3                        : 365
#      LUT4                        : 151
#      LUT5                        : 172
#      LUT6                        : 524
#      MUXCY                       : 58
#      MUXF7                       : 61
#      MUXF8                       : 24
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 1089
#      FDC                         : 108
#      FDCE                        : 960
#      FDP                         : 11
#      FDPE                        : 10
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 29
#      IBUF                        : 11
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 13
#      OBUFT                       : 3
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1089  out of  54576     1%  
 Number of Slice LUTs:                 1333  out of  27288     4%  
    Number used as Logic:              1333  out of  27288     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1672
   Number with an unused Flip Flop:     583  out of   1672    34%  
   Number with an unused LUT:           339  out of   1672    20%  
   Number of fully used LUT-FF pairs:   750  out of   1672    44%  
   Number of unique control sets:       116

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    358     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK                               | DCM_SP:CLKFX           | 1089  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 14.965ns (Maximum Frequency: 66.824MHz)
   Minimum input arrival time before clock: 5.299ns
   Maximum output required time after clock: 15.848ns
   Maximum combinational path delay: 6.371ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 14.965ns (frequency: 66.824MHz)
  Total number of paths / destination ports: 33103 / 2186
-------------------------------------------------------------------------
Delay:               7.183ns (Levels of Logic = 5)
  Source:            eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1 (FF)
  Destination:       eI2C_SLAVE/sOSHW_REG_7 (FF)
  Source Clock:      iCLK rising 2.1X
  Destination Clock: iCLK rising 2.1X

  Data Path: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1 to eI2C_SLAVE/sOSHW_REG_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   1.259  eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1 (eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1)
     LUT6:I0->O            3   0.254   0.766  eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511 (eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151)
     LUT3:I2->O           16   0.254   1.410  eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>152 (eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>15)
     LUT6:I3->O            1   0.235   1.112  eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT74 (eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT73)
     LUT6:I1->O            1   0.254   0.790  eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT77 (eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT76)
     LUT5:I3->O            1   0.250   0.000  eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT715 (eI2C_SLAVE/sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<1>)
     FDCE:D                    0.074          eI2C_SLAVE/sOSHW_REG_1
    ----------------------------------------
    Total                      7.183ns (1.846ns logic, 5.337ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 1755 / 1251
-------------------------------------------------------------------------
Offset:              5.299ns (Levels of Logic = 2)
  Source:            inRST (PAD)
  Destination:       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd22 (FF)
  Destination Clock: iCLK rising 2.1X

  Data Path: inRST to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.804  inRST_IBUF (inRST_IBUF)
     LUT2:I1->O          470   0.254   2.453  eI2C_SLAVE/inRST_inv1 (eI2C_SLAVE/inRST_inv)
     FDCE:CLR                  0.459          eI2C_SLAVE/sOSHW_REG_0
    ----------------------------------------
    Total                      5.298ns (2.041ns logic, 3.257ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 1058 / 9
-------------------------------------------------------------------------
Offset:              15.848ns (Levels of Logic = 10)
  Source:            eLCD_DRIVER/sCHAR_CNT_1 (FF)
  Destination:       ioLCD_D<1> (PAD)
  Source Clock:      iCLK rising 2.1X

  Data Path: eLCD_DRIVER/sCHAR_CNT_1 to ioLCD_D<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            34   0.525   1.781  eLCD_DRIVER/sCHAR_CNT_1 (eLCD_DRIVER/sCHAR_CNT_1)
     LUT3:I0->O            5   0.235   0.841  eLCD_DRIVER/Mmux__n03191121 (eLCD_DRIVER/Mmux__n0319112)
     LUT6:I5->O            3   0.254   1.196  eLCD_DRIVER/Mmux__n031913111 (eLCD_DRIVER/Mmux__n03191311)
     LUT5:I0->O            3   0.254   1.221  eLCD_DRIVER/Mmux__n0319811 (eLCD_DRIVER/Mmux__n031981)
     LUT6:I0->O            1   0.254   1.137  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>7 (eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>6)
     LUT6:I0->O            1   0.254   1.137  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>8 (eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>7)
     LUT6:I0->O            1   0.254   0.790  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>9 (eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>8)
     LUT6:I4->O            1   0.250   0.682  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>10 (eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>9)
     LUT6:I5->O            1   0.254   0.682  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>11 (eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>10)
     LUT5:I4->O            1   0.254   0.681  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<1>12 (eLCD_DRIVER/sOUT_DATA<1>)
     OBUFT:I->O                2.912          ioLCD_D_1_OBUFT (ioLCD_D<1>)
    ----------------------------------------
    Total                     15.848ns (5.700ns logic, 10.148ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.371ns (Levels of Logic = 3)
  Source:            iPARITY_SW (PAD)
  Destination:       oTX (PAD)

  Data Path: iPARITY_SW to oTX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.196  iPARITY_SW_IBUF (iPARITY_SW_IBUF)
     LUT6:I1->O            1   0.254   0.681  eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/oTX5 (oTX_OBUF)
     OBUF:I->O                 2.912          oTX_OBUF (oTX)
    ----------------------------------------
    Total                      6.371ns (4.494ns logic, 1.877ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.183|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.50 secs
 
--> 

Total memory usage is 262604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    8 (   0 filtered)

