xpm_cdc.sv,systemverilog,xil_defaultlib,F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../AD_DA_tran.srcs/sources_1/ip/pll_ip"
xpm_memory.sv,systemverilog,xil_defaultlib,F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../AD_DA_tran.srcs/sources_1/ip/pll_ip"
xpm_VCOMP.vhd,vhdl,xpm,F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../AD_DA_tran.srcs/sources_1/ip/pll_ip"
pll_ip_sim_netlist.v,verilog,xil_defaultlib,../../../../AD_DA_tran.srcs/sources_1/ip/pll_ip/pll_ip_sim_netlist.v,incdir="../../../../AD_DA_tran.srcs/sources_1/ip/pll_ip"
glbl.v,Verilog,xil_defaultlib,glbl.v
