git clone --depth 1 --no-tags https://github.com/arnochiu/cpu-single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43866699
git clone --depth 1 --no-tags https://github.com/C-L-G/general-cordic-rotaion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44579830
git clone --depth 1 --no-tags https://github.com/sjb7/VLIW-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46854796
git clone --depth 1 --no-tags https://github.com/ps06756/VLIW-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46500972
git clone --depth 1 --no-tags https://github.com/davidjaw/VHDL-DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44864861
git clone --depth 1 --no-tags https://github.com/pabgo/Primer-Proyecto-Digitales-Grupo12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40209406
git clone --depth 1 --no-tags https://github.com/capilano/Float.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43476527
git clone --depth 1 --no-tags https://github.com/JBuk44/AES-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47473515
git clone --depth 1 --no-tags https://github.com/goynese/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43863225
git clone --depth 1 --no-tags https://github.com/q3k/screencontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42826626
git clone --depth 1 --no-tags https://github.com/DMPRO-2015-convolution/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42528020
git clone --depth 1 --no-tags https://github.com/yht1995/Digital-WeighingScale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41195792
git clone --depth 1 --no-tags https://github.com/gchebanov/verilog-queen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40780759
git clone --depth 1 --no-tags https://github.com/hpcn-uam/hardware_packet_train.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39785215
git clone --depth 1 --no-tags https://github.com/naikd2/WinterIsComing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42207798
git clone --depth 1 --no-tags https://github.com/hammashamzah/ieeeedc-timHAF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41491780
git clone --depth 1 --no-tags https://github.com/pankaj2701/ajardsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39484206
git clone --depth 1 --no-tags https://github.com/MiguelAleman/sparc-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45005799
git clone --depth 1 --no-tags https://github.com/kcperk/PaintBrushr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46078422
git clone --depth 1 --no-tags https://github.com/lvniqi/bemicro_max10_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41909047
git clone --depth 1 --no-tags https://github.com/manu3193/TextEditor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43760773
git clone --depth 1 --no-tags https://github.com/aj-michael/Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42149584
git clone --depth 1 --no-tags https://github.com/kaushgem/ElectronicLock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43048835
git clone --depth 1 --no-tags https://github.com/luooove/RaspberryPI_FPGA_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42842188
git clone --depth 1 --no-tags https://github.com/chaimbaskin/arp_crypto_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40228344
git clone --depth 1 --no-tags https://github.com/leizhengyu/HiLMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39838680
git clone --depth 1 --no-tags https://github.com/dudu2015/pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39926983
git clone --depth 1 --no-tags https://github.com/adzil/vlsi-template-matching.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46663324
git clone --depth 1 --no-tags https://github.com/Verkings/Keypad-Scanner-and-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40851806
git clone --depth 1 --no-tags https://github.com/syfar/8Bit_ShiftMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46960815
git clone --depth 1 --no-tags https://github.com/chenyueqi/Monocycle_CPU_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44649136
git clone --depth 1 --no-tags https://github.com/Feral24/Canny-Edge-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39549518
git clone --depth 1 --no-tags https://github.com/divyaabilash/singleclockcyclecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47438647
git clone --depth 1 --no-tags https://github.com/ab39826/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41919836
git clone --depth 1 --no-tags https://github.com/ameyjain/VERILOG-Five-stage-32-bit-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42888543
git clone --depth 1 --no-tags https://github.com/bremerle3/566_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45014570
git clone --depth 1 --no-tags https://github.com/LaikaN57/cmpe130_aes_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43187790
git clone --depth 1 --no-tags https://github.com/kylemn/SlotMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39603746
git clone --depth 1 --no-tags https://github.com/thomasrussellmurphy/de1_soc_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41383233
git clone --depth 1 --no-tags https://github.com/vutang/adpt_lte.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44160702
git clone --depth 1 --no-tags https://github.com/ti-rodrigues/SpaceWireCODECIP_Terasic_DE0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47342375
git clone --depth 1 --no-tags https://github.com/anson0910/NTU_CVSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44790379
git clone --depth 1 --no-tags https://github.com/sycinf/dpp_infra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44204529
git clone --depth 1 --no-tags https://github.com/velizarefremov/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45242795
git clone --depth 1 --no-tags https://github.com/jeremysalwen/yosysZKP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41135235
git clone --depth 1 --no-tags https://github.com/JoyPP/one-cycle-CPU-on-ModelSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40422339
git clone --depth 1 --no-tags https://github.com/esromneb/ethmac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39925617
git clone --depth 1 --no-tags https://github.com/jguillenm/segundo-proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41710563
git clone --depth 1 --no-tags https://github.com/hy-kuo/my-first-piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44871218
git clone --depth 1 --no-tags https://github.com/We-Can-Apply-FPGA/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44173848
git clone --depth 1 --no-tags https://github.com/tnat93/Complement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44197539
git clone --depth 1 --no-tags https://github.com/Tagussan/AI-2048-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43643044
git clone --depth 1 --no-tags https://github.com/FusionLi/ECE352.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43652047
git clone --depth 1 --no-tags https://github.com/jobyp/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42310027
git clone --depth 1 --no-tags https://github.com/manu3193/GatoTDD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42178149
git clone --depth 1 --no-tags https://github.com/jmdespres93/ece473.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44709946
git clone --depth 1 --no-tags https://github.com/mox-mox/dighd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45460464
git clone --depth 1 --no-tags https://github.com/ASukhanov/verilog_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43823773
git clone --depth 1 --no-tags https://github.com/apassi99/HW_SW_CoDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45801582
git clone --depth 1 --no-tags https://github.com/aj-michael/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45703742
git clone --depth 1 --no-tags https://github.com/maximkozirev/MIET-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45706204
git clone --depth 1 --no-tags https://github.com/yavuzoguzipek/Simple-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45172769
git clone --depth 1 --no-tags https://github.com/NoelSh/Projects-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45977399
git clone --depth 1 --no-tags https://github.com/jmassucco17/full_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46132596
git clone --depth 1 --no-tags https://github.com/kevintownsend/bi-directional_XOR_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43571055
git clone --depth 1 --no-tags https://github.com/bloodykill/Hello_World.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47518250
git clone --depth 1 --no-tags https://github.com/HackLinux/MIPS-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42567252
git clone --depth 1 --no-tags https://github.com/BamboWu/ComputerOrganization-lab28.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42701967
git clone --depth 1 --no-tags https://github.com/meenuh/small-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45018774
git clone --depth 1 --no-tags https://github.com/b02902131/ca2015_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47375413
git clone --depth 1 --no-tags https://github.com/Leeh424/DFT_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46815894
git clone --depth 1 --no-tags https://github.com/richar66/LCD-TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47303994
git clone --depth 1 --no-tags https://github.com/EmeraldWolfram/BarrelRightRotator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45765356
git clone --depth 1 --no-tags https://github.com/dyogesh20/project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45965521
git clone --depth 1 --no-tags https://github.com/jordankuo/LZC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45889647
git clone --depth 1 --no-tags https://github.com/abertrand13/ee108_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46678172
git clone --depth 1 --no-tags https://github.com/catmium/mips-cpu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46981098
git clone --depth 1 --no-tags https://github.com/Fabeltranm/J1_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41035954
git clone --depth 1 --no-tags https://github.com/mgaurav/csdiitm-assignment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40493030
git clone --depth 1 --no-tags https://github.com/jose1209/Digitales_Grupo_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40685074
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/Online_division_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40670601
git clone --depth 1 --no-tags https://github.com/LouiseSiah/TrafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40609190
git clone --depth 1 --no-tags https://github.com/amlannayak/578_project_col_panic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43858668
git clone --depth 1 --no-tags https://github.com/noootown/NCTUVerilogLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43992315
git clone --depth 1 --no-tags https://github.com/UGent-HES/MiCAP-Pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44108942
git clone --depth 1 --no-tags https://github.com/f2013071/Computer-Architecture-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43505946
git clone --depth 1 --no-tags https://github.com/Milleraj66/ECE425L_LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43625056
git clone --depth 1 --no-tags https://github.com/open-design/max10_leds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42019004
git clone --depth 1 --no-tags https://github.com/duanwenyi/daisy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42247368
git clone --depth 1 --no-tags https://github.com/Monash-2015-Ultrasonic/Logs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44788221
git clone --depth 1 --no-tags https://github.com/cstiano/HardwareInfrastructure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42734614
git clone --depth 1 --no-tags https://github.com/davidabrahams/CompArch-Lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43083984
git clone --depth 1 --no-tags https://github.com/csus-senior-design/AtlysDDR2-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42896218
git clone --depth 1 --no-tags https://github.com/edjose182/Segundo_Proyecto_Lab_de_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41343042
git clone --depth 1 --no-tags https://github.com/JangSing/LAB2_DP_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47173969
git clone --depth 1 --no-tags https://github.com/EpilogueWen/pipelined-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47154596
git clone --depth 1 --no-tags https://github.com/mosuji/141_jumps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47373062
git clone --depth 1 --no-tags https://github.com/vijay-raghav/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45172101
git clone --depth 1 --no-tags https://github.com/yenng/dataPath_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46783508
git clone --depth 1 --no-tags https://github.com/nikonikolov/VERI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46559254
