# Benchmark "merge" written by ABC on Sat Oct 19 00:53:08 2024
.model merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] outs_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs[3] outs[4] outs[5] outs_valid

.latch        n86 tehb_inst.dataReg[0]  0
.latch        n91 tehb_inst.dataReg[1]  0
.latch        n96 tehb_inst.dataReg[2]  0
.latch       n101 tehb_inst.dataReg[3]  0
.latch       n106 tehb_inst.dataReg[4]  0
.latch       n111 tehb_inst.dataReg[5]  0
.latch       n116 tehb_inst.control.fullReg  0

.names tehb_inst.dataReg[0] tehb_inst.control.fullReg new_n64
11 1
.names ins[0] ins_valid[3] new_n65
10 1
.names ins[18] ins_valid[3] new_n66
11 1
.names new_n65 new_n66 new_n67
00 1
.names ins_valid[2] new_n67 new_n68
00 1
.names ins[12] ins_valid[2] new_n69
11 1
.names new_n68 new_n69 new_n70
00 1
.names ins_valid[1] new_n70 new_n71
00 1
.names ins[6] ins_valid[1] new_n72
11 1
.names new_n71 new_n72 new_n73
00 1
.names ins_valid[0] new_n73 new_n74
00 1
.names ins[0] ins_valid[0] new_n75
11 1
.names new_n74 new_n75 new_n76
00 1
.names tehb_inst.control.fullReg new_n76 new_n77
00 1
.names new_n64 new_n77 outs[0]
00 0
.names tehb_inst.dataReg[1] tehb_inst.control.fullReg new_n79
11 1
.names ins[1] ins_valid[3] new_n80
10 1
.names ins[19] ins_valid[3] new_n81
11 1
.names new_n80 new_n81 new_n82
00 1
.names ins_valid[2] new_n82 new_n83
00 1
.names ins[13] ins_valid[2] new_n84
11 1
.names new_n83 new_n84 new_n85
00 1
.names ins_valid[1] new_n85 new_n86_1
00 1
.names ins[7] ins_valid[1] new_n87
11 1
.names new_n86_1 new_n87 new_n88
00 1
.names ins_valid[0] new_n88 new_n89
00 1
.names ins[1] ins_valid[0] new_n90
11 1
.names new_n89 new_n90 new_n91_1
00 1
.names tehb_inst.control.fullReg new_n91_1 new_n92
00 1
.names new_n79 new_n92 outs[1]
00 0
.names tehb_inst.dataReg[2] tehb_inst.control.fullReg new_n94
11 1
.names ins[2] ins_valid[3] new_n95
10 1
.names ins[20] ins_valid[3] new_n96_1
11 1
.names new_n95 new_n96_1 new_n97
00 1
.names ins_valid[2] new_n97 new_n98
00 1
.names ins[14] ins_valid[2] new_n99
11 1
.names new_n98 new_n99 new_n100
00 1
.names ins_valid[1] new_n100 new_n101_1
00 1
.names ins[8] ins_valid[1] new_n102
11 1
.names new_n101_1 new_n102 new_n103
00 1
.names ins_valid[0] new_n103 new_n104
00 1
.names ins[2] ins_valid[0] new_n105
11 1
.names new_n104 new_n105 new_n106_1
00 1
.names tehb_inst.control.fullReg new_n106_1 new_n107
00 1
.names new_n94 new_n107 outs[2]
00 0
.names tehb_inst.dataReg[3] tehb_inst.control.fullReg new_n109
11 1
.names ins[3] ins_valid[3] new_n110
10 1
.names ins[21] ins_valid[3] new_n111_1
11 1
.names new_n110 new_n111_1 new_n112
00 1
.names ins_valid[2] new_n112 new_n113
00 1
.names ins[15] ins_valid[2] new_n114
11 1
.names new_n113 new_n114 new_n115
00 1
.names ins_valid[1] new_n115 new_n116_1
00 1
.names ins[9] ins_valid[1] new_n117
11 1
.names new_n116_1 new_n117 new_n118
00 1
.names ins_valid[0] new_n118 new_n119
00 1
.names ins[3] ins_valid[0] new_n120
11 1
.names new_n119 new_n120 new_n121
00 1
.names tehb_inst.control.fullReg new_n121 new_n122
00 1
.names new_n109 new_n122 outs[3]
00 0
.names tehb_inst.dataReg[4] tehb_inst.control.fullReg new_n124
11 1
.names ins[4] ins_valid[3] new_n125
10 1
.names ins[22] ins_valid[3] new_n126
11 1
.names new_n125 new_n126 new_n127
00 1
.names ins_valid[2] new_n127 new_n128
00 1
.names ins[16] ins_valid[2] new_n129
11 1
.names new_n128 new_n129 new_n130
00 1
.names ins_valid[1] new_n130 new_n131
00 1
.names ins[10] ins_valid[1] new_n132
11 1
.names new_n131 new_n132 new_n133
00 1
.names ins_valid[0] new_n133 new_n134
00 1
.names ins[4] ins_valid[0] new_n135
11 1
.names new_n134 new_n135 new_n136
00 1
.names tehb_inst.control.fullReg new_n136 new_n137
00 1
.names new_n124 new_n137 outs[4]
00 0
.names tehb_inst.dataReg[5] tehb_inst.control.fullReg new_n139
11 1
.names ins[5] ins_valid[3] new_n140
10 1
.names ins[23] ins_valid[3] new_n141
11 1
.names new_n140 new_n141 new_n142
00 1
.names ins_valid[2] new_n142 new_n143
00 1
.names ins[17] ins_valid[2] new_n144
11 1
.names new_n143 new_n144 new_n145
00 1
.names ins_valid[1] new_n145 new_n146
00 1
.names ins[11] ins_valid[1] new_n147
11 1
.names new_n146 new_n147 new_n148
00 1
.names ins_valid[0] new_n148 new_n149
00 1
.names ins[5] ins_valid[0] new_n150
11 1
.names new_n149 new_n150 new_n151
00 1
.names tehb_inst.control.fullReg new_n151 new_n152
00 1
.names new_n139 new_n152 outs[5]
00 0
.names ins_valid[0] ins_valid[1] new_n154
00 1
.names ins_valid[2] ins_valid[3] new_n155
00 1
.names new_n154 new_n155 new_n156
11 1
.names tehb_inst.control.fullReg new_n156 outs_valid
01 0
.names outs_ready tehb_inst.control.fullReg new_n158
00 1
.names new_n156 new_n158 new_n159
01 1
.names tehb_inst.dataReg[0] new_n159 new_n160
10 1
.names new_n76 new_n159 new_n161
01 1
.names new_n160 new_n161 new_n162
00 1
.names rst new_n162 n86
00 1
.names tehb_inst.dataReg[1] new_n159 new_n164
10 1
.names new_n91_1 new_n159 new_n165
01 1
.names new_n164 new_n165 new_n166
00 1
.names rst new_n166 n91
00 1
.names tehb_inst.dataReg[2] new_n159 new_n168
10 1
.names new_n106_1 new_n159 new_n169
01 1
.names new_n168 new_n169 new_n170
00 1
.names rst new_n170 n96
00 1
.names tehb_inst.dataReg[3] new_n159 new_n172
10 1
.names new_n121 new_n159 new_n173
01 1
.names new_n172 new_n173 new_n174
00 1
.names rst new_n174 n101
00 1
.names tehb_inst.dataReg[4] new_n159 new_n176
10 1
.names new_n136 new_n159 new_n177
01 1
.names new_n176 new_n177 new_n178
00 1
.names rst new_n178 n106
00 1
.names tehb_inst.dataReg[5] new_n159 new_n180
10 1
.names new_n151 new_n159 new_n181
01 1
.names new_n180 new_n181 new_n182
00 1
.names rst new_n182 n111
00 1
.names rst outs_ready new_n184
00 1
.names outs_valid new_n184 n116
11 1
.names tehb_inst.control.fullReg ins_ready[0]
0 1
.names ins_ready[0] ins_ready[1]
1 1
.names ins_ready[0] ins_ready[2]
1 1
.names ins_ready[0] ins_ready[3]
1 1
.end
