### Assertion - Mux (UNFINISHED: Assertions not analyzed)
### TEST RESULT
![Test Result](https://github.com/SumaiyaTariqueLabiba/SystemVerilog-Verification/assets/127126354/37a8009f-30e1-4291-a9aa-46ed6a8664a3)
