package configs

import chisel3._
import chisel3.util.BitPat

object Instructions {
  // arithmetic
  val ADD       = BitPat("b0000000??????????000?????0110011")
  val ADDI      = BitPat("b?????????????????000?????0010011")
  val SUB       = BitPat("b0100000??????????000?????0110011")
  val LUI       = BitPat("b?????????????????????????0110111")
  val AUIPC     = BitPat("b?????????????????????????0010111")

  // logical
  val XOR       = BitPat("b0000000??????????100?????0110011")
  val XORI      = BitPat("b?????????????????100?????0010011")
  val OR        = BitPat("b0000000??????????110?????0110011")
  val ORI       = BitPat("b?????????????????110?????0010011")
  val AND       = BitPat("b0000000??????????111?????0110011")
  val ANDI      = BitPat("b?????????????????111?????0010011")

  // compare
  val SLT       = BitPat("b0000000??????????010?????0110011")
  val SLTI      = BitPat("b?????????????????010?????0010011")
  val SLTU      = BitPat("b0000000??????????011?????0110011")
  val SLTIU     = BitPat("b?????????????????011?????0010011")

  // shift
  val SLL       = BitPat("b0000000??????????001?????0110011")
  val SLLI      = BitPat("b0000000??????????001?????0010011")
  val SRL       = BitPat("b0000000??????????101?????0110011")
  val SRLI      = BitPat("b0000000??????????101?????0010011")
  val SRA       = BitPat("b0100000??????????101?????0110011")
  val SRAI      = BitPat("b0100000??????????101?????0010011")

  // branch & jump
  val BEQ       = BitPat("b?????????????????000?????1100011")
  val BNE       = BitPat("b?????????????????001?????1100011")
  val BLT       = BitPat("b?????????????????100?????1100011")
  val BGE       = BitPat("b?????????????????101?????1100011")
  val BLTU      = BitPat("b?????????????????110?????1100011")
  val BGEU      = BitPat("b?????????????????111?????1100011")
  val JAL       = BitPat("b?????????????????????????1101111")
  val JALR      = BitPat("b?????????????????000?????1100111")

  // load & store
  val LB        = BitPat("b?????????????????000?????0000011")
  val LH        = BitPat("b?????????????????001?????0000011")
  val LW        = BitPat("b?????????????????010?????0000011")
  val LBU       = BitPat("b?????????????????100?????0000011")
  val LHU       = BitPat("b?????????????????101?????0000011")
  val SB        = BitPat("b?????????????????000?????0100011")
  val SH        = BitPat("b?????????????????001?????0100011")
  val SW        = BitPat("b?????????????????010?????0100011")

  // sync
  val FENCE     = BitPat("b0000????????00000000000000001111")
  val FENCEI    = BitPat("b00000000000000000001000000001111")

  // CSR access
  val CSRRW     = BitPat("b?????????????????001?????1110011")
  val CSRRS     = BitPat("b?????????????????010?????1110011")
  val CSRRC     = BitPat("b?????????????????011?????1110011")
  val CSRRWI    = BitPat("b?????????????????101?????1110011")
  val CSRRSI    = BitPat("b?????????????????110?????1110011")
  val CSRRCI    = BitPat("b?????????????????111?????1110011")

  // multiplication & division
  val MUL       = BitPat("b0000001??????????000?????0110011")
  val MULH      = BitPat("b0000001??????????001?????0110011")
  val MULHSU    = BitPat("b0000001??????????010?????0110011")
  val MULHU     = BitPat("b0000001??????????011?????0110011")
  val DIV       = BitPat("b0000001??????????100?????0110011")
  val DIVU      = BitPat("b0000001??????????101?????0110011")
  val REM       = BitPat("b0000001??????????110?????0110011")
  val REMU      = BitPat("b0000001??????????111?????0110011")


  // privilege
  val ECALL     = BitPat("b00000000000000000000000001110011")
  val EBREAK    = BitPat("b00000000000100000000000001110011")
  val SRET      = BitPat("b00010000001000000000000001110011")
  val MRET      = BitPat("b00110000001000000000000001110011")
  val WFI       = BitPat("b00010000010100000000000001110011")
  val SFENCEVMA = BitPat("b0001001??????????000000001110011")

  // pseudo instruction
  val NOP       = "b00000000000000000000000000010011".U(32.W)
}
