# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../../cpu2-sv/write.sv"
sv xil_defaultlib  "../../../../cpu2-sv/alu.sv"
sv xil_defaultlib  "../../../../cpu2-sv/mem_ls.sv"
sv xil_defaultlib  "../../../../cpu2-sv/pc.sv"
sv xil_defaultlib  "../../../../cpu2-sv/decode.sv"
sv xil_defaultlib  "../../../../cpu2-sv/uart_rx.sv"
sv xil_defaultlib  "../../../../cpu2-sv/fetch.sv"
sv xil_defaultlib  "../../../../cpu2-sv/uart_tx_7han.sv"
sv xil_defaultlib  "../../../../cpu2-sv/top.sv"
verilog xil_defaultlib  "../../../../cpu2-sv/top_wrapper-sim.v"
sv xil_defaultlib  "../../../../cpu2-sv/fpu.sv"
verilog xil_defaultlib  "../../../../cpu2-sv/fpu_wrapper.v"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_fpu_wrapper_0_0/sim/design_1_fpu_wrapper_0_0.v"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v"
verilog xil_defaultlib  "../../../cpu2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
