<stg><name>srcnn</name>


<trans_list>

<trans id="445" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="7" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="16" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="21" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="22" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="24" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="27" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="35" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="40" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="42" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="44" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="46" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="54" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="58" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %n1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:18 %store_ln18 = store i7 0, i7 %n1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:19 %br_ln18 = br void %VITIS_LOOP_22_2.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_2.i:0 %n1_2 = load i7 %n1

]]></Node>
<StgValue><ssdm name="n1_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_22_2.i:1 %zext_ln18 = zext i7 %n1_2

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_22_2.i:2 %n1_cast14 = zext i7 %n1_2

]]></Node>
<StgValue><ssdm name="n1_cast14"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_22_2.i:3 %n1_cast = zext i7 %n1_2

]]></Node>
<StgValue><ssdm name="n1_cast"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_22_2.i:4 %tmp_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_22_2.i:5 %tmp_5_cast = zext i15 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_22_2.i:6 %empty = sub i16 %tmp_5_cast, i16 %n1_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_22_2.i:7 %sext_ln35 = sext i16 %empty

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_22_2.i:8 %tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_2.i:9 %zext_ln35 = zext i10 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_22_2.i:10 %add_ln35 = add i11 %zext_ln35, i11 %n1_cast14

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_22_2.i:11 %icmp_ln18 = icmp_eq  i7 %n1_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_22_2.i:12 %add_ln18 = add i7 %n1_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_2.i:13 %br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_22_2.i.split, void %VITIS_LOOP_21_2.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_2.i.split:2 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_22_2.i.split:3 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.i.preheader:0 %n2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_21_2.i.preheader:1 %store_ln17 = store i6 0, i6 %n2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_21_2.i.preheader:2 %br_ln17 = br void %VITIS_LOOP_21_2.i

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_22_2.i.split:0 %speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln18"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_2.i.split:1 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_22_2.i.split:3 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_22_2.i.split:4 %empty_19 = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_22_2.i.split:5 %br_ln22 = br void %VITIS_LOOP_23_3.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_23_3.i:0 %h = phi i8 %add_ln22, void %for.inc80.i, i8 0, void %VITIS_LOOP_22_2.i.split

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_23_3.i:1 %h_cast = zext i8 %h

]]></Node>
<StgValue><ssdm name="h_cast"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_23_3.i:2 %empty_20 = add i17 %sext_ln35, i17 %h_cast

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_23_3.i:3 %p_cast16 = sext i17 %empty_20

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_23_3.i:4 %empty_21 = trunc i17 %empty_20

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_23_3.i:5 %p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_21, i8 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_23_3.i:6 %empty_22 = sub i22 %p_shl2, i22 %p_cast16

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_23_3.i:7 %zext_ln22 = zext i8 %h

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_23_3.i:8 %icmp_ln22 = icmp_eq  i8 %h, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_23_3.i:9 %add_ln22 = add i8 %h, i8 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_23_3.i:10 %br_ln22 = br i1 %icmp_ln22, void %VITIS_LOOP_23_3.i.split, void %for.inc83.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_23_3.i.split:0 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_23_3.i.split:1 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_23_3.i.split:2 %br_ln23 = br void %VITIS_LOOP_26_4.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83.i:0 %store_ln18 = store i7 %add_ln18, i7 %n1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
for.inc83.i:1 %br_ln18 = br void %VITIS_LOOP_22_2.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_26_4.i:0 %w = phi i8 %add_ln23, void %for.end48.i, i8 0, void %VITIS_LOOP_23_3.i.split

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_26_4.i:1 %w_cast = zext i8 %w

]]></Node>
<StgValue><ssdm name="w_cast"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_26_4.i:2 %empty_23 = add i22 %empty_22, i22 %w_cast

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_26_4.i:3 %p_cast29 = zext i22 %empty_23

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_26_4.i:4 %conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_26_4.i:5 %zext_ln23 = zext i8 %w

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_26_4.i:6 %icmp_ln23 = icmp_eq  i8 %w, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_26_4.i:7 %add_ln23 = add i8 %w, i8 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_4.i:8 %br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_26_4.i.split, void %for.inc80.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_26_4.i.split:2 %conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
for.inc80.i:0 %br_ln22 = br void %VITIS_LOOP_23_3.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_26_4.i.split:0 %speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln23"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_26_4.i.split:1 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_26_4.i.split:2 %conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_26_4.i.split:3 %br_ln26 = br void %VITIS_LOOP_27_5.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_27_5.i:0 %f1h = phi i4 %add_ln26, void %for.inc46.i, i4 0, void %VITIS_LOOP_26_4.i.split

]]></Node>
<StgValue><ssdm name="f1h"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_27_5.i:1 %add42_lcssa_lcssa29_i = phi i32 %add42_lcssa28_i, void %for.inc46.i, i32 %conv1_output_ftmap_load, void %VITIS_LOOP_26_4.i.split

]]></Node>
<StgValue><ssdm name="add42_lcssa_lcssa29_i"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_27_5.i:2 %zext_ln35_1 = zext i4 %f1h

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_27_5.i:3 %add_ln35_1 = add i11 %add_ln35, i11 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_27_5.i:4 %zext_ln35_2 = zext i11 %add_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_27_5.i:5 %trunc_ln35 = trunc i11 %add_ln35_1

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_27_5.i:6 %p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln35, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_27_5.i:7 %add_ln35_2 = add i13 %p_shl3, i13 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_27_5.i:8 %icmp_ln26 = icmp_eq  i4 %f1h, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_27_5.i:9 %add_ln26 = add i4 %f1h, i4 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_27_5.i:10 %br_ln26 = br i1 %icmp_ln26, void %VITIS_LOOP_27_5.i.split, void %for.end48.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_27_5.i.split:0 %speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln26"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_27_5.i.split:1 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_27_5.i.split:2 %tmp = add i4 %f1h, i4 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="4">
<![CDATA[
VITIS_LOOP_27_5.i.split:3 %tmp_cast = sext i4 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_27_5.i.split:4 %empty_24 = add i10 %tmp_cast, i10 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_27_5.i.split:5 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_24, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_27_5.i.split:6 %icmp_ln84 = icmp_sgt  i10 %empty_24, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_27_5.i.split:7 %sext_ln84 = sext i4 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_27_5.i.split:8 %add_ln84 = add i8 %sext_ln84, i8 %h

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_27_5.i.split:9 %select_ln83 = select i1 %tmp_9, i8 0, i8 254

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_27_5.i.split:10 %or_ln83 = or i1 %tmp_9, i1 %icmp_ln84

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_27_5.i.split:11 %yPixelClamped_1 = select i1 %or_ln83, i8 %select_ln83, i8 %add_ln84

]]></Node>
<StgValue><ssdm name="yPixelClamped_1"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_27_5.i.split:12 %zext_ln35_3 = zext i8 %yPixelClamped_1

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_27_5.i.split:13 %tmp_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_27_5.i.split:14 %sub_ln35 = sub i16 %tmp_10, i16 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="sub_ln35"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_27_5.i.split:15 %br_ln27 = br void %VITIS_LOOP_34_6.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i:0 %add57_i = fadd i32 %add42_lcssa_lcssa29_i, i32 %empty_19

]]></Node>
<StgValue><ssdm name="add57_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_6.i:0 %f1w = phi i4 %add_ln27, void %VITIS_LOOP_34_6.i.split, i4 0, void %VITIS_LOOP_27_5.i.split

]]></Node>
<StgValue><ssdm name="f1w"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_6.i:1 %add42_lcssa28_i = phi i32 %add42_i, void %VITIS_LOOP_34_6.i.split, i32 %add42_lcssa_lcssa29_i, void %VITIS_LOOP_27_5.i.split

]]></Node>
<StgValue><ssdm name="add42_lcssa28_i"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_6.i:2 %zext_ln35_4 = zext i4 %f1w

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_34_6.i:3 %add_ln35_3 = add i13 %add_ln35_2, i13 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_34_6.i:4 %zext_ln35_5 = zext i13 %add_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_6.i:5 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_6.i:6 %icmp_ln27 = icmp_eq  i4 %f1w, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_6.i:7 %add_ln27 = add i4 %f1w, i4 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_6.i:8 %br_ln27 = br i1 %icmp_ln27, void %VITIS_LOOP_34_6.i.split, void %for.inc46.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_34_6.i.split:2 %add_ln31 = add i4 %f1w, i4 12

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_6.i.split:3 %sext_ln31 = sext i4 %add_ln31

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_34_6.i.split:4 %add_ln31_1 = add i10 %sext_ln31, i10 %zext_ln23

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:5 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln31_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_34_6.i.split:6 %icmp_ln84_2 = icmp_sgt  i10 %add_ln31_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_2"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:7 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln31_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_34_6.i.split:8 %select_ln83_4 = select i1 %tmp_15, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln83_4"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_34_6.i.split:9 %or_ln83_2 = or i1 %tmp_14, i1 %icmp_ln84_2

]]></Node>
<StgValue><ssdm name="or_ln83_2"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_34_6.i.split:10 %xPixelClamped_1 = select i1 %or_ln83_2, i10 %select_ln83_4, i10 %add_ln31_1

]]></Node>
<StgValue><ssdm name="xPixelClamped_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_34_6.i.split:11 %sext_ln35_1 = sext i10 %xPixelClamped_1

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_34_6.i.split:12 %add_ln35_4 = add i16 %sub_ln35, i16 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_34_6.i.split:13 %zext_ln35_6 = zext i16 %add_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_6.i.split:14 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_34_6.i.split:15 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_34_6.i.split:17 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.i:0 %br_ln26 = br void %VITIS_LOOP_27_5.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="187" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_34_6.i.split:15 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_34_6.i.split:17 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:16 %bitcast_ln35 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:18 %bitcast_ln35_1 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35_1"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:19 %mul_i = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="192" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:19 %mul_i = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="193" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:19 %mul_i = fmul i32 %bitcast_ln35, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:20 %add42_i = fadd i32 %add42_lcssa28_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add42_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="195" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:20 %add42_i = fadd i32 %add42_lcssa28_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add42_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="196" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:20 %add42_i = fadd i32 %add42_lcssa28_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add42_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_6.i.split:0 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_6.i.split:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_34_6.i.split:20 %add42_i = fadd i32 %add42_lcssa28_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add42_i"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_6.i.split:21 %br_ln27 = br void %VITIS_LOOP_34_6.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="201" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i:0 %add57_i = fadd i32 %add42_lcssa_lcssa29_i, i32 %empty_19

]]></Node>
<StgValue><ssdm name="add57_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="202" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i:0 %add57_i = fadd i32 %add42_lcssa_lcssa29_i, i32 %empty_19

]]></Node>
<StgValue><ssdm name="add57_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="203" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i:0 %add57_i = fadd i32 %add42_lcssa_lcssa29_i, i32 %empty_19

]]></Node>
<StgValue><ssdm name="add57_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="204" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i:7 %tmp_2 = fcmp_olt  i32 %add57_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
for.end48.i:1 %bitcast_ln42 = bitcast i32 %add57_i

]]></Node>
<StgValue><ssdm name="bitcast_ln42"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end48.i:2 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln42, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="23" op_0_bw="32">
<![CDATA[
for.end48.i:3 %trunc_ln42 = trunc i32 %bitcast_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end48.i:4 %icmp_ln42 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end48.i:5 %icmp_ln42_1 = icmp_eq  i23 %trunc_ln42, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end48.i:6 %or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i:7 %tmp_2 = fcmp_olt  i32 %add57_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end48.i:8 %and_ln42 = and i1 %or_ln42, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end48.i:9 %select_ln42 = select i1 %and_ln42, i32 0, i32 %add57_i

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end48.i:10 %store_ln41 = store i32 %select_ln42, i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
for.end48.i:11 %br_ln23 = br void %VITIS_LOOP_26_4.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.i:0 %n2_2 = load i6 %n2

]]></Node>
<StgValue><ssdm name="n2_2"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="6">
<![CDATA[
VITIS_LOOP_21_2.i:1 %trunc_ln17 = trunc i6 %n2_2

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_21_2.i:2 %zext_ln17 = zext i6 %n2_2

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="6">
<![CDATA[
VITIS_LOOP_21_2.i:3 %n2_cast = zext i6 %n2_2

]]></Node>
<StgValue><ssdm name="n2_cast"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
VITIS_LOOP_21_2.i:4 %tmp_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %n2_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_21_2.i:5 %tmp_7_cast = zext i14 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_21_2.i:6 %empty_25 = sub i15 %tmp_7_cast, i15 %n2_cast

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_21_2.i:7 %sext_ln34 = sext i15 %empty_25

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
VITIS_LOOP_21_2.i:8 %tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln17, i6 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_21_2.i:9 %icmp_ln17 = icmp_eq  i6 %n2_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_21_2.i:10 %add_ln17 = add i6 %n2_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_21_2.i:11 %br_ln17 = br i1 %icmp_ln17, void %VITIS_LOOP_21_2.i.split, void %_Z5conv2PA255_A255_fPA64_A1_A1_fPfS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.i.split:2 %conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="conv2_biases_addr"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_21_2.i.split:3 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="32">
<![CDATA[
_Z5conv2PA255_A255_fPA64_A1_A1_fPfS1_.exit:0 %h_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z5conv2PA255_A255_fPA64_A1_A1_fPfS1_.exit:1 %conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases

]]></Node>
<StgValue><ssdm name="conv3_biases_read"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
_Z5conv2PA255_A255_fPA64_A1_A1_fPfS1_.exit:2 %empty_31 = bitcast i32 %conv3_biases_read

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z5conv2PA255_A255_fPA64_A1_A1_fPfS1_.exit:3 %store_ln21 = store i8 0, i8 %h_1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
_Z5conv2PA255_A255_fPA64_A1_A1_fPfS1_.exit:4 %br_ln21 = br void %VITIS_LOOP_22_3.i28

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="235" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_21_2.i.split:0 %speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln17"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.i.split:1 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_21_2.i.split:3 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_21_2.i.split:4 %empty_26 = bitcast i32 %conv2_biases_load

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_21_2.i.split:5 %br_ln21 = br void %VITIS_LOOP_22_3.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_3.i:0 %h_4 = phi i8 %add_ln21_1, void %for.inc80.i23, i8 0, void %VITIS_LOOP_21_2.i.split

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_3.i:1 %h_3_cast19 = zext i8 %h_4

]]></Node>
<StgValue><ssdm name="h_3_cast19"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_3.i:2 %h_3_cast = zext i8 %h_4

]]></Node>
<StgValue><ssdm name="h_3_cast"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_22_3.i:3 %empty_27 = add i16 %sext_ln34, i16 %h_3_cast

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="21" op_0_bw="16">
<![CDATA[
VITIS_LOOP_22_3.i:4 %p_cast18 = sext i16 %empty_27

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="16">
<![CDATA[
VITIS_LOOP_22_3.i:5 %empty_28 = trunc i16 %empty_27

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
VITIS_LOOP_22_3.i:6 %p_shl6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %empty_28, i8 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_22_3.i:7 %empty_29 = sub i21 %p_shl6, i21 %p_cast18

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_3.i:8 %icmp_ln21_1 = icmp_eq  i8 %h_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_3.i:9 %add_ln21_1 = add i8 %h_4, i8 1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_3.i:10 %br_ln21 = br i1 %icmp_ln21_1, void %VITIS_LOOP_22_3.i.split, void %for.inc83.i26

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_22_3.i.split:0 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_3.i.split:1 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_22_3.i.split:2 %br_ln22 = br void %VITIS_LOOP_25_4.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83.i26:0 %store_ln17 = store i6 %add_ln17, i6 %n2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
for.inc83.i26:1 %br_ln17 = br void %VITIS_LOOP_21_2.i

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_4.i:0 %w_3 = phi i8 %add_ln22_2, void %for.end48.i16, i8 0, void %VITIS_LOOP_22_3.i.split

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_25_4.i:1 %w_3_cast20 = zext i8 %w_3

]]></Node>
<StgValue><ssdm name="w_3_cast20"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="21" op_0_bw="8">
<![CDATA[
VITIS_LOOP_25_4.i:2 %w_3_cast = zext i8 %w_3

]]></Node>
<StgValue><ssdm name="w_3_cast"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_25_4.i:3 %empty_30 = add i21 %empty_29, i21 %w_3_cast

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="21">
<![CDATA[
VITIS_LOOP_25_4.i:4 %p_cast32 = zext i21 %empty_30

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_4.i:5 %conv2_output_ftmap_addr = getelementptr i32 %conv2_output_ftmap, i64 0, i64 %p_cast32

]]></Node>
<StgValue><ssdm name="conv2_output_ftmap_addr"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_25_4.i:6 %icmp_ln22_2 = icmp_eq  i8 %w_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22_2"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_25_4.i:7 %add_ln22_2 = add i8 %w_3, i8 1

]]></Node>
<StgValue><ssdm name="add_ln22_2"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_4.i:8 %br_ln22 = br i1 %icmp_ln22_2, void %VITIS_LOOP_25_4.i.split, void %for.inc80.i23

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="21">
<![CDATA[
VITIS_LOOP_25_4.i.split:2 %conv2_output_ftmap_load = load i21 %conv2_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv2_output_ftmap_load"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
for.inc80.i23:0 %br_ln21 = br void %VITIS_LOOP_22_3.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_25_4.i.split:0 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_25_4.i.split:1 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="21">
<![CDATA[
VITIS_LOOP_25_4.i.split:2 %conv2_output_ftmap_load = load i21 %conv2_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv2_output_ftmap_load"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_25_4.i.split:3 %br_ln33 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i:0 %n1_1 = phi i7 %add_ln33, void %for.inc.i.split, i7 0, void %VITIS_LOOP_25_4.i.split

]]></Node>
<StgValue><ssdm name="n1_1"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i:1 %add4227_i = phi i32 %add42_i1, void %for.inc.i.split, i32 %conv2_output_ftmap_load, void %VITIS_LOOP_25_4.i.split

]]></Node>
<StgValue><ssdm name="add4227_i"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="7">
<![CDATA[
for.inc.i:2 %zext_ln34_3 = zext i7 %n1_1

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i:3 %zext_ln34_4 = zext i7 %n1_1

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
for.inc.i:4 %tmp_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="15">
<![CDATA[
for.inc.i:5 %zext_ln34_5 = zext i15 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln34_5"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i:6 %sub_ln34_1 = sub i16 %zext_ln34_5, i16 %zext_ln34_4

]]></Node>
<StgValue><ssdm name="sub_ln34_1"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="16">
<![CDATA[
for.inc.i:7 %sext_ln34_1 = sext i16 %sub_ln34_1

]]></Node>
<StgValue><ssdm name="sext_ln34_1"/></StgValue>
</operation>

<operation id="279" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc.i:8 %add_ln34_1 = add i17 %sext_ln34_1, i17 %h_3_cast19

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="280" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="22" op_0_bw="17">
<![CDATA[
for.inc.i:9 %sext_ln34_2 = sext i17 %add_ln34_1

]]></Node>
<StgValue><ssdm name="sext_ln34_2"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="17">
<![CDATA[
for.inc.i:10 %trunc_ln34 = trunc i17 %add_ln34_1

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
for.inc.i:11 %p_shl7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln34, i8 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc.i:12 %sub_ln34_2 = sub i22 %p_shl7, i22 %sext_ln34_2

]]></Node>
<StgValue><ssdm name="sub_ln34_2"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc.i:13 %add_ln34_2 = add i22 %sub_ln34_2, i22 %w_3_cast20

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="22">
<![CDATA[
for.inc.i:14 %zext_ln34_6 = zext i22 %add_ln34_2

]]></Node>
<StgValue><ssdm name="zext_ln34_6"/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:15 %conv1_output_ftmap_addr_1 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %zext_ln34_6

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_1"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i:16 %add_ln34_3 = add i11 %tmp_8, i11 %zext_ln34_3

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i:17 %zext_ln34_7 = zext i11 %add_ln34_3

]]></Node>
<StgValue><ssdm name="zext_ln34_7"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:18 %conv2_weights_addr = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln34_7

]]></Node>
<StgValue><ssdm name="conv2_weights_addr"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:19 %icmp_ln33 = icmp_eq  i7 %n1_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:20 %add_ln33 = add i7 %n1_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:21 %br_ln33 = br i1 %icmp_ln33, void %for.inc.i.split, void %for.end48.i16

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="11">
<![CDATA[
for.inc.i.split:2 %conv2_weights_load = load i11 %conv2_weights_addr

]]></Node>
<StgValue><ssdm name="conv2_weights_load"/></StgValue>
</operation>

<operation id="294" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="22">
<![CDATA[
for.inc.i.split:4 %conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_1"/></StgValue>
</operation>

<operation id="295" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i16:0 %add57_i2 = fadd i32 %add4227_i, i32 %empty_26

]]></Node>
<StgValue><ssdm name="add57_i2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="296" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="11">
<![CDATA[
for.inc.i.split:2 %conv2_weights_load = load i11 %conv2_weights_addr

]]></Node>
<StgValue><ssdm name="conv2_weights_load"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="22">
<![CDATA[
for.inc.i.split:4 %conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="298" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:3 %bitcast_ln34_1 = bitcast i32 %conv2_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln34_1"/></StgValue>
</operation>

<operation id="299" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:5 %mul_i1 = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load_1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="300" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:5 %mul_i1 = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load_1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="301" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:5 %mul_i1 = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load_1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="302" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:6 %add42_i1 = fadd i32 %add4227_i, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="add42_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="303" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:6 %add42_i1 = fadd i32 %add4227_i, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="add42_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="304" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:6 %add42_i1 = fadd i32 %add4227_i, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="add42_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:6 %add42_i1 = fadd i32 %add4227_i, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="add42_i1"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:7 %br_ln33 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="309" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i16:0 %add57_i2 = fadd i32 %add4227_i, i32 %empty_26

]]></Node>
<StgValue><ssdm name="add57_i2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="310" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i16:0 %add57_i2 = fadd i32 %add4227_i, i32 %empty_26

]]></Node>
<StgValue><ssdm name="add57_i2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="311" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i16:0 %add57_i2 = fadd i32 %add4227_i, i32 %empty_26

]]></Node>
<StgValue><ssdm name="add57_i2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="312" st_id="39" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i16:7 %tmp_4 = fcmp_olt  i32 %add57_i2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="313" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
for.end48.i16:1 %bitcast_ln41 = bitcast i32 %add57_i2

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="314" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end48.i16:2 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="315" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="23" op_0_bw="32">
<![CDATA[
for.end48.i16:3 %trunc_ln41 = trunc i32 %bitcast_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="316" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end48.i16:4 %icmp_ln41 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="317" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end48.i16:5 %icmp_ln41_1 = icmp_eq  i23 %trunc_ln41, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="318" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end48.i16:6 %or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="319" st_id="40" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end48.i16:7 %tmp_4 = fcmp_olt  i32 %add57_i2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="320" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end48.i16:8 %and_ln41 = and i1 %or_ln41, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="321" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end48.i16:9 %select_ln41 = select i1 %and_ln41, i32 0, i32 %add57_i2

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="322" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
for.end48.i16:10 %store_ln40 = store i32 %select_ln41, i21 %conv2_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="323" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
for.end48.i16:11 %br_ln22 = br void %VITIS_LOOP_25_4.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="324" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_3.i28:0 %h_2 = load i8 %h_1

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="325" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_3.i28:1 %zext_ln34 = zext i8 %h_2

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="326" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_22_3.i28:2 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %h_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="327" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_22_3.i28:3 %sub_ln34 = sub i16 %tmp_s, i16 %zext_ln34

]]></Node>
<StgValue><ssdm name="sub_ln34"/></StgValue>
</operation>

<operation id="328" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_3.i28:4 %zext_ln21 = zext i8 %h_2

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="329" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_3.i28:5 %icmp_ln21 = icmp_eq  i8 %h_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="330" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_3.i28:6 %add_ln21 = add i8 %h_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="331" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_3.i28:7 %br_ln21 = br i1 %icmp_ln21, void %VITIS_LOOP_22_3.i28.split, void %_Z5conv3PA255_A255_fPA32_A5_A5_fPfS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="332" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_22_3.i28.split:0 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="333" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_3.i28.split:1 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="334" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_22_3.i28.split:2 %br_ln22 = br void %VITIS_LOOP_25_4.i30

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="335" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0">
<![CDATA[
_Z5conv3PA255_A255_fPA32_A5_A5_fPfS1_.exit:0 %ret_ln28 = ret

]]></Node>
<StgValue><ssdm name="ret_ln28"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="336" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_4.i30:0 %w_1 = phi i8 %add_ln22_1, void %for.inc64.i, i8 0, void %VITIS_LOOP_22_3.i28.split

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="337" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_25_4.i30:1 %zext_ln34_1 = zext i8 %w_1

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="338" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_25_4.i30:2 %add_ln34 = add i16 %sub_ln34, i16 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="339" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_25_4.i30:3 %zext_ln34_2 = zext i16 %add_ln34

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="340" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_4.i30:4 %output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln34_2

]]></Node>
<StgValue><ssdm name="output_ftmap_addr"/></StgValue>
</operation>

<operation id="341" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_25_4.i30:5 %zext_ln22_1 = zext i8 %w_1

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="342" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_25_4.i30:6 %icmp_ln22_1 = icmp_eq  i8 %w_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="343" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_25_4.i30:7 %add_ln22_1 = add i8 %w_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="344" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_4.i30:8 %br_ln22 = br i1 %icmp_ln22_1, void %VITIS_LOOP_25_4.i30.split, void %for.inc67.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="345" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_25_4.i30.split:2 %output_ftmap_load = load i16 %output_ftmap_addr

]]></Node>
<StgValue><ssdm name="output_ftmap_load"/></StgValue>
</operation>

<operation id="346" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67.i:0 %store_ln21 = store i8 %add_ln21, i8 %h_1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="347" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
for.inc67.i:1 %br_ln21 = br void %VITIS_LOOP_22_3.i28

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="348" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_25_4.i30.split:0 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="349" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_25_4.i30.split:1 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="350" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_25_4.i30.split:2 %output_ftmap_load = load i16 %output_ftmap_addr

]]></Node>
<StgValue><ssdm name="output_ftmap_load"/></StgValue>
</operation>

<operation id="351" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_4.i30.split:3 %bitcast_ln34 = bitcast i32 %output_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln34"/></StgValue>
</operation>

<operation id="352" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_25_4.i30.split:4 %br_ln25 = br void %VITIS_LOOP_26_5.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="353" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_26_5.i:0 %f3h = phi i3 %add_ln25, void %for.inc46.i53, i3 0, void %VITIS_LOOP_25_4.i30.split

]]></Node>
<StgValue><ssdm name="f3h"/></StgValue>
</operation>

<operation id="354" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_26_5.i:1 %add42_lcssa_lcssa21_i = phi i32 %add42_lcssa20_i, void %for.inc46.i53, i32 %bitcast_ln34, void %VITIS_LOOP_25_4.i30.split

]]></Node>
<StgValue><ssdm name="add42_lcssa_lcssa21_i"/></StgValue>
</operation>

<operation id="355" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_26_5.i:2 %zext_ln25 = zext i3 %f3h

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="356" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_26_5.i:3 %icmp_ln25 = icmp_eq  i3 %f3h, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="357" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_26_5.i:4 %add_ln25 = add i3 %f3h, i3 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="358" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_5.i:5 %br_ln25 = br i1 %icmp_ln25, void %VITIS_LOOP_26_5.i.split, void %for.inc64.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="359" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_26_5.i.split:0 %speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln25"/></StgValue>
</operation>

<operation id="360" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_26_5.i.split:1 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="361" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_26_5.i.split:2 %tmp4 = add i3 %f3h, i3 6

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="362" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_26_5.i.split:3 %tmp4_cast = sext i3 %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="363" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_26_5.i.split:4 %empty_32 = add i10 %tmp4_cast, i10 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="364" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_5.i.split:5 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_32, i32 9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="365" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_26_5.i.split:6 %icmp_ln84_1 = icmp_sgt  i10 %empty_32, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_1"/></StgValue>
</operation>

<operation id="366" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_5.i.split:7 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_32, i32 9

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="367" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_26_5.i.split:8 %select_ln83_2 = select i1 %tmp_13, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln83_2"/></StgValue>
</operation>

<operation id="368" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_26_5.i.split:9 %or_ln83_1 = or i1 %tmp_12, i1 %icmp_ln84_1

]]></Node>
<StgValue><ssdm name="or_ln83_1"/></StgValue>
</operation>

<operation id="369" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_26_5.i.split:10 %yPixelClamped_2 = select i1 %or_ln83_1, i10 %select_ln83_2, i10 %empty_32

]]></Node>
<StgValue><ssdm name="yPixelClamped_2"/></StgValue>
</operation>

<operation id="370" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_26_5.i.split:11 %sext_ln26 = sext i10 %yPixelClamped_2

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="371" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_26_5.i.split:12 %br_ln26 = br void %VITIS_LOOP_33_6.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="372" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i:0 %add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_31

]]></Node>
<StgValue><ssdm name="add57_i1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="373" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_6.i:0 %f3w = phi i3 %add_ln26_1, void %for.inc43.i, i3 0, void %VITIS_LOOP_26_5.i.split

]]></Node>
<StgValue><ssdm name="f3w"/></StgValue>
</operation>

<operation id="374" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_6.i:1 %add42_lcssa20_i = phi i32 %empty_33, void %for.inc43.i, i32 %add42_lcssa_lcssa21_i, void %VITIS_LOOP_26_5.i.split

]]></Node>
<StgValue><ssdm name="add42_lcssa20_i"/></StgValue>
</operation>

<operation id="375" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_33_6.i:2 %zext_ln26 = zext i3 %f3w

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="376" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_33_6.i:3 %icmp_ln26_1 = icmp_eq  i3 %f3w, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln26_1"/></StgValue>
</operation>

<operation id="377" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_33_6.i:4 %add_ln26_1 = add i3 %f3w, i3 1

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="378" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_6.i:5 %br_ln26 = br i1 %icmp_ln26_1, void %VITIS_LOOP_33_6.i.split, void %for.inc46.i53

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="379" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_6.i.split:0 %speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln26"/></StgValue>
</operation>

<operation id="380" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_6.i.split:1 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="381" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_33_6.i.split:2 %add_ln30 = add i3 %f3w, i3 6

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="382" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_33_6.i.split:3 %sext_ln30 = sext i3 %add_ln30

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="383" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_33_6.i.split:4 %add_ln30_1 = add i10 %sext_ln30, i10 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="384" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_33_6.i.split:5 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="385" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_33_6.i.split:6 %icmp_ln84_3 = icmp_sgt  i10 %add_ln30_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_3"/></StgValue>
</operation>

<operation id="386" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_33_6.i.split:7 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="387" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_33_6.i.split:8 %select_ln83_6 = select i1 %tmp_19, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln83_6"/></StgValue>
</operation>

<operation id="388" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_33_6.i.split:9 %or_ln83_3 = or i1 %tmp_17, i1 %icmp_ln84_3

]]></Node>
<StgValue><ssdm name="or_ln83_3"/></StgValue>
</operation>

<operation id="389" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_33_6.i.split:10 %xPixelClamped_2 = select i1 %or_ln83_3, i10 %select_ln83_6, i10 %add_ln30_1

]]></Node>
<StgValue><ssdm name="xPixelClamped_2"/></StgValue>
</operation>

<operation id="390" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="21" op_0_bw="10">
<![CDATA[
VITIS_LOOP_33_6.i.split:11 %sext_ln33 = sext i10 %xPixelClamped_2

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_6.i.split:12 %br_ln33 = br void %for.inc.i48

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.i53:0 %br_ln25 = br void %VITIS_LOOP_26_5.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="393" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.inc.i48:0 %n2_1 = phi i6 %add_ln33_1, void %for.inc.i48.split, i6 0, void %VITIS_LOOP_33_6.i.split

]]></Node>
<StgValue><ssdm name="n2_1"/></StgValue>
</operation>

<operation id="394" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i48:1 %empty_33 = phi i32 %add42_i2, void %for.inc.i48.split, i32 %add42_lcssa20_i, void %VITIS_LOOP_33_6.i.split

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="395" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="6">
<![CDATA[
for.inc.i48:2 %zext_ln34_8 = zext i6 %n2_1

]]></Node>
<StgValue><ssdm name="zext_ln34_8"/></StgValue>
</operation>

<operation id="396" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="6">
<![CDATA[
for.inc.i48:3 %zext_ln34_9 = zext i6 %n2_1

]]></Node>
<StgValue><ssdm name="zext_ln34_9"/></StgValue>
</operation>

<operation id="397" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
for.inc.i48:4 %tmp_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %n2_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="398" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="15" op_0_bw="14">
<![CDATA[
for.inc.i48:5 %zext_ln34_10 = zext i14 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln34_10"/></StgValue>
</operation>

<operation id="399" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i48:6 %sub_ln34_3 = sub i15 %zext_ln34_10, i15 %zext_ln34_9

]]></Node>
<StgValue><ssdm name="sub_ln34_3"/></StgValue>
</operation>

<operation id="400" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="15">
<![CDATA[
for.inc.i48:7 %sext_ln34_3 = sext i15 %sub_ln34_3

]]></Node>
<StgValue><ssdm name="sext_ln34_3"/></StgValue>
</operation>

<operation id="401" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i48:8 %add_ln34_4 = add i16 %sext_ln34_3, i16 %sext_ln26

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="402" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="21" op_0_bw="16">
<![CDATA[
for.inc.i48:9 %sext_ln34_4 = sext i16 %add_ln34_4

]]></Node>
<StgValue><ssdm name="sext_ln34_4"/></StgValue>
</operation>

<operation id="403" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="16">
<![CDATA[
for.inc.i48:10 %trunc_ln34_1 = trunc i16 %add_ln34_4

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="404" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
for.inc.i48:11 %p_shl = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln34_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="405" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc.i48:12 %sub_ln34_4 = sub i21 %p_shl, i21 %sext_ln34_4

]]></Node>
<StgValue><ssdm name="sub_ln34_4"/></StgValue>
</operation>

<operation id="406" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc.i48:13 %add_ln34_5 = add i21 %sub_ln34_4, i21 %sext_ln33

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="407" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="21">
<![CDATA[
for.inc.i48:14 %zext_ln34_11 = zext i21 %add_ln34_5

]]></Node>
<StgValue><ssdm name="zext_ln34_11"/></StgValue>
</operation>

<operation id="408" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i48:15 %conv2_output_ftmap_addr_1 = getelementptr i32 %conv2_output_ftmap, i64 0, i64 %zext_ln34_11

]]></Node>
<StgValue><ssdm name="conv2_output_ftmap_addr_1"/></StgValue>
</operation>

<operation id="409" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc.i48:16 %tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %n2_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="410" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="8">
<![CDATA[
for.inc.i48:17 %zext_ln34_12 = zext i8 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln34_12"/></StgValue>
</operation>

<operation id="411" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i48:18 %add_ln34_6 = add i9 %zext_ln34_12, i9 %zext_ln34_8

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="412" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i48:19 %add_ln34_7 = add i9 %add_ln34_6, i9 %zext_ln25

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="413" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i48:20 %zext_ln34_13 = zext i9 %add_ln34_7

]]></Node>
<StgValue><ssdm name="zext_ln34_13"/></StgValue>
</operation>

<operation id="414" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="9">
<![CDATA[
for.inc.i48:21 %trunc_ln34_2 = trunc i9 %add_ln34_7

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="415" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.i48:22 %p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln34_2, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="416" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i48:23 %add_ln34_8 = add i10 %p_shl4, i10 %zext_ln34_13

]]></Node>
<StgValue><ssdm name="add_ln34_8"/></StgValue>
</operation>

<operation id="417" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i48:24 %add_ln34_9 = add i10 %add_ln34_8, i10 %zext_ln26

]]></Node>
<StgValue><ssdm name="add_ln34_9"/></StgValue>
</operation>

<operation id="418" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i48:25 %zext_ln34_14 = zext i10 %add_ln34_9

]]></Node>
<StgValue><ssdm name="zext_ln34_14"/></StgValue>
</operation>

<operation id="419" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i48:26 %conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln34_14

]]></Node>
<StgValue><ssdm name="conv3_weights_addr"/></StgValue>
</operation>

<operation id="420" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i48:27 %icmp_ln33_1 = icmp_eq  i6 %n2_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="421" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i48:28 %add_ln33_1 = add i6 %n2_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="422" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i48:29 %br_ln33 = br i1 %icmp_ln33_1, void %for.inc.i48.split, void %for.inc43.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="423" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i48.split:2 %conv3_weights_load = load i10 %conv3_weights_addr

]]></Node>
<StgValue><ssdm name="conv3_weights_load"/></StgValue>
</operation>

<operation id="424" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="21">
<![CDATA[
for.inc.i48.split:4 %conv2_output_ftmap_load_1 = load i21 %conv2_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="conv2_output_ftmap_load_1"/></StgValue>
</operation>

<operation id="425" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
for.inc43.i:0 %br_ln26 = br void %VITIS_LOOP_33_6.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="426" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i48.split:2 %conv3_weights_load = load i10 %conv3_weights_addr

]]></Node>
<StgValue><ssdm name="conv3_weights_load"/></StgValue>
</operation>

<operation id="427" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="21">
<![CDATA[
for.inc.i48.split:4 %conv2_output_ftmap_load_1 = load i21 %conv2_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="conv2_output_ftmap_load_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="428" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i48.split:3 %bitcast_ln34_2 = bitcast i32 %conv3_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln34_2"/></StgValue>
</operation>

<operation id="429" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i48.split:5 %mul_i2 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1

]]></Node>
<StgValue><ssdm name="mul_i2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="430" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i48.split:5 %mul_i2 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1

]]></Node>
<StgValue><ssdm name="mul_i2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="431" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i48.split:5 %mul_i2 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1

]]></Node>
<StgValue><ssdm name="mul_i2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="432" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i48.split:6 %add42_i2 = fadd i32 %empty_33, i32 %mul_i2

]]></Node>
<StgValue><ssdm name="add42_i2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="433" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i48.split:6 %add42_i2 = fadd i32 %empty_33, i32 %mul_i2

]]></Node>
<StgValue><ssdm name="add42_i2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="434" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i48.split:6 %add42_i2 = fadd i32 %empty_33, i32 %mul_i2

]]></Node>
<StgValue><ssdm name="add42_i2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="435" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i48.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="436" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i48.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="437" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i48.split:6 %add42_i2 = fadd i32 %empty_33, i32 %mul_i2

]]></Node>
<StgValue><ssdm name="add42_i2"/></StgValue>
</operation>

<operation id="438" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i48.split:7 %br_ln33 = br void %for.inc.i48

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="439" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i:0 %add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_31

]]></Node>
<StgValue><ssdm name="add57_i1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="440" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i:0 %add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_31

]]></Node>
<StgValue><ssdm name="add57_i1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="441" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.i:0 %add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_31

]]></Node>
<StgValue><ssdm name="add57_i1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="442" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
for.inc64.i:1 %bitcast_ln40 = bitcast i32 %add57_i1

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="443" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc64.i:2 %store_ln40 = store i32 %bitcast_ln40, i16 %output_ftmap_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="444" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.i:3 %br_ln22 = br void %VITIS_LOOP_25_4.i30

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="527" name="input_ftmap" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="528" name="conv1_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="529" name="conv1_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="530" name="conv2_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="531" name="conv2_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="532" name="conv3_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="533" name="conv3_biases" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv3_biases"/></StgValue>
</port>
<port id="534" name="output_ftmap" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="535" name="conv1_output_ftmap" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="536" name="conv2_output_ftmap" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv2_output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="538" from="StgValue_537" to="n1" fromId="537" toId="59">
</dataflow>
<dataflow id="540" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln4" fromId="539" toId="60">
</dataflow>
<dataflow id="542" from="empty_2" to="spectopmodule_ln4" fromId="541" toId="60">
</dataflow>
<dataflow id="544" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="543" toId="61">
</dataflow>
<dataflow id="545" from="input_ftmap" to="specinterface_ln0" fromId="527" toId="61">
</dataflow>
<dataflow id="547" from="empty" to="specinterface_ln0" fromId="546" toId="61">
</dataflow>
<dataflow id="549" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="61">
</dataflow>
<dataflow id="550" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="61">
</dataflow>
<dataflow id="552" from="empty_0" to="specinterface_ln0" fromId="551" toId="61">
</dataflow>
<dataflow id="554" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="61">
</dataflow>
<dataflow id="555" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="61">
</dataflow>
<dataflow id="556" from="empty_0" to="specinterface_ln0" fromId="551" toId="61">
</dataflow>
<dataflow id="557" from="empty_0" to="specinterface_ln0" fromId="551" toId="61">
</dataflow>
<dataflow id="558" from="empty_0" to="specinterface_ln0" fromId="551" toId="61">
</dataflow>
<dataflow id="559" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="61">
</dataflow>
<dataflow id="560" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="61">
</dataflow>
<dataflow id="561" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="61">
</dataflow>
<dataflow id="562" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="61">
</dataflow>
<dataflow id="563" from="empty_0" to="specinterface_ln0" fromId="551" toId="61">
</dataflow>
<dataflow id="564" from="empty_0" to="specinterface_ln0" fromId="551" toId="61">
</dataflow>
<dataflow id="565" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="61">
</dataflow>
<dataflow id="566" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="61">
</dataflow>
<dataflow id="568" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="567" toId="62">
</dataflow>
<dataflow id="569" from="input_ftmap" to="specbitsmap_ln0" fromId="527" toId="62">
</dataflow>
<dataflow id="570" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="543" toId="63">
</dataflow>
<dataflow id="571" from="conv1_weights" to="specinterface_ln0" fromId="528" toId="63">
</dataflow>
<dataflow id="572" from="empty" to="specinterface_ln0" fromId="546" toId="63">
</dataflow>
<dataflow id="573" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="63">
</dataflow>
<dataflow id="574" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="63">
</dataflow>
<dataflow id="575" from="empty_0" to="specinterface_ln0" fromId="551" toId="63">
</dataflow>
<dataflow id="576" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="63">
</dataflow>
<dataflow id="577" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="63">
</dataflow>
<dataflow id="578" from="empty_0" to="specinterface_ln0" fromId="551" toId="63">
</dataflow>
<dataflow id="579" from="empty_0" to="specinterface_ln0" fromId="551" toId="63">
</dataflow>
<dataflow id="580" from="empty_0" to="specinterface_ln0" fromId="551" toId="63">
</dataflow>
<dataflow id="581" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="63">
</dataflow>
<dataflow id="582" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="63">
</dataflow>
<dataflow id="583" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="63">
</dataflow>
<dataflow id="584" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="63">
</dataflow>
<dataflow id="585" from="empty_0" to="specinterface_ln0" fromId="551" toId="63">
</dataflow>
<dataflow id="586" from="empty_0" to="specinterface_ln0" fromId="551" toId="63">
</dataflow>
<dataflow id="587" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="63">
</dataflow>
<dataflow id="588" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="63">
</dataflow>
<dataflow id="589" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="567" toId="64">
</dataflow>
<dataflow id="590" from="conv1_weights" to="specbitsmap_ln0" fromId="528" toId="64">
</dataflow>
<dataflow id="591" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="543" toId="65">
</dataflow>
<dataflow id="592" from="conv1_biases" to="specinterface_ln0" fromId="529" toId="65">
</dataflow>
<dataflow id="593" from="empty" to="specinterface_ln0" fromId="546" toId="65">
</dataflow>
<dataflow id="594" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="65">
</dataflow>
<dataflow id="595" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="65">
</dataflow>
<dataflow id="596" from="empty_0" to="specinterface_ln0" fromId="551" toId="65">
</dataflow>
<dataflow id="597" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="65">
</dataflow>
<dataflow id="598" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="65">
</dataflow>
<dataflow id="599" from="empty_0" to="specinterface_ln0" fromId="551" toId="65">
</dataflow>
<dataflow id="600" from="empty_0" to="specinterface_ln0" fromId="551" toId="65">
</dataflow>
<dataflow id="601" from="empty_0" to="specinterface_ln0" fromId="551" toId="65">
</dataflow>
<dataflow id="602" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="65">
</dataflow>
<dataflow id="603" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="65">
</dataflow>
<dataflow id="604" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="65">
</dataflow>
<dataflow id="605" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="65">
</dataflow>
<dataflow id="606" from="empty_0" to="specinterface_ln0" fromId="551" toId="65">
</dataflow>
<dataflow id="607" from="empty_0" to="specinterface_ln0" fromId="551" toId="65">
</dataflow>
<dataflow id="608" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="65">
</dataflow>
<dataflow id="609" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="65">
</dataflow>
<dataflow id="610" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="567" toId="66">
</dataflow>
<dataflow id="611" from="conv1_biases" to="specbitsmap_ln0" fromId="529" toId="66">
</dataflow>
<dataflow id="612" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="543" toId="67">
</dataflow>
<dataflow id="613" from="conv2_weights" to="specinterface_ln0" fromId="530" toId="67">
</dataflow>
<dataflow id="614" from="empty" to="specinterface_ln0" fromId="546" toId="67">
</dataflow>
<dataflow id="615" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="67">
</dataflow>
<dataflow id="616" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="67">
</dataflow>
<dataflow id="617" from="empty_0" to="specinterface_ln0" fromId="551" toId="67">
</dataflow>
<dataflow id="618" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="67">
</dataflow>
<dataflow id="619" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="67">
</dataflow>
<dataflow id="620" from="empty_0" to="specinterface_ln0" fromId="551" toId="67">
</dataflow>
<dataflow id="621" from="empty_0" to="specinterface_ln0" fromId="551" toId="67">
</dataflow>
<dataflow id="622" from="empty_0" to="specinterface_ln0" fromId="551" toId="67">
</dataflow>
<dataflow id="623" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="67">
</dataflow>
<dataflow id="624" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="67">
</dataflow>
<dataflow id="625" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="67">
</dataflow>
<dataflow id="626" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="67">
</dataflow>
<dataflow id="627" from="empty_0" to="specinterface_ln0" fromId="551" toId="67">
</dataflow>
<dataflow id="628" from="empty_0" to="specinterface_ln0" fromId="551" toId="67">
</dataflow>
<dataflow id="629" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="67">
</dataflow>
<dataflow id="630" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="67">
</dataflow>
<dataflow id="631" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="567" toId="68">
</dataflow>
<dataflow id="632" from="conv2_weights" to="specbitsmap_ln0" fromId="530" toId="68">
</dataflow>
<dataflow id="633" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="543" toId="69">
</dataflow>
<dataflow id="634" from="conv2_biases" to="specinterface_ln0" fromId="531" toId="69">
</dataflow>
<dataflow id="635" from="empty" to="specinterface_ln0" fromId="546" toId="69">
</dataflow>
<dataflow id="636" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="69">
</dataflow>
<dataflow id="637" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="69">
</dataflow>
<dataflow id="638" from="empty_0" to="specinterface_ln0" fromId="551" toId="69">
</dataflow>
<dataflow id="639" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="69">
</dataflow>
<dataflow id="640" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="69">
</dataflow>
<dataflow id="641" from="empty_0" to="specinterface_ln0" fromId="551" toId="69">
</dataflow>
<dataflow id="642" from="empty_0" to="specinterface_ln0" fromId="551" toId="69">
</dataflow>
<dataflow id="643" from="empty_0" to="specinterface_ln0" fromId="551" toId="69">
</dataflow>
<dataflow id="644" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="69">
</dataflow>
<dataflow id="645" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="69">
</dataflow>
<dataflow id="646" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="69">
</dataflow>
<dataflow id="647" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="69">
</dataflow>
<dataflow id="648" from="empty_0" to="specinterface_ln0" fromId="551" toId="69">
</dataflow>
<dataflow id="649" from="empty_0" to="specinterface_ln0" fromId="551" toId="69">
</dataflow>
<dataflow id="650" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="69">
</dataflow>
<dataflow id="651" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="69">
</dataflow>
<dataflow id="652" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="567" toId="70">
</dataflow>
<dataflow id="653" from="conv2_biases" to="specbitsmap_ln0" fromId="531" toId="70">
</dataflow>
<dataflow id="654" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="543" toId="71">
</dataflow>
<dataflow id="655" from="conv3_weights" to="specinterface_ln0" fromId="532" toId="71">
</dataflow>
<dataflow id="656" from="empty" to="specinterface_ln0" fromId="546" toId="71">
</dataflow>
<dataflow id="657" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="71">
</dataflow>
<dataflow id="658" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="71">
</dataflow>
<dataflow id="659" from="empty_0" to="specinterface_ln0" fromId="551" toId="71">
</dataflow>
<dataflow id="660" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="71">
</dataflow>
<dataflow id="661" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="71">
</dataflow>
<dataflow id="662" from="empty_0" to="specinterface_ln0" fromId="551" toId="71">
</dataflow>
<dataflow id="663" from="empty_0" to="specinterface_ln0" fromId="551" toId="71">
</dataflow>
<dataflow id="664" from="empty_0" to="specinterface_ln0" fromId="551" toId="71">
</dataflow>
<dataflow id="665" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="71">
</dataflow>
<dataflow id="666" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="71">
</dataflow>
<dataflow id="667" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="71">
</dataflow>
<dataflow id="668" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="71">
</dataflow>
<dataflow id="669" from="empty_0" to="specinterface_ln0" fromId="551" toId="71">
</dataflow>
<dataflow id="670" from="empty_0" to="specinterface_ln0" fromId="551" toId="71">
</dataflow>
<dataflow id="671" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="71">
</dataflow>
<dataflow id="672" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="71">
</dataflow>
<dataflow id="673" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="567" toId="72">
</dataflow>
<dataflow id="674" from="conv3_weights" to="specbitsmap_ln0" fromId="532" toId="72">
</dataflow>
<dataflow id="675" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="567" toId="73">
</dataflow>
<dataflow id="676" from="conv3_biases" to="specbitsmap_ln0" fromId="533" toId="73">
</dataflow>
<dataflow id="677" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="543" toId="74">
</dataflow>
<dataflow id="678" from="conv3_biases" to="specinterface_ln0" fromId="533" toId="74">
</dataflow>
<dataflow id="680" from="empty_1" to="specinterface_ln0" fromId="679" toId="74">
</dataflow>
<dataflow id="681" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="74">
</dataflow>
<dataflow id="682" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="74">
</dataflow>
<dataflow id="683" from="empty_0" to="specinterface_ln0" fromId="551" toId="74">
</dataflow>
<dataflow id="684" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="74">
</dataflow>
<dataflow id="685" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="74">
</dataflow>
<dataflow id="686" from="empty_0" to="specinterface_ln0" fromId="551" toId="74">
</dataflow>
<dataflow id="687" from="empty_0" to="specinterface_ln0" fromId="551" toId="74">
</dataflow>
<dataflow id="688" from="empty_0" to="specinterface_ln0" fromId="551" toId="74">
</dataflow>
<dataflow id="689" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="74">
</dataflow>
<dataflow id="690" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="74">
</dataflow>
<dataflow id="691" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="74">
</dataflow>
<dataflow id="692" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="74">
</dataflow>
<dataflow id="693" from="empty_0" to="specinterface_ln0" fromId="551" toId="74">
</dataflow>
<dataflow id="694" from="empty_0" to="specinterface_ln0" fromId="551" toId="74">
</dataflow>
<dataflow id="695" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="74">
</dataflow>
<dataflow id="696" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="74">
</dataflow>
<dataflow id="697" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="543" toId="75">
</dataflow>
<dataflow id="698" from="output_ftmap" to="specinterface_ln0" fromId="534" toId="75">
</dataflow>
<dataflow id="699" from="empty" to="specinterface_ln0" fromId="546" toId="75">
</dataflow>
<dataflow id="700" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="75">
</dataflow>
<dataflow id="701" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="75">
</dataflow>
<dataflow id="702" from="empty_0" to="specinterface_ln0" fromId="551" toId="75">
</dataflow>
<dataflow id="703" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="75">
</dataflow>
<dataflow id="704" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="75">
</dataflow>
<dataflow id="705" from="empty_0" to="specinterface_ln0" fromId="551" toId="75">
</dataflow>
<dataflow id="706" from="empty_0" to="specinterface_ln0" fromId="551" toId="75">
</dataflow>
<dataflow id="707" from="empty_0" to="specinterface_ln0" fromId="551" toId="75">
</dataflow>
<dataflow id="708" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="75">
</dataflow>
<dataflow id="709" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="75">
</dataflow>
<dataflow id="710" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="75">
</dataflow>
<dataflow id="711" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="75">
</dataflow>
<dataflow id="712" from="empty_0" to="specinterface_ln0" fromId="551" toId="75">
</dataflow>
<dataflow id="713" from="empty_0" to="specinterface_ln0" fromId="551" toId="75">
</dataflow>
<dataflow id="714" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="75">
</dataflow>
<dataflow id="715" from="StgValue_548" to="specinterface_ln0" fromId="548" toId="75">
</dataflow>
<dataflow id="716" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="567" toId="76">
</dataflow>
<dataflow id="717" from="output_ftmap" to="specbitsmap_ln0" fromId="534" toId="76">
</dataflow>
<dataflow id="719" from="StgValue_718" to="store_ln18" fromId="718" toId="77">
</dataflow>
<dataflow id="720" from="n1" to="store_ln18" fromId="59" toId="77">
</dataflow>
<dataflow id="721" from="n1" to="n1_2" fromId="59" toId="79">
</dataflow>
<dataflow id="722" from="n1_2" to="zext_ln18" fromId="79" toId="80">
</dataflow>
<dataflow id="723" from="n1_2" to="n1_cast14" fromId="79" toId="81">
</dataflow>
<dataflow id="724" from="n1_2" to="n1_cast" fromId="79" toId="82">
</dataflow>
<dataflow id="726" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_5" fromId="725" toId="83">
</dataflow>
<dataflow id="727" from="n1_2" to="tmp_5" fromId="79" toId="83">
</dataflow>
<dataflow id="729" from="StgValue_728" to="tmp_5" fromId="728" toId="83">
</dataflow>
<dataflow id="730" from="tmp_5" to="tmp_5_cast" fromId="83" toId="84">
</dataflow>
<dataflow id="731" from="tmp_5_cast" to="empty" fromId="84" toId="85">
</dataflow>
<dataflow id="732" from="n1_cast" to="empty" fromId="82" toId="85">
</dataflow>
<dataflow id="733" from="empty" to="sext_ln35" fromId="85" toId="86">
</dataflow>
<dataflow id="735" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_6" fromId="734" toId="87">
</dataflow>
<dataflow id="736" from="n1_2" to="tmp_6" fromId="79" toId="87">
</dataflow>
<dataflow id="738" from="StgValue_737" to="tmp_6" fromId="737" toId="87">
</dataflow>
<dataflow id="739" from="tmp_6" to="zext_ln35" fromId="87" toId="88">
</dataflow>
<dataflow id="740" from="zext_ln35" to="add_ln35" fromId="88" toId="89">
</dataflow>
<dataflow id="741" from="n1_cast14" to="add_ln35" fromId="81" toId="89">
</dataflow>
<dataflow id="742" from="n1_2" to="icmp_ln18" fromId="79" toId="90">
</dataflow>
<dataflow id="744" from="StgValue_743" to="icmp_ln18" fromId="743" toId="90">
</dataflow>
<dataflow id="745" from="n1_2" to="add_ln18" fromId="79" toId="91">
</dataflow>
<dataflow id="747" from="StgValue_746" to="add_ln18" fromId="746" toId="91">
</dataflow>
<dataflow id="748" from="icmp_ln18" to="br_ln18" fromId="90" toId="92">
</dataflow>
<dataflow id="749" from="conv1_biases" to="conv1_biases_addr" fromId="529" toId="93">
</dataflow>
<dataflow id="751" from="StgValue_750" to="conv1_biases_addr" fromId="750" toId="93">
</dataflow>
<dataflow id="752" from="zext_ln18" to="conv1_biases_addr" fromId="80" toId="93">
</dataflow>
<dataflow id="753" from="conv1_biases_addr" to="conv1_biases_load" fromId="93" toId="94">
</dataflow>
<dataflow id="754" from="StgValue_537" to="n2" fromId="537" toId="95">
</dataflow>
<dataflow id="756" from="StgValue_755" to="store_ln17" fromId="755" toId="96">
</dataflow>
<dataflow id="757" from="n2" to="store_ln17" fromId="95" toId="96">
</dataflow>
<dataflow id="759" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln18" fromId="758" toId="98">
</dataflow>
<dataflow id="761" from="StgValue_760" to="speclooptripcount_ln18" fromId="760" toId="98">
</dataflow>
<dataflow id="762" from="StgValue_760" to="speclooptripcount_ln18" fromId="760" toId="98">
</dataflow>
<dataflow id="763" from="StgValue_760" to="speclooptripcount_ln18" fromId="760" toId="98">
</dataflow>
<dataflow id="765" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="764" toId="99">
</dataflow>
<dataflow id="767" from="empty_13" to="specloopname_ln18" fromId="766" toId="99">
</dataflow>
<dataflow id="768" from="conv1_biases_addr" to="conv1_biases_load" fromId="93" toId="100">
</dataflow>
<dataflow id="769" from="conv1_biases_load" to="empty_19" fromId="100" toId="101">
</dataflow>
<dataflow id="770" from="add_ln22" to="h" fromId="112" toId="103">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="771" from="br_ln22" to="h" fromId="129" toId="103">
<BackEdge/>
</dataflow>
<dataflow id="772" from="StgValue_728" to="h" fromId="728" toId="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="773" from="br_ln22" to="h" fromId="102" toId="103">
</dataflow>
<dataflow id="774" from="h" to="h_cast" fromId="103" toId="104">
</dataflow>
<dataflow id="775" from="sext_ln35" to="empty_20" fromId="86" toId="105">
</dataflow>
<dataflow id="776" from="h_cast" to="empty_20" fromId="104" toId="105">
</dataflow>
<dataflow id="777" from="empty_20" to="p_cast16" fromId="105" toId="106">
</dataflow>
<dataflow id="778" from="empty_20" to="empty_21" fromId="105" toId="107">
</dataflow>
<dataflow id="780" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl2" fromId="779" toId="108">
</dataflow>
<dataflow id="781" from="empty_21" to="p_shl2" fromId="107" toId="108">
</dataflow>
<dataflow id="782" from="StgValue_728" to="p_shl2" fromId="728" toId="108">
</dataflow>
<dataflow id="783" from="p_shl2" to="empty_22" fromId="108" toId="109">
</dataflow>
<dataflow id="784" from="p_cast16" to="empty_22" fromId="106" toId="109">
</dataflow>
<dataflow id="785" from="h" to="zext_ln22" fromId="103" toId="110">
</dataflow>
<dataflow id="786" from="h" to="icmp_ln22" fromId="103" toId="111">
</dataflow>
<dataflow id="788" from="StgValue_787" to="icmp_ln22" fromId="787" toId="111">
</dataflow>
<dataflow id="789" from="h" to="add_ln22" fromId="103" toId="112">
</dataflow>
<dataflow id="791" from="StgValue_790" to="add_ln22" fromId="790" toId="112">
</dataflow>
<dataflow id="792" from="icmp_ln22" to="br_ln22" fromId="111" toId="113">
</dataflow>
<dataflow id="793" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="758" toId="114">
</dataflow>
<dataflow id="795" from="StgValue_794" to="speclooptripcount_ln22" fromId="794" toId="114">
</dataflow>
<dataflow id="796" from="StgValue_794" to="speclooptripcount_ln22" fromId="794" toId="114">
</dataflow>
<dataflow id="797" from="StgValue_794" to="speclooptripcount_ln22" fromId="794" toId="114">
</dataflow>
<dataflow id="798" from="_ssdm_op_SpecLoopName" to="specloopname_ln22" fromId="764" toId="115">
</dataflow>
<dataflow id="800" from="empty_12" to="specloopname_ln22" fromId="799" toId="115">
</dataflow>
<dataflow id="801" from="add_ln18" to="store_ln18" fromId="91" toId="117">
</dataflow>
<dataflow id="802" from="n1" to="store_ln18" fromId="59" toId="117">
</dataflow>
<dataflow id="803" from="add_ln23" to="w" fromId="126" toId="119">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="804" from="br_ln23" to="w" fromId="215" toId="119">
<BackEdge/>
</dataflow>
<dataflow id="805" from="StgValue_728" to="w" fromId="728" toId="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="806" from="br_ln23" to="w" fromId="116" toId="119">
</dataflow>
<dataflow id="807" from="w" to="w_cast" fromId="119" toId="120">
</dataflow>
<dataflow id="808" from="empty_22" to="empty_23" fromId="109" toId="121">
</dataflow>
<dataflow id="809" from="w_cast" to="empty_23" fromId="120" toId="121">
</dataflow>
<dataflow id="810" from="empty_23" to="p_cast29" fromId="121" toId="122">
</dataflow>
<dataflow id="811" from="conv1_output_ftmap" to="conv1_output_ftmap_addr" fromId="535" toId="123">
</dataflow>
<dataflow id="812" from="StgValue_750" to="conv1_output_ftmap_addr" fromId="750" toId="123">
</dataflow>
<dataflow id="813" from="p_cast29" to="conv1_output_ftmap_addr" fromId="122" toId="123">
</dataflow>
<dataflow id="814" from="w" to="zext_ln23" fromId="119" toId="124">
</dataflow>
<dataflow id="815" from="w" to="icmp_ln23" fromId="119" toId="125">
</dataflow>
<dataflow id="816" from="StgValue_787" to="icmp_ln23" fromId="787" toId="125">
</dataflow>
<dataflow id="817" from="w" to="add_ln23" fromId="119" toId="126">
</dataflow>
<dataflow id="818" from="StgValue_790" to="add_ln23" fromId="790" toId="126">
</dataflow>
<dataflow id="819" from="icmp_ln23" to="br_ln23" fromId="125" toId="127">
</dataflow>
<dataflow id="820" from="conv1_output_ftmap_addr" to="conv1_output_ftmap_load" fromId="123" toId="128">
</dataflow>
<dataflow id="821" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln23" fromId="758" toId="130">
</dataflow>
<dataflow id="822" from="StgValue_794" to="speclooptripcount_ln23" fromId="794" toId="130">
</dataflow>
<dataflow id="823" from="StgValue_794" to="speclooptripcount_ln23" fromId="794" toId="130">
</dataflow>
<dataflow id="824" from="StgValue_794" to="speclooptripcount_ln23" fromId="794" toId="130">
</dataflow>
<dataflow id="825" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="764" toId="131">
</dataflow>
<dataflow id="827" from="empty_11" to="specloopname_ln23" fromId="826" toId="131">
</dataflow>
<dataflow id="828" from="conv1_output_ftmap_addr" to="conv1_output_ftmap_load" fromId="123" toId="132">
</dataflow>
<dataflow id="829" from="add_ln26" to="f1h" fromId="143" toId="134">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="830" from="br_ln26" to="f1h" fromId="186" toId="134">
<BackEdge/>
</dataflow>
<dataflow id="832" from="StgValue_831" to="f1h" fromId="831" toId="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="833" from="br_ln26" to="f1h" fromId="133" toId="134">
</dataflow>
<dataflow id="834" from="add42_lcssa28_i" to="add42_lcssa_lcssa29_i" fromId="163" toId="135">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="835" from="br_ln26" to="add42_lcssa_lcssa29_i" fromId="186" toId="135">
<BackEdge/>
</dataflow>
<dataflow id="836" from="conv1_output_ftmap_load" to="add42_lcssa_lcssa29_i" fromId="132" toId="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="837" from="br_ln26" to="add42_lcssa_lcssa29_i" fromId="133" toId="135">
</dataflow>
<dataflow id="838" from="f1h" to="zext_ln35_1" fromId="134" toId="136">
</dataflow>
<dataflow id="839" from="add_ln35" to="add_ln35_1" fromId="89" toId="137">
</dataflow>
<dataflow id="840" from="zext_ln35_1" to="add_ln35_1" fromId="136" toId="137">
</dataflow>
<dataflow id="841" from="add_ln35_1" to="zext_ln35_2" fromId="137" toId="138">
</dataflow>
<dataflow id="842" from="add_ln35_1" to="trunc_ln35" fromId="137" toId="139">
</dataflow>
<dataflow id="844" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl3" fromId="843" toId="140">
</dataflow>
<dataflow id="845" from="trunc_ln35" to="p_shl3" fromId="139" toId="140">
</dataflow>
<dataflow id="846" from="StgValue_737" to="p_shl3" fromId="737" toId="140">
</dataflow>
<dataflow id="847" from="p_shl3" to="add_ln35_2" fromId="140" toId="141">
</dataflow>
<dataflow id="848" from="zext_ln35_2" to="add_ln35_2" fromId="138" toId="141">
</dataflow>
<dataflow id="849" from="f1h" to="icmp_ln26" fromId="134" toId="142">
</dataflow>
<dataflow id="851" from="StgValue_850" to="icmp_ln26" fromId="850" toId="142">
</dataflow>
<dataflow id="852" from="f1h" to="add_ln26" fromId="134" toId="143">
</dataflow>
<dataflow id="854" from="StgValue_853" to="add_ln26" fromId="853" toId="143">
</dataflow>
<dataflow id="855" from="icmp_ln26" to="br_ln26" fromId="142" toId="144">
</dataflow>
<dataflow id="856" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln26" fromId="758" toId="145">
</dataflow>
<dataflow id="858" from="StgValue_857" to="speclooptripcount_ln26" fromId="857" toId="145">
</dataflow>
<dataflow id="859" from="StgValue_857" to="speclooptripcount_ln26" fromId="857" toId="145">
</dataflow>
<dataflow id="860" from="StgValue_857" to="speclooptripcount_ln26" fromId="857" toId="145">
</dataflow>
<dataflow id="861" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="764" toId="146">
</dataflow>
<dataflow id="863" from="empty_10" to="specloopname_ln26" fromId="862" toId="146">
</dataflow>
<dataflow id="864" from="f1h" to="tmp" fromId="134" toId="147">
</dataflow>
<dataflow id="866" from="StgValue_865" to="tmp" fromId="865" toId="147">
</dataflow>
<dataflow id="867" from="tmp" to="tmp_cast" fromId="147" toId="148">
</dataflow>
<dataflow id="868" from="tmp_cast" to="empty_24" fromId="148" toId="149">
</dataflow>
<dataflow id="869" from="zext_ln22" to="empty_24" fromId="110" toId="149">
</dataflow>
<dataflow id="871" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_9" fromId="870" toId="150">
</dataflow>
<dataflow id="872" from="empty_24" to="tmp_9" fromId="149" toId="150">
</dataflow>
<dataflow id="874" from="StgValue_873" to="tmp_9" fromId="873" toId="150">
</dataflow>
<dataflow id="875" from="empty_24" to="icmp_ln84" fromId="149" toId="151">
</dataflow>
<dataflow id="877" from="StgValue_876" to="icmp_ln84" fromId="876" toId="151">
</dataflow>
<dataflow id="878" from="tmp" to="sext_ln84" fromId="147" toId="152">
</dataflow>
<dataflow id="879" from="sext_ln84" to="add_ln84" fromId="152" toId="153">
</dataflow>
<dataflow id="880" from="h" to="add_ln84" fromId="103" toId="153">
</dataflow>
<dataflow id="881" from="tmp_9" to="select_ln83" fromId="150" toId="154">
</dataflow>
<dataflow id="882" from="StgValue_728" to="select_ln83" fromId="728" toId="154">
</dataflow>
<dataflow id="884" from="StgValue_883" to="select_ln83" fromId="883" toId="154">
</dataflow>
<dataflow id="885" from="tmp_9" to="or_ln83" fromId="150" toId="155">
</dataflow>
<dataflow id="886" from="icmp_ln84" to="or_ln83" fromId="151" toId="155">
</dataflow>
<dataflow id="887" from="or_ln83" to="yPixelClamped_1" fromId="155" toId="156">
</dataflow>
<dataflow id="888" from="select_ln83" to="yPixelClamped_1" fromId="154" toId="156">
</dataflow>
<dataflow id="889" from="add_ln84" to="yPixelClamped_1" fromId="153" toId="156">
</dataflow>
<dataflow id="890" from="yPixelClamped_1" to="zext_ln35_3" fromId="156" toId="157">
</dataflow>
<dataflow id="892" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_10" fromId="891" toId="158">
</dataflow>
<dataflow id="893" from="yPixelClamped_1" to="tmp_10" fromId="156" toId="158">
</dataflow>
<dataflow id="894" from="StgValue_728" to="tmp_10" fromId="728" toId="158">
</dataflow>
<dataflow id="895" from="tmp_10" to="sub_ln35" fromId="158" toId="159">
</dataflow>
<dataflow id="896" from="zext_ln35_3" to="sub_ln35" fromId="157" toId="159">
</dataflow>
<dataflow id="897" from="add42_lcssa_lcssa29_i" to="add57_i" fromId="135" toId="161">
</dataflow>
<dataflow id="898" from="empty_19" to="add57_i" fromId="101" toId="161">
</dataflow>
<dataflow id="899" from="add_ln27" to="f1w" fromId="169" toId="162">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="900" from="br_ln27" to="f1w" fromId="200" toId="162">
<BackEdge/>
</dataflow>
<dataflow id="901" from="StgValue_831" to="f1w" fromId="831" toId="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="902" from="br_ln27" to="f1w" fromId="160" toId="162">
</dataflow>
<dataflow id="903" from="add42_i" to="add42_lcssa28_i" fromId="199" toId="163">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="904" from="br_ln27" to="add42_lcssa28_i" fromId="200" toId="163">
<BackEdge/>
</dataflow>
<dataflow id="905" from="add42_lcssa_lcssa29_i" to="add42_lcssa28_i" fromId="135" toId="163">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="906" from="br_ln27" to="add42_lcssa28_i" fromId="160" toId="163">
</dataflow>
<dataflow id="907" from="f1w" to="zext_ln35_4" fromId="162" toId="164">
</dataflow>
<dataflow id="908" from="add_ln35_2" to="add_ln35_3" fromId="141" toId="165">
</dataflow>
<dataflow id="909" from="zext_ln35_4" to="add_ln35_3" fromId="164" toId="165">
</dataflow>
<dataflow id="910" from="add_ln35_3" to="zext_ln35_5" fromId="165" toId="166">
</dataflow>
<dataflow id="911" from="conv1_weights" to="conv1_weights_addr" fromId="528" toId="167">
</dataflow>
<dataflow id="912" from="StgValue_750" to="conv1_weights_addr" fromId="750" toId="167">
</dataflow>
<dataflow id="913" from="zext_ln35_5" to="conv1_weights_addr" fromId="166" toId="167">
</dataflow>
<dataflow id="914" from="f1w" to="icmp_ln27" fromId="162" toId="168">
</dataflow>
<dataflow id="915" from="StgValue_850" to="icmp_ln27" fromId="850" toId="168">
</dataflow>
<dataflow id="916" from="f1w" to="add_ln27" fromId="162" toId="169">
</dataflow>
<dataflow id="917" from="StgValue_853" to="add_ln27" fromId="853" toId="169">
</dataflow>
<dataflow id="918" from="icmp_ln27" to="br_ln27" fromId="168" toId="170">
</dataflow>
<dataflow id="919" from="f1w" to="add_ln31" fromId="162" toId="171">
</dataflow>
<dataflow id="920" from="StgValue_865" to="add_ln31" fromId="865" toId="171">
</dataflow>
<dataflow id="921" from="add_ln31" to="sext_ln31" fromId="171" toId="172">
</dataflow>
<dataflow id="922" from="sext_ln31" to="add_ln31_1" fromId="172" toId="173">
</dataflow>
<dataflow id="923" from="zext_ln23" to="add_ln31_1" fromId="124" toId="173">
</dataflow>
<dataflow id="924" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_14" fromId="870" toId="174">
</dataflow>
<dataflow id="925" from="add_ln31_1" to="tmp_14" fromId="173" toId="174">
</dataflow>
<dataflow id="926" from="StgValue_873" to="tmp_14" fromId="873" toId="174">
</dataflow>
<dataflow id="927" from="add_ln31_1" to="icmp_ln84_2" fromId="173" toId="175">
</dataflow>
<dataflow id="928" from="StgValue_876" to="icmp_ln84_2" fromId="876" toId="175">
</dataflow>
<dataflow id="929" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_15" fromId="870" toId="176">
</dataflow>
<dataflow id="930" from="add_ln31_1" to="tmp_15" fromId="173" toId="176">
</dataflow>
<dataflow id="931" from="StgValue_873" to="tmp_15" fromId="873" toId="176">
</dataflow>
<dataflow id="932" from="tmp_15" to="select_ln83_4" fromId="176" toId="177">
</dataflow>
<dataflow id="934" from="StgValue_933" to="select_ln83_4" fromId="933" toId="177">
</dataflow>
<dataflow id="935" from="StgValue_876" to="select_ln83_4" fromId="876" toId="177">
</dataflow>
<dataflow id="936" from="tmp_14" to="or_ln83_2" fromId="174" toId="178">
</dataflow>
<dataflow id="937" from="icmp_ln84_2" to="or_ln83_2" fromId="175" toId="178">
</dataflow>
<dataflow id="938" from="or_ln83_2" to="xPixelClamped_1" fromId="178" toId="179">
</dataflow>
<dataflow id="939" from="select_ln83_4" to="xPixelClamped_1" fromId="177" toId="179">
</dataflow>
<dataflow id="940" from="add_ln31_1" to="xPixelClamped_1" fromId="173" toId="179">
</dataflow>
<dataflow id="941" from="xPixelClamped_1" to="sext_ln35_1" fromId="179" toId="180">
</dataflow>
<dataflow id="942" from="sub_ln35" to="add_ln35_4" fromId="159" toId="181">
</dataflow>
<dataflow id="943" from="sext_ln35_1" to="add_ln35_4" fromId="180" toId="181">
</dataflow>
<dataflow id="944" from="add_ln35_4" to="zext_ln35_6" fromId="181" toId="182">
</dataflow>
<dataflow id="945" from="input_ftmap" to="input_ftmap_addr" fromId="527" toId="183">
</dataflow>
<dataflow id="946" from="StgValue_750" to="input_ftmap_addr" fromId="750" toId="183">
</dataflow>
<dataflow id="947" from="zext_ln35_6" to="input_ftmap_addr" fromId="182" toId="183">
</dataflow>
<dataflow id="948" from="conv1_weights_addr" to="conv1_weights_load" fromId="167" toId="184">
</dataflow>
<dataflow id="949" from="input_ftmap_addr" to="input_ftmap_load" fromId="183" toId="185">
</dataflow>
<dataflow id="950" from="conv1_weights_addr" to="conv1_weights_load" fromId="167" toId="187">
</dataflow>
<dataflow id="951" from="input_ftmap_addr" to="input_ftmap_load" fromId="183" toId="188">
</dataflow>
<dataflow id="952" from="conv1_weights_load" to="bitcast_ln35" fromId="187" toId="189">
</dataflow>
<dataflow id="953" from="input_ftmap_load" to="bitcast_ln35_1" fromId="188" toId="190">
</dataflow>
<dataflow id="954" from="bitcast_ln35" to="mul_i" fromId="189" toId="191">
</dataflow>
<dataflow id="955" from="bitcast_ln35_1" to="mul_i" fromId="190" toId="191">
</dataflow>
<dataflow id="956" from="bitcast_ln35" to="mul_i" fromId="189" toId="192">
</dataflow>
<dataflow id="957" from="bitcast_ln35_1" to="mul_i" fromId="190" toId="192">
</dataflow>
<dataflow id="958" from="bitcast_ln35" to="mul_i" fromId="189" toId="193">
</dataflow>
<dataflow id="959" from="bitcast_ln35_1" to="mul_i" fromId="190" toId="193">
</dataflow>
<dataflow id="960" from="add42_lcssa28_i" to="add42_i" fromId="163" toId="194">
</dataflow>
<dataflow id="961" from="mul_i" to="add42_i" fromId="193" toId="194">
</dataflow>
<dataflow id="962" from="add42_lcssa28_i" to="add42_i" fromId="163" toId="195">
</dataflow>
<dataflow id="963" from="mul_i" to="add42_i" fromId="193" toId="195">
</dataflow>
<dataflow id="964" from="add42_lcssa28_i" to="add42_i" fromId="163" toId="196">
</dataflow>
<dataflow id="965" from="mul_i" to="add42_i" fromId="193" toId="196">
</dataflow>
<dataflow id="966" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="758" toId="197">
</dataflow>
<dataflow id="967" from="StgValue_857" to="speclooptripcount_ln27" fromId="857" toId="197">
</dataflow>
<dataflow id="968" from="StgValue_857" to="speclooptripcount_ln27" fromId="857" toId="197">
</dataflow>
<dataflow id="969" from="StgValue_857" to="speclooptripcount_ln27" fromId="857" toId="197">
</dataflow>
<dataflow id="970" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="764" toId="198">
</dataflow>
<dataflow id="972" from="empty_9" to="specloopname_ln27" fromId="971" toId="198">
</dataflow>
<dataflow id="973" from="add42_lcssa28_i" to="add42_i" fromId="163" toId="199">
</dataflow>
<dataflow id="974" from="mul_i" to="add42_i" fromId="193" toId="199">
</dataflow>
<dataflow id="975" from="add42_lcssa_lcssa29_i" to="add57_i" fromId="135" toId="201">
</dataflow>
<dataflow id="976" from="empty_19" to="add57_i" fromId="101" toId="201">
</dataflow>
<dataflow id="977" from="add42_lcssa_lcssa29_i" to="add57_i" fromId="135" toId="202">
</dataflow>
<dataflow id="978" from="empty_19" to="add57_i" fromId="101" toId="202">
</dataflow>
<dataflow id="979" from="add42_lcssa_lcssa29_i" to="add57_i" fromId="135" toId="203">
</dataflow>
<dataflow id="980" from="empty_19" to="add57_i" fromId="101" toId="203">
</dataflow>
<dataflow id="981" from="add57_i" to="tmp_2" fromId="203" toId="204">
</dataflow>
<dataflow id="983" from="StgValue_982" to="tmp_2" fromId="982" toId="204">
</dataflow>
<dataflow id="984" from="add57_i" to="bitcast_ln42" fromId="203" toId="205">
</dataflow>
<dataflow id="986" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="985" toId="206">
</dataflow>
<dataflow id="987" from="bitcast_ln42" to="tmp_1" fromId="205" toId="206">
</dataflow>
<dataflow id="989" from="StgValue_988" to="tmp_1" fromId="988" toId="206">
</dataflow>
<dataflow id="991" from="StgValue_990" to="tmp_1" fromId="990" toId="206">
</dataflow>
<dataflow id="992" from="bitcast_ln42" to="trunc_ln42" fromId="205" toId="207">
</dataflow>
<dataflow id="993" from="tmp_1" to="icmp_ln42" fromId="206" toId="208">
</dataflow>
<dataflow id="994" from="StgValue_787" to="icmp_ln42" fromId="787" toId="208">
</dataflow>
<dataflow id="995" from="trunc_ln42" to="icmp_ln42_1" fromId="207" toId="209">
</dataflow>
<dataflow id="997" from="StgValue_996" to="icmp_ln42_1" fromId="996" toId="209">
</dataflow>
<dataflow id="998" from="icmp_ln42_1" to="or_ln42" fromId="209" toId="210">
</dataflow>
<dataflow id="999" from="icmp_ln42" to="or_ln42" fromId="208" toId="210">
</dataflow>
<dataflow id="1000" from="add57_i" to="tmp_2" fromId="203" toId="211">
</dataflow>
<dataflow id="1001" from="StgValue_982" to="tmp_2" fromId="982" toId="211">
</dataflow>
<dataflow id="1002" from="or_ln42" to="and_ln42" fromId="210" toId="212">
</dataflow>
<dataflow id="1003" from="tmp_2" to="and_ln42" fromId="211" toId="212">
</dataflow>
<dataflow id="1004" from="and_ln42" to="select_ln42" fromId="212" toId="213">
</dataflow>
<dataflow id="1005" from="StgValue_982" to="select_ln42" fromId="982" toId="213">
</dataflow>
<dataflow id="1006" from="add57_i" to="select_ln42" fromId="203" toId="213">
</dataflow>
<dataflow id="1007" from="select_ln42" to="store_ln41" fromId="213" toId="214">
</dataflow>
<dataflow id="1008" from="conv1_output_ftmap_addr" to="store_ln41" fromId="123" toId="214">
</dataflow>
<dataflow id="1009" from="n2" to="n2_2" fromId="95" toId="216">
</dataflow>
<dataflow id="1010" from="n2_2" to="trunc_ln17" fromId="216" toId="217">
</dataflow>
<dataflow id="1011" from="n2_2" to="zext_ln17" fromId="216" toId="218">
</dataflow>
<dataflow id="1012" from="n2_2" to="n2_cast" fromId="216" toId="219">
</dataflow>
<dataflow id="1014" from="_ssdm_op_BitConcatenate.i14.i6.i8" to="tmp_7" fromId="1013" toId="220">
</dataflow>
<dataflow id="1015" from="n2_2" to="tmp_7" fromId="216" toId="220">
</dataflow>
<dataflow id="1016" from="StgValue_728" to="tmp_7" fromId="728" toId="220">
</dataflow>
<dataflow id="1017" from="tmp_7" to="tmp_7_cast" fromId="220" toId="221">
</dataflow>
<dataflow id="1018" from="tmp_7_cast" to="empty_25" fromId="221" toId="222">
</dataflow>
<dataflow id="1019" from="n2_cast" to="empty_25" fromId="219" toId="222">
</dataflow>
<dataflow id="1020" from="empty_25" to="sext_ln34" fromId="222" toId="223">
</dataflow>
<dataflow id="1022" from="_ssdm_op_BitConcatenate.i11.i5.i6" to="tmp_8" fromId="1021" toId="224">
</dataflow>
<dataflow id="1023" from="trunc_ln17" to="tmp_8" fromId="217" toId="224">
</dataflow>
<dataflow id="1024" from="StgValue_755" to="tmp_8" fromId="755" toId="224">
</dataflow>
<dataflow id="1025" from="n2_2" to="icmp_ln17" fromId="216" toId="225">
</dataflow>
<dataflow id="1027" from="StgValue_1026" to="icmp_ln17" fromId="1026" toId="225">
</dataflow>
<dataflow id="1028" from="n2_2" to="add_ln17" fromId="216" toId="226">
</dataflow>
<dataflow id="1030" from="StgValue_1029" to="add_ln17" fromId="1029" toId="226">
</dataflow>
<dataflow id="1031" from="icmp_ln17" to="br_ln17" fromId="225" toId="227">
</dataflow>
<dataflow id="1032" from="conv2_biases" to="conv2_biases_addr" fromId="531" toId="228">
</dataflow>
<dataflow id="1033" from="StgValue_750" to="conv2_biases_addr" fromId="750" toId="228">
</dataflow>
<dataflow id="1034" from="zext_ln17" to="conv2_biases_addr" fromId="218" toId="228">
</dataflow>
<dataflow id="1035" from="conv2_biases_addr" to="conv2_biases_load" fromId="228" toId="229">
</dataflow>
<dataflow id="1036" from="StgValue_537" to="h_1" fromId="537" toId="230">
</dataflow>
<dataflow id="1038" from="_ssdm_op_Read.ap_auto.i32P0A" to="conv3_biases_read" fromId="1037" toId="231">
</dataflow>
<dataflow id="1039" from="conv3_biases" to="conv3_biases_read" fromId="533" toId="231">
</dataflow>
<dataflow id="1040" from="conv3_biases_read" to="empty_31" fromId="231" toId="232">
</dataflow>
<dataflow id="1041" from="StgValue_728" to="store_ln21" fromId="728" toId="233">
</dataflow>
<dataflow id="1042" from="h_1" to="store_ln21" fromId="230" toId="233">
</dataflow>
<dataflow id="1043" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln17" fromId="758" toId="235">
</dataflow>
<dataflow id="1045" from="StgValue_1044" to="speclooptripcount_ln17" fromId="1044" toId="235">
</dataflow>
<dataflow id="1046" from="StgValue_1044" to="speclooptripcount_ln17" fromId="1044" toId="235">
</dataflow>
<dataflow id="1047" from="StgValue_1044" to="speclooptripcount_ln17" fromId="1044" toId="235">
</dataflow>
<dataflow id="1048" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="764" toId="236">
</dataflow>
<dataflow id="1050" from="empty_8" to="specloopname_ln17" fromId="1049" toId="236">
</dataflow>
<dataflow id="1051" from="conv2_biases_addr" to="conv2_biases_load" fromId="228" toId="237">
</dataflow>
<dataflow id="1052" from="conv2_biases_load" to="empty_26" fromId="237" toId="238">
</dataflow>
<dataflow id="1053" from="add_ln21_1" to="h_4" fromId="249" toId="240">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1054" from="br_ln21" to="h_4" fromId="266" toId="240">
<BackEdge/>
</dataflow>
<dataflow id="1055" from="StgValue_728" to="h_4" fromId="728" toId="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1056" from="br_ln21" to="h_4" fromId="239" toId="240">
</dataflow>
<dataflow id="1057" from="h_4" to="h_3_cast19" fromId="240" toId="241">
</dataflow>
<dataflow id="1058" from="h_4" to="h_3_cast" fromId="240" toId="242">
</dataflow>
<dataflow id="1059" from="sext_ln34" to="empty_27" fromId="223" toId="243">
</dataflow>
<dataflow id="1060" from="h_3_cast" to="empty_27" fromId="242" toId="243">
</dataflow>
<dataflow id="1061" from="empty_27" to="p_cast18" fromId="243" toId="244">
</dataflow>
<dataflow id="1062" from="empty_27" to="empty_28" fromId="243" toId="245">
</dataflow>
<dataflow id="1064" from="_ssdm_op_BitConcatenate.i21.i13.i8" to="p_shl6" fromId="1063" toId="246">
</dataflow>
<dataflow id="1065" from="empty_28" to="p_shl6" fromId="245" toId="246">
</dataflow>
<dataflow id="1066" from="StgValue_728" to="p_shl6" fromId="728" toId="246">
</dataflow>
<dataflow id="1067" from="p_shl6" to="empty_29" fromId="246" toId="247">
</dataflow>
<dataflow id="1068" from="p_cast18" to="empty_29" fromId="244" toId="247">
</dataflow>
<dataflow id="1069" from="h_4" to="icmp_ln21_1" fromId="240" toId="248">
</dataflow>
<dataflow id="1070" from="StgValue_787" to="icmp_ln21_1" fromId="787" toId="248">
</dataflow>
<dataflow id="1071" from="h_4" to="add_ln21_1" fromId="240" toId="249">
</dataflow>
<dataflow id="1072" from="StgValue_790" to="add_ln21_1" fromId="790" toId="249">
</dataflow>
<dataflow id="1073" from="icmp_ln21_1" to="br_ln21" fromId="248" toId="250">
</dataflow>
<dataflow id="1074" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln21" fromId="758" toId="251">
</dataflow>
<dataflow id="1075" from="StgValue_794" to="speclooptripcount_ln21" fromId="794" toId="251">
</dataflow>
<dataflow id="1076" from="StgValue_794" to="speclooptripcount_ln21" fromId="794" toId="251">
</dataflow>
<dataflow id="1077" from="StgValue_794" to="speclooptripcount_ln21" fromId="794" toId="251">
</dataflow>
<dataflow id="1078" from="_ssdm_op_SpecLoopName" to="specloopname_ln21" fromId="764" toId="252">
</dataflow>
<dataflow id="1080" from="empty_7" to="specloopname_ln21" fromId="1079" toId="252">
</dataflow>
<dataflow id="1081" from="add_ln17" to="store_ln17" fromId="226" toId="254">
</dataflow>
<dataflow id="1082" from="n2" to="store_ln17" fromId="95" toId="254">
</dataflow>
<dataflow id="1083" from="add_ln22_2" to="w_3" fromId="263" toId="256">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1084" from="br_ln22" to="w_3" fromId="323" toId="256">
<BackEdge/>
</dataflow>
<dataflow id="1085" from="StgValue_728" to="w_3" fromId="728" toId="256">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1086" from="br_ln22" to="w_3" fromId="253" toId="256">
</dataflow>
<dataflow id="1087" from="w_3" to="w_3_cast20" fromId="256" toId="257">
</dataflow>
<dataflow id="1088" from="w_3" to="w_3_cast" fromId="256" toId="258">
</dataflow>
<dataflow id="1089" from="empty_29" to="empty_30" fromId="247" toId="259">
</dataflow>
<dataflow id="1090" from="w_3_cast" to="empty_30" fromId="258" toId="259">
</dataflow>
<dataflow id="1091" from="empty_30" to="p_cast32" fromId="259" toId="260">
</dataflow>
<dataflow id="1092" from="conv2_output_ftmap" to="conv2_output_ftmap_addr" fromId="536" toId="261">
</dataflow>
<dataflow id="1093" from="StgValue_750" to="conv2_output_ftmap_addr" fromId="750" toId="261">
</dataflow>
<dataflow id="1094" from="p_cast32" to="conv2_output_ftmap_addr" fromId="260" toId="261">
</dataflow>
<dataflow id="1095" from="w_3" to="icmp_ln22_2" fromId="256" toId="262">
</dataflow>
<dataflow id="1096" from="StgValue_787" to="icmp_ln22_2" fromId="787" toId="262">
</dataflow>
<dataflow id="1097" from="w_3" to="add_ln22_2" fromId="256" toId="263">
</dataflow>
<dataflow id="1098" from="StgValue_790" to="add_ln22_2" fromId="790" toId="263">
</dataflow>
<dataflow id="1099" from="icmp_ln22_2" to="br_ln22" fromId="262" toId="264">
</dataflow>
<dataflow id="1100" from="conv2_output_ftmap_addr" to="conv2_output_ftmap_load" fromId="261" toId="265">
</dataflow>
<dataflow id="1101" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="758" toId="267">
</dataflow>
<dataflow id="1102" from="StgValue_794" to="speclooptripcount_ln22" fromId="794" toId="267">
</dataflow>
<dataflow id="1103" from="StgValue_794" to="speclooptripcount_ln22" fromId="794" toId="267">
</dataflow>
<dataflow id="1104" from="StgValue_794" to="speclooptripcount_ln22" fromId="794" toId="267">
</dataflow>
<dataflow id="1105" from="_ssdm_op_SpecLoopName" to="specloopname_ln22" fromId="764" toId="268">
</dataflow>
<dataflow id="1107" from="empty_6" to="specloopname_ln22" fromId="1106" toId="268">
</dataflow>
<dataflow id="1108" from="conv2_output_ftmap_addr" to="conv2_output_ftmap_load" fromId="261" toId="269">
</dataflow>
<dataflow id="1109" from="add_ln33" to="n1_1" fromId="291" toId="271">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1110" from="br_ln33" to="n1_1" fromId="308" toId="271">
<BackEdge/>
</dataflow>
<dataflow id="1111" from="StgValue_718" to="n1_1" fromId="718" toId="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1112" from="br_ln33" to="n1_1" fromId="270" toId="271">
</dataflow>
<dataflow id="1113" from="add42_i1" to="add4227_i" fromId="307" toId="272">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1114" from="br_ln33" to="add4227_i" fromId="308" toId="272">
<BackEdge/>
</dataflow>
<dataflow id="1115" from="conv2_output_ftmap_load" to="add4227_i" fromId="269" toId="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1116" from="br_ln33" to="add4227_i" fromId="270" toId="272">
</dataflow>
<dataflow id="1117" from="n1_1" to="zext_ln34_3" fromId="271" toId="273">
</dataflow>
<dataflow id="1118" from="n1_1" to="zext_ln34_4" fromId="271" toId="274">
</dataflow>
<dataflow id="1119" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_11" fromId="725" toId="275">
</dataflow>
<dataflow id="1120" from="n1_1" to="tmp_11" fromId="271" toId="275">
</dataflow>
<dataflow id="1121" from="StgValue_728" to="tmp_11" fromId="728" toId="275">
</dataflow>
<dataflow id="1122" from="tmp_11" to="zext_ln34_5" fromId="275" toId="276">
</dataflow>
<dataflow id="1123" from="zext_ln34_5" to="sub_ln34_1" fromId="276" toId="277">
</dataflow>
<dataflow id="1124" from="zext_ln34_4" to="sub_ln34_1" fromId="274" toId="277">
</dataflow>
<dataflow id="1125" from="sub_ln34_1" to="sext_ln34_1" fromId="277" toId="278">
</dataflow>
<dataflow id="1126" from="sext_ln34_1" to="add_ln34_1" fromId="278" toId="279">
</dataflow>
<dataflow id="1127" from="h_3_cast19" to="add_ln34_1" fromId="241" toId="279">
</dataflow>
<dataflow id="1128" from="add_ln34_1" to="sext_ln34_2" fromId="279" toId="280">
</dataflow>
<dataflow id="1129" from="add_ln34_1" to="trunc_ln34" fromId="279" toId="281">
</dataflow>
<dataflow id="1130" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl7" fromId="779" toId="282">
</dataflow>
<dataflow id="1131" from="trunc_ln34" to="p_shl7" fromId="281" toId="282">
</dataflow>
<dataflow id="1132" from="StgValue_728" to="p_shl7" fromId="728" toId="282">
</dataflow>
<dataflow id="1133" from="p_shl7" to="sub_ln34_2" fromId="282" toId="283">
</dataflow>
<dataflow id="1134" from="sext_ln34_2" to="sub_ln34_2" fromId="280" toId="283">
</dataflow>
<dataflow id="1135" from="sub_ln34_2" to="add_ln34_2" fromId="283" toId="284">
</dataflow>
<dataflow id="1136" from="w_3_cast20" to="add_ln34_2" fromId="257" toId="284">
</dataflow>
<dataflow id="1137" from="add_ln34_2" to="zext_ln34_6" fromId="284" toId="285">
</dataflow>
<dataflow id="1138" from="conv1_output_ftmap" to="conv1_output_ftmap_addr_1" fromId="535" toId="286">
</dataflow>
<dataflow id="1139" from="StgValue_750" to="conv1_output_ftmap_addr_1" fromId="750" toId="286">
</dataflow>
<dataflow id="1140" from="zext_ln34_6" to="conv1_output_ftmap_addr_1" fromId="285" toId="286">
</dataflow>
<dataflow id="1141" from="tmp_8" to="add_ln34_3" fromId="224" toId="287">
</dataflow>
<dataflow id="1142" from="zext_ln34_3" to="add_ln34_3" fromId="273" toId="287">
</dataflow>
<dataflow id="1143" from="add_ln34_3" to="zext_ln34_7" fromId="287" toId="288">
</dataflow>
<dataflow id="1144" from="conv2_weights" to="conv2_weights_addr" fromId="530" toId="289">
</dataflow>
<dataflow id="1145" from="StgValue_750" to="conv2_weights_addr" fromId="750" toId="289">
</dataflow>
<dataflow id="1146" from="zext_ln34_7" to="conv2_weights_addr" fromId="288" toId="289">
</dataflow>
<dataflow id="1147" from="n1_1" to="icmp_ln33" fromId="271" toId="290">
</dataflow>
<dataflow id="1148" from="StgValue_743" to="icmp_ln33" fromId="743" toId="290">
</dataflow>
<dataflow id="1149" from="n1_1" to="add_ln33" fromId="271" toId="291">
</dataflow>
<dataflow id="1150" from="StgValue_746" to="add_ln33" fromId="746" toId="291">
</dataflow>
<dataflow id="1151" from="icmp_ln33" to="br_ln33" fromId="290" toId="292">
</dataflow>
<dataflow id="1152" from="conv2_weights_addr" to="conv2_weights_load" fromId="289" toId="293">
</dataflow>
<dataflow id="1153" from="conv1_output_ftmap_addr_1" to="conv1_output_ftmap_load_1" fromId="286" toId="294">
</dataflow>
<dataflow id="1154" from="add4227_i" to="add57_i2" fromId="272" toId="295">
</dataflow>
<dataflow id="1155" from="empty_26" to="add57_i2" fromId="238" toId="295">
</dataflow>
<dataflow id="1156" from="conv2_weights_addr" to="conv2_weights_load" fromId="289" toId="296">
</dataflow>
<dataflow id="1157" from="conv1_output_ftmap_addr_1" to="conv1_output_ftmap_load_1" fromId="286" toId="297">
</dataflow>
<dataflow id="1158" from="conv2_weights_load" to="bitcast_ln34_1" fromId="296" toId="298">
</dataflow>
<dataflow id="1159" from="bitcast_ln34_1" to="mul_i1" fromId="298" toId="299">
</dataflow>
<dataflow id="1160" from="conv1_output_ftmap_load_1" to="mul_i1" fromId="297" toId="299">
</dataflow>
<dataflow id="1161" from="bitcast_ln34_1" to="mul_i1" fromId="298" toId="300">
</dataflow>
<dataflow id="1162" from="conv1_output_ftmap_load_1" to="mul_i1" fromId="297" toId="300">
</dataflow>
<dataflow id="1163" from="bitcast_ln34_1" to="mul_i1" fromId="298" toId="301">
</dataflow>
<dataflow id="1164" from="conv1_output_ftmap_load_1" to="mul_i1" fromId="297" toId="301">
</dataflow>
<dataflow id="1165" from="add4227_i" to="add42_i1" fromId="272" toId="302">
</dataflow>
<dataflow id="1166" from="mul_i1" to="add42_i1" fromId="301" toId="302">
</dataflow>
<dataflow id="1167" from="add4227_i" to="add42_i1" fromId="272" toId="303">
</dataflow>
<dataflow id="1168" from="mul_i1" to="add42_i1" fromId="301" toId="303">
</dataflow>
<dataflow id="1169" from="add4227_i" to="add42_i1" fromId="272" toId="304">
</dataflow>
<dataflow id="1170" from="mul_i1" to="add42_i1" fromId="301" toId="304">
</dataflow>
<dataflow id="1171" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="758" toId="305">
</dataflow>
<dataflow id="1172" from="StgValue_760" to="speclooptripcount_ln33" fromId="760" toId="305">
</dataflow>
<dataflow id="1173" from="StgValue_760" to="speclooptripcount_ln33" fromId="760" toId="305">
</dataflow>
<dataflow id="1174" from="StgValue_760" to="speclooptripcount_ln33" fromId="760" toId="305">
</dataflow>
<dataflow id="1175" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="764" toId="306">
</dataflow>
<dataflow id="1177" from="empty_3" to="specloopname_ln33" fromId="1176" toId="306">
</dataflow>
<dataflow id="1178" from="add4227_i" to="add42_i1" fromId="272" toId="307">
</dataflow>
<dataflow id="1179" from="mul_i1" to="add42_i1" fromId="301" toId="307">
</dataflow>
<dataflow id="1180" from="add4227_i" to="add57_i2" fromId="272" toId="309">
</dataflow>
<dataflow id="1181" from="empty_26" to="add57_i2" fromId="238" toId="309">
</dataflow>
<dataflow id="1182" from="add4227_i" to="add57_i2" fromId="272" toId="310">
</dataflow>
<dataflow id="1183" from="empty_26" to="add57_i2" fromId="238" toId="310">
</dataflow>
<dataflow id="1184" from="add4227_i" to="add57_i2" fromId="272" toId="311">
</dataflow>
<dataflow id="1185" from="empty_26" to="add57_i2" fromId="238" toId="311">
</dataflow>
<dataflow id="1186" from="add57_i2" to="tmp_4" fromId="311" toId="312">
</dataflow>
<dataflow id="1187" from="StgValue_982" to="tmp_4" fromId="982" toId="312">
</dataflow>
<dataflow id="1188" from="add57_i2" to="bitcast_ln41" fromId="311" toId="313">
</dataflow>
<dataflow id="1189" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_3" fromId="985" toId="314">
</dataflow>
<dataflow id="1190" from="bitcast_ln41" to="tmp_3" fromId="313" toId="314">
</dataflow>
<dataflow id="1191" from="StgValue_988" to="tmp_3" fromId="988" toId="314">
</dataflow>
<dataflow id="1192" from="StgValue_990" to="tmp_3" fromId="990" toId="314">
</dataflow>
<dataflow id="1193" from="bitcast_ln41" to="trunc_ln41" fromId="313" toId="315">
</dataflow>
<dataflow id="1194" from="tmp_3" to="icmp_ln41" fromId="314" toId="316">
</dataflow>
<dataflow id="1195" from="StgValue_787" to="icmp_ln41" fromId="787" toId="316">
</dataflow>
<dataflow id="1196" from="trunc_ln41" to="icmp_ln41_1" fromId="315" toId="317">
</dataflow>
<dataflow id="1197" from="StgValue_996" to="icmp_ln41_1" fromId="996" toId="317">
</dataflow>
<dataflow id="1198" from="icmp_ln41_1" to="or_ln41" fromId="317" toId="318">
</dataflow>
<dataflow id="1199" from="icmp_ln41" to="or_ln41" fromId="316" toId="318">
</dataflow>
<dataflow id="1200" from="add57_i2" to="tmp_4" fromId="311" toId="319">
</dataflow>
<dataflow id="1201" from="StgValue_982" to="tmp_4" fromId="982" toId="319">
</dataflow>
<dataflow id="1202" from="or_ln41" to="and_ln41" fromId="318" toId="320">
</dataflow>
<dataflow id="1203" from="tmp_4" to="and_ln41" fromId="319" toId="320">
</dataflow>
<dataflow id="1204" from="and_ln41" to="select_ln41" fromId="320" toId="321">
</dataflow>
<dataflow id="1205" from="StgValue_982" to="select_ln41" fromId="982" toId="321">
</dataflow>
<dataflow id="1206" from="add57_i2" to="select_ln41" fromId="311" toId="321">
</dataflow>
<dataflow id="1207" from="select_ln41" to="store_ln40" fromId="321" toId="322">
</dataflow>
<dataflow id="1208" from="conv2_output_ftmap_addr" to="store_ln40" fromId="261" toId="322">
</dataflow>
<dataflow id="1209" from="h_1" to="h_2" fromId="230" toId="324">
</dataflow>
<dataflow id="1210" from="h_2" to="zext_ln34" fromId="324" toId="325">
</dataflow>
<dataflow id="1211" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_s" fromId="891" toId="326">
</dataflow>
<dataflow id="1212" from="h_2" to="tmp_s" fromId="324" toId="326">
</dataflow>
<dataflow id="1213" from="StgValue_728" to="tmp_s" fromId="728" toId="326">
</dataflow>
<dataflow id="1214" from="tmp_s" to="sub_ln34" fromId="326" toId="327">
</dataflow>
<dataflow id="1215" from="zext_ln34" to="sub_ln34" fromId="325" toId="327">
</dataflow>
<dataflow id="1216" from="h_2" to="zext_ln21" fromId="324" toId="328">
</dataflow>
<dataflow id="1217" from="h_2" to="icmp_ln21" fromId="324" toId="329">
</dataflow>
<dataflow id="1218" from="StgValue_787" to="icmp_ln21" fromId="787" toId="329">
</dataflow>
<dataflow id="1219" from="h_2" to="add_ln21" fromId="324" toId="330">
</dataflow>
<dataflow id="1220" from="StgValue_790" to="add_ln21" fromId="790" toId="330">
</dataflow>
<dataflow id="1221" from="icmp_ln21" to="br_ln21" fromId="329" toId="331">
</dataflow>
<dataflow id="1222" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln21" fromId="758" toId="332">
</dataflow>
<dataflow id="1223" from="StgValue_794" to="speclooptripcount_ln21" fromId="794" toId="332">
</dataflow>
<dataflow id="1224" from="StgValue_794" to="speclooptripcount_ln21" fromId="794" toId="332">
</dataflow>
<dataflow id="1225" from="StgValue_794" to="speclooptripcount_ln21" fromId="794" toId="332">
</dataflow>
<dataflow id="1226" from="_ssdm_op_SpecLoopName" to="specloopname_ln21" fromId="764" toId="333">
</dataflow>
<dataflow id="1227" from="empty_7" to="specloopname_ln21" fromId="1079" toId="333">
</dataflow>
<dataflow id="1228" from="add_ln22_1" to="w_1" fromId="343" toId="336">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1229" from="br_ln22" to="w_1" fromId="444" toId="336">
<BackEdge/>
</dataflow>
<dataflow id="1230" from="StgValue_728" to="w_1" fromId="728" toId="336">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1231" from="br_ln22" to="w_1" fromId="334" toId="336">
</dataflow>
<dataflow id="1232" from="w_1" to="zext_ln34_1" fromId="336" toId="337">
</dataflow>
<dataflow id="1233" from="sub_ln34" to="add_ln34" fromId="327" toId="338">
</dataflow>
<dataflow id="1234" from="zext_ln34_1" to="add_ln34" fromId="337" toId="338">
</dataflow>
<dataflow id="1235" from="add_ln34" to="zext_ln34_2" fromId="338" toId="339">
</dataflow>
<dataflow id="1236" from="output_ftmap" to="output_ftmap_addr" fromId="534" toId="340">
</dataflow>
<dataflow id="1237" from="StgValue_750" to="output_ftmap_addr" fromId="750" toId="340">
</dataflow>
<dataflow id="1238" from="zext_ln34_2" to="output_ftmap_addr" fromId="339" toId="340">
</dataflow>
<dataflow id="1239" from="w_1" to="zext_ln22_1" fromId="336" toId="341">
</dataflow>
<dataflow id="1240" from="w_1" to="icmp_ln22_1" fromId="336" toId="342">
</dataflow>
<dataflow id="1241" from="StgValue_787" to="icmp_ln22_1" fromId="787" toId="342">
</dataflow>
<dataflow id="1242" from="w_1" to="add_ln22_1" fromId="336" toId="343">
</dataflow>
<dataflow id="1243" from="StgValue_790" to="add_ln22_1" fromId="790" toId="343">
</dataflow>
<dataflow id="1244" from="icmp_ln22_1" to="br_ln22" fromId="342" toId="344">
</dataflow>
<dataflow id="1245" from="output_ftmap_addr" to="output_ftmap_load" fromId="340" toId="345">
</dataflow>
<dataflow id="1246" from="add_ln21" to="store_ln21" fromId="330" toId="346">
</dataflow>
<dataflow id="1247" from="h_1" to="store_ln21" fromId="230" toId="346">
</dataflow>
<dataflow id="1248" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="758" toId="348">
</dataflow>
<dataflow id="1249" from="StgValue_794" to="speclooptripcount_ln22" fromId="794" toId="348">
</dataflow>
<dataflow id="1250" from="StgValue_794" to="speclooptripcount_ln22" fromId="794" toId="348">
</dataflow>
<dataflow id="1251" from="StgValue_794" to="speclooptripcount_ln22" fromId="794" toId="348">
</dataflow>
<dataflow id="1252" from="_ssdm_op_SpecLoopName" to="specloopname_ln22" fromId="764" toId="349">
</dataflow>
<dataflow id="1253" from="empty_6" to="specloopname_ln22" fromId="1106" toId="349">
</dataflow>
<dataflow id="1254" from="output_ftmap_addr" to="output_ftmap_load" fromId="340" toId="350">
</dataflow>
<dataflow id="1255" from="output_ftmap_load" to="bitcast_ln34" fromId="350" toId="351">
</dataflow>
<dataflow id="1256" from="add_ln25" to="f3h" fromId="357" toId="353">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1257" from="br_ln25" to="f3h" fromId="392" toId="353">
<BackEdge/>
</dataflow>
<dataflow id="1258" from="StgValue_737" to="f3h" fromId="737" toId="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1259" from="br_ln25" to="f3h" fromId="352" toId="353">
</dataflow>
<dataflow id="1260" from="add42_lcssa20_i" to="add42_lcssa_lcssa21_i" fromId="374" toId="354">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1261" from="br_ln25" to="add42_lcssa_lcssa21_i" fromId="392" toId="354">
<BackEdge/>
</dataflow>
<dataflow id="1262" from="bitcast_ln34" to="add42_lcssa_lcssa21_i" fromId="351" toId="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1263" from="br_ln25" to="add42_lcssa_lcssa21_i" fromId="352" toId="354">
</dataflow>
<dataflow id="1264" from="f3h" to="zext_ln25" fromId="353" toId="355">
</dataflow>
<dataflow id="1265" from="f3h" to="icmp_ln25" fromId="353" toId="356">
</dataflow>
<dataflow id="1267" from="StgValue_1266" to="icmp_ln25" fromId="1266" toId="356">
</dataflow>
<dataflow id="1268" from="f3h" to="add_ln25" fromId="353" toId="357">
</dataflow>
<dataflow id="1270" from="StgValue_1269" to="add_ln25" fromId="1269" toId="357">
</dataflow>
<dataflow id="1271" from="icmp_ln25" to="br_ln25" fromId="356" toId="358">
</dataflow>
<dataflow id="1272" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln25" fromId="758" toId="359">
</dataflow>
<dataflow id="1274" from="StgValue_1273" to="speclooptripcount_ln25" fromId="1273" toId="359">
</dataflow>
<dataflow id="1275" from="StgValue_1273" to="speclooptripcount_ln25" fromId="1273" toId="359">
</dataflow>
<dataflow id="1276" from="StgValue_1273" to="speclooptripcount_ln25" fromId="1273" toId="359">
</dataflow>
<dataflow id="1277" from="_ssdm_op_SpecLoopName" to="specloopname_ln25" fromId="764" toId="360">
</dataflow>
<dataflow id="1279" from="empty_5" to="specloopname_ln25" fromId="1278" toId="360">
</dataflow>
<dataflow id="1280" from="f3h" to="tmp4" fromId="353" toId="361">
</dataflow>
<dataflow id="1282" from="StgValue_1281" to="tmp4" fromId="1281" toId="361">
</dataflow>
<dataflow id="1283" from="tmp4" to="tmp4_cast" fromId="361" toId="362">
</dataflow>
<dataflow id="1284" from="tmp4_cast" to="empty_32" fromId="362" toId="363">
</dataflow>
<dataflow id="1285" from="zext_ln21" to="empty_32" fromId="328" toId="363">
</dataflow>
<dataflow id="1286" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_12" fromId="870" toId="364">
</dataflow>
<dataflow id="1287" from="empty_32" to="tmp_12" fromId="363" toId="364">
</dataflow>
<dataflow id="1288" from="StgValue_873" to="tmp_12" fromId="873" toId="364">
</dataflow>
<dataflow id="1289" from="empty_32" to="icmp_ln84_1" fromId="363" toId="365">
</dataflow>
<dataflow id="1290" from="StgValue_876" to="icmp_ln84_1" fromId="876" toId="365">
</dataflow>
<dataflow id="1291" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_13" fromId="870" toId="366">
</dataflow>
<dataflow id="1292" from="empty_32" to="tmp_13" fromId="363" toId="366">
</dataflow>
<dataflow id="1293" from="StgValue_873" to="tmp_13" fromId="873" toId="366">
</dataflow>
<dataflow id="1294" from="tmp_13" to="select_ln83_2" fromId="366" toId="367">
</dataflow>
<dataflow id="1295" from="StgValue_933" to="select_ln83_2" fromId="933" toId="367">
</dataflow>
<dataflow id="1296" from="StgValue_876" to="select_ln83_2" fromId="876" toId="367">
</dataflow>
<dataflow id="1297" from="tmp_12" to="or_ln83_1" fromId="364" toId="368">
</dataflow>
<dataflow id="1298" from="icmp_ln84_1" to="or_ln83_1" fromId="365" toId="368">
</dataflow>
<dataflow id="1299" from="or_ln83_1" to="yPixelClamped_2" fromId="368" toId="369">
</dataflow>
<dataflow id="1300" from="select_ln83_2" to="yPixelClamped_2" fromId="367" toId="369">
</dataflow>
<dataflow id="1301" from="empty_32" to="yPixelClamped_2" fromId="363" toId="369">
</dataflow>
<dataflow id="1302" from="yPixelClamped_2" to="sext_ln26" fromId="369" toId="370">
</dataflow>
<dataflow id="1303" from="add42_lcssa_lcssa21_i" to="add57_i1" fromId="354" toId="372">
</dataflow>
<dataflow id="1304" from="empty_31" to="add57_i1" fromId="232" toId="372">
</dataflow>
<dataflow id="1305" from="add_ln26_1" to="f3w" fromId="377" toId="373">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1306" from="br_ln26" to="f3w" fromId="425" toId="373">
<BackEdge/>
</dataflow>
<dataflow id="1307" from="StgValue_737" to="f3w" fromId="737" toId="373">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1308" from="br_ln26" to="f3w" fromId="371" toId="373">
</dataflow>
<dataflow id="1309" from="empty_33" to="add42_lcssa20_i" fromId="394" toId="374">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1310" from="br_ln26" to="add42_lcssa20_i" fromId="425" toId="374">
<BackEdge/>
</dataflow>
<dataflow id="1311" from="add42_lcssa_lcssa21_i" to="add42_lcssa20_i" fromId="354" toId="374">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1312" from="br_ln26" to="add42_lcssa20_i" fromId="371" toId="374">
</dataflow>
<dataflow id="1313" from="f3w" to="zext_ln26" fromId="373" toId="375">
</dataflow>
<dataflow id="1314" from="f3w" to="icmp_ln26_1" fromId="373" toId="376">
</dataflow>
<dataflow id="1315" from="StgValue_1266" to="icmp_ln26_1" fromId="1266" toId="376">
</dataflow>
<dataflow id="1316" from="f3w" to="add_ln26_1" fromId="373" toId="377">
</dataflow>
<dataflow id="1317" from="StgValue_1269" to="add_ln26_1" fromId="1269" toId="377">
</dataflow>
<dataflow id="1318" from="icmp_ln26_1" to="br_ln26" fromId="376" toId="378">
</dataflow>
<dataflow id="1319" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln26" fromId="758" toId="379">
</dataflow>
<dataflow id="1320" from="StgValue_1273" to="speclooptripcount_ln26" fromId="1273" toId="379">
</dataflow>
<dataflow id="1321" from="StgValue_1273" to="speclooptripcount_ln26" fromId="1273" toId="379">
</dataflow>
<dataflow id="1322" from="StgValue_1273" to="speclooptripcount_ln26" fromId="1273" toId="379">
</dataflow>
<dataflow id="1323" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="764" toId="380">
</dataflow>
<dataflow id="1325" from="empty_4" to="specloopname_ln26" fromId="1324" toId="380">
</dataflow>
<dataflow id="1326" from="f3w" to="add_ln30" fromId="373" toId="381">
</dataflow>
<dataflow id="1327" from="StgValue_1281" to="add_ln30" fromId="1281" toId="381">
</dataflow>
<dataflow id="1328" from="add_ln30" to="sext_ln30" fromId="381" toId="382">
</dataflow>
<dataflow id="1329" from="sext_ln30" to="add_ln30_1" fromId="382" toId="383">
</dataflow>
<dataflow id="1330" from="zext_ln22_1" to="add_ln30_1" fromId="341" toId="383">
</dataflow>
<dataflow id="1331" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_17" fromId="870" toId="384">
</dataflow>
<dataflow id="1332" from="add_ln30_1" to="tmp_17" fromId="383" toId="384">
</dataflow>
<dataflow id="1333" from="StgValue_873" to="tmp_17" fromId="873" toId="384">
</dataflow>
<dataflow id="1334" from="add_ln30_1" to="icmp_ln84_3" fromId="383" toId="385">
</dataflow>
<dataflow id="1335" from="StgValue_876" to="icmp_ln84_3" fromId="876" toId="385">
</dataflow>
<dataflow id="1336" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_19" fromId="870" toId="386">
</dataflow>
<dataflow id="1337" from="add_ln30_1" to="tmp_19" fromId="383" toId="386">
</dataflow>
<dataflow id="1338" from="StgValue_873" to="tmp_19" fromId="873" toId="386">
</dataflow>
<dataflow id="1339" from="tmp_19" to="select_ln83_6" fromId="386" toId="387">
</dataflow>
<dataflow id="1340" from="StgValue_933" to="select_ln83_6" fromId="933" toId="387">
</dataflow>
<dataflow id="1341" from="StgValue_876" to="select_ln83_6" fromId="876" toId="387">
</dataflow>
<dataflow id="1342" from="tmp_17" to="or_ln83_3" fromId="384" toId="388">
</dataflow>
<dataflow id="1343" from="icmp_ln84_3" to="or_ln83_3" fromId="385" toId="388">
</dataflow>
<dataflow id="1344" from="or_ln83_3" to="xPixelClamped_2" fromId="388" toId="389">
</dataflow>
<dataflow id="1345" from="select_ln83_6" to="xPixelClamped_2" fromId="387" toId="389">
</dataflow>
<dataflow id="1346" from="add_ln30_1" to="xPixelClamped_2" fromId="383" toId="389">
</dataflow>
<dataflow id="1347" from="xPixelClamped_2" to="sext_ln33" fromId="389" toId="390">
</dataflow>
<dataflow id="1348" from="add_ln33_1" to="n2_1" fromId="421" toId="393">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1349" from="br_ln33" to="n2_1" fromId="438" toId="393">
<BackEdge/>
</dataflow>
<dataflow id="1350" from="StgValue_755" to="n2_1" fromId="755" toId="393">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1351" from="br_ln33" to="n2_1" fromId="391" toId="393">
</dataflow>
<dataflow id="1352" from="add42_i2" to="empty_33" fromId="437" toId="394">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1353" from="br_ln33" to="empty_33" fromId="438" toId="394">
<BackEdge/>
</dataflow>
<dataflow id="1354" from="add42_lcssa20_i" to="empty_33" fromId="374" toId="394">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1355" from="br_ln33" to="empty_33" fromId="391" toId="394">
</dataflow>
<dataflow id="1356" from="n2_1" to="zext_ln34_8" fromId="393" toId="395">
</dataflow>
<dataflow id="1357" from="n2_1" to="zext_ln34_9" fromId="393" toId="396">
</dataflow>
<dataflow id="1358" from="_ssdm_op_BitConcatenate.i14.i6.i8" to="tmp_16" fromId="1013" toId="397">
</dataflow>
<dataflow id="1359" from="n2_1" to="tmp_16" fromId="393" toId="397">
</dataflow>
<dataflow id="1360" from="StgValue_728" to="tmp_16" fromId="728" toId="397">
</dataflow>
<dataflow id="1361" from="tmp_16" to="zext_ln34_10" fromId="397" toId="398">
</dataflow>
<dataflow id="1362" from="zext_ln34_10" to="sub_ln34_3" fromId="398" toId="399">
</dataflow>
<dataflow id="1363" from="zext_ln34_9" to="sub_ln34_3" fromId="396" toId="399">
</dataflow>
<dataflow id="1364" from="sub_ln34_3" to="sext_ln34_3" fromId="399" toId="400">
</dataflow>
<dataflow id="1365" from="sext_ln34_3" to="add_ln34_4" fromId="400" toId="401">
</dataflow>
<dataflow id="1366" from="sext_ln26" to="add_ln34_4" fromId="370" toId="401">
</dataflow>
<dataflow id="1367" from="add_ln34_4" to="sext_ln34_4" fromId="401" toId="402">
</dataflow>
<dataflow id="1368" from="add_ln34_4" to="trunc_ln34_1" fromId="401" toId="403">
</dataflow>
<dataflow id="1369" from="_ssdm_op_BitConcatenate.i21.i13.i8" to="p_shl" fromId="1063" toId="404">
</dataflow>
<dataflow id="1370" from="trunc_ln34_1" to="p_shl" fromId="403" toId="404">
</dataflow>
<dataflow id="1371" from="StgValue_728" to="p_shl" fromId="728" toId="404">
</dataflow>
<dataflow id="1372" from="p_shl" to="sub_ln34_4" fromId="404" toId="405">
</dataflow>
<dataflow id="1373" from="sext_ln34_4" to="sub_ln34_4" fromId="402" toId="405">
</dataflow>
<dataflow id="1374" from="sub_ln34_4" to="add_ln34_5" fromId="405" toId="406">
</dataflow>
<dataflow id="1375" from="sext_ln33" to="add_ln34_5" fromId="390" toId="406">
</dataflow>
<dataflow id="1376" from="add_ln34_5" to="zext_ln34_11" fromId="406" toId="407">
</dataflow>
<dataflow id="1377" from="conv2_output_ftmap" to="conv2_output_ftmap_addr_1" fromId="536" toId="408">
</dataflow>
<dataflow id="1378" from="StgValue_750" to="conv2_output_ftmap_addr_1" fromId="750" toId="408">
</dataflow>
<dataflow id="1379" from="zext_ln34_11" to="conv2_output_ftmap_addr_1" fromId="407" toId="408">
</dataflow>
<dataflow id="1381" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="tmp_18" fromId="1380" toId="409">
</dataflow>
<dataflow id="1382" from="n2_1" to="tmp_18" fromId="393" toId="409">
</dataflow>
<dataflow id="1384" from="StgValue_1383" to="tmp_18" fromId="1383" toId="409">
</dataflow>
<dataflow id="1385" from="tmp_18" to="zext_ln34_12" fromId="409" toId="410">
</dataflow>
<dataflow id="1386" from="zext_ln34_12" to="add_ln34_6" fromId="410" toId="411">
</dataflow>
<dataflow id="1387" from="zext_ln34_8" to="add_ln34_6" fromId="395" toId="411">
</dataflow>
<dataflow id="1388" from="add_ln34_6" to="add_ln34_7" fromId="411" toId="412">
</dataflow>
<dataflow id="1389" from="zext_ln25" to="add_ln34_7" fromId="355" toId="412">
</dataflow>
<dataflow id="1390" from="add_ln34_7" to="zext_ln34_13" fromId="412" toId="413">
</dataflow>
<dataflow id="1391" from="add_ln34_7" to="trunc_ln34_2" fromId="412" toId="414">
</dataflow>
<dataflow id="1393" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="p_shl4" fromId="1392" toId="415">
</dataflow>
<dataflow id="1394" from="trunc_ln34_2" to="p_shl4" fromId="414" toId="415">
</dataflow>
<dataflow id="1395" from="StgValue_1383" to="p_shl4" fromId="1383" toId="415">
</dataflow>
<dataflow id="1396" from="p_shl4" to="add_ln34_8" fromId="415" toId="416">
</dataflow>
<dataflow id="1397" from="zext_ln34_13" to="add_ln34_8" fromId="413" toId="416">
</dataflow>
<dataflow id="1398" from="add_ln34_8" to="add_ln34_9" fromId="416" toId="417">
</dataflow>
<dataflow id="1399" from="zext_ln26" to="add_ln34_9" fromId="375" toId="417">
</dataflow>
<dataflow id="1400" from="add_ln34_9" to="zext_ln34_14" fromId="417" toId="418">
</dataflow>
<dataflow id="1401" from="conv3_weights" to="conv3_weights_addr" fromId="532" toId="419">
</dataflow>
<dataflow id="1402" from="StgValue_750" to="conv3_weights_addr" fromId="750" toId="419">
</dataflow>
<dataflow id="1403" from="zext_ln34_14" to="conv3_weights_addr" fromId="418" toId="419">
</dataflow>
<dataflow id="1404" from="n2_1" to="icmp_ln33_1" fromId="393" toId="420">
</dataflow>
<dataflow id="1405" from="StgValue_1026" to="icmp_ln33_1" fromId="1026" toId="420">
</dataflow>
<dataflow id="1406" from="n2_1" to="add_ln33_1" fromId="393" toId="421">
</dataflow>
<dataflow id="1407" from="StgValue_1029" to="add_ln33_1" fromId="1029" toId="421">
</dataflow>
<dataflow id="1408" from="icmp_ln33_1" to="br_ln33" fromId="420" toId="422">
</dataflow>
<dataflow id="1409" from="conv3_weights_addr" to="conv3_weights_load" fromId="419" toId="423">
</dataflow>
<dataflow id="1410" from="conv2_output_ftmap_addr_1" to="conv2_output_ftmap_load_1" fromId="408" toId="424">
</dataflow>
<dataflow id="1411" from="conv3_weights_addr" to="conv3_weights_load" fromId="419" toId="426">
</dataflow>
<dataflow id="1412" from="conv2_output_ftmap_addr_1" to="conv2_output_ftmap_load_1" fromId="408" toId="427">
</dataflow>
<dataflow id="1413" from="conv3_weights_load" to="bitcast_ln34_2" fromId="426" toId="428">
</dataflow>
<dataflow id="1414" from="bitcast_ln34_2" to="mul_i2" fromId="428" toId="429">
</dataflow>
<dataflow id="1415" from="conv2_output_ftmap_load_1" to="mul_i2" fromId="427" toId="429">
</dataflow>
<dataflow id="1416" from="bitcast_ln34_2" to="mul_i2" fromId="428" toId="430">
</dataflow>
<dataflow id="1417" from="conv2_output_ftmap_load_1" to="mul_i2" fromId="427" toId="430">
</dataflow>
<dataflow id="1418" from="bitcast_ln34_2" to="mul_i2" fromId="428" toId="431">
</dataflow>
<dataflow id="1419" from="conv2_output_ftmap_load_1" to="mul_i2" fromId="427" toId="431">
</dataflow>
<dataflow id="1420" from="empty_33" to="add42_i2" fromId="394" toId="432">
</dataflow>
<dataflow id="1421" from="mul_i2" to="add42_i2" fromId="431" toId="432">
</dataflow>
<dataflow id="1422" from="empty_33" to="add42_i2" fromId="394" toId="433">
</dataflow>
<dataflow id="1423" from="mul_i2" to="add42_i2" fromId="431" toId="433">
</dataflow>
<dataflow id="1424" from="empty_33" to="add42_i2" fromId="394" toId="434">
</dataflow>
<dataflow id="1425" from="mul_i2" to="add42_i2" fromId="431" toId="434">
</dataflow>
<dataflow id="1426" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="758" toId="435">
</dataflow>
<dataflow id="1427" from="StgValue_1044" to="speclooptripcount_ln33" fromId="1044" toId="435">
</dataflow>
<dataflow id="1428" from="StgValue_1044" to="speclooptripcount_ln33" fromId="1044" toId="435">
</dataflow>
<dataflow id="1429" from="StgValue_1044" to="speclooptripcount_ln33" fromId="1044" toId="435">
</dataflow>
<dataflow id="1430" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="764" toId="436">
</dataflow>
<dataflow id="1431" from="empty_3" to="specloopname_ln33" fromId="1176" toId="436">
</dataflow>
<dataflow id="1432" from="empty_33" to="add42_i2" fromId="394" toId="437">
</dataflow>
<dataflow id="1433" from="mul_i2" to="add42_i2" fromId="431" toId="437">
</dataflow>
<dataflow id="1434" from="add42_lcssa_lcssa21_i" to="add57_i1" fromId="354" toId="439">
</dataflow>
<dataflow id="1435" from="empty_31" to="add57_i1" fromId="232" toId="439">
</dataflow>
<dataflow id="1436" from="add42_lcssa_lcssa21_i" to="add57_i1" fromId="354" toId="440">
</dataflow>
<dataflow id="1437" from="empty_31" to="add57_i1" fromId="232" toId="440">
</dataflow>
<dataflow id="1438" from="add42_lcssa_lcssa21_i" to="add57_i1" fromId="354" toId="441">
</dataflow>
<dataflow id="1439" from="empty_31" to="add57_i1" fromId="232" toId="441">
</dataflow>
<dataflow id="1440" from="add57_i1" to="bitcast_ln40" fromId="441" toId="442">
</dataflow>
<dataflow id="1441" from="bitcast_ln40" to="store_ln40" fromId="442" toId="443">
</dataflow>
<dataflow id="1442" from="output_ftmap_addr" to="store_ln40" fromId="340" toId="443">
</dataflow>
<dataflow id="1443" from="icmp_ln18" to="StgValue_2" fromId="90" toId="2">
</dataflow>
<dataflow id="1444" from="icmp_ln22" to="StgValue_4" fromId="111" toId="4">
</dataflow>
<dataflow id="1445" from="icmp_ln23" to="StgValue_5" fromId="125" toId="5">
</dataflow>
<dataflow id="1446" from="icmp_ln26" to="StgValue_7" fromId="142" toId="7">
</dataflow>
<dataflow id="1447" from="icmp_ln27" to="StgValue_8" fromId="168" toId="8">
</dataflow>
<dataflow id="1448" from="icmp_ln17" to="StgValue_22" fromId="225" toId="22">
</dataflow>
<dataflow id="1449" from="icmp_ln21_1" to="StgValue_24" fromId="248" toId="24">
</dataflow>
<dataflow id="1450" from="icmp_ln22_2" to="StgValue_25" fromId="262" toId="25">
</dataflow>
<dataflow id="1451" from="icmp_ln33" to="StgValue_27" fromId="290" toId="27">
</dataflow>
<dataflow id="1452" from="icmp_ln21" to="StgValue_41" fromId="329" toId="41">
</dataflow>
<dataflow id="1453" from="icmp_ln22_1" to="StgValue_42" fromId="342" toId="42">
</dataflow>
<dataflow id="1454" from="icmp_ln25" to="StgValue_44" fromId="356" toId="44">
</dataflow>
<dataflow id="1455" from="icmp_ln26_1" to="StgValue_45" fromId="376" toId="45">
</dataflow>
<dataflow id="1456" from="icmp_ln33_1" to="StgValue_46" fromId="420" toId="46">
</dataflow>
</dataflows>


</stg>
