Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: may15.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "may15.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "may15"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : may15
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\lab\may15\may15.v" into library work
Parsing module <may15>.
Parsing module <clk_1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <may15>.

Elaborating module <clk_1(N=27000000)>.
WARNING:HDLCompiler:413 - "C:\lab\may15\may15.v" Line 60: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\lab\may15\may15.v" Line 62: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\lab\may15\may15.v" Line 64: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\lab\may15\may15.v" Line 66: Result of 12-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <may15>.
    Related source file is "C:\lab\may15\may15.v".
    Found 8-bit register for signal <out0>.
    Found 8-bit register for signal <out1>.
    Found 8-bit register for signal <out2>.
    Found 8-bit register for signal <out3>.
    Found 4-bit register for signal <led>.
    Found 9-bit register for signal <ker>.
    Found 3-bit adder for signal <n0264[2:0]> created at line 60.
    Found 4-bit adder for signal <n0267[3:0]> created at line 60.
    Found 5-bit adder for signal <n0270[4:0]> created at line 60.
    Found 6-bit adder for signal <n0273[5:0]> created at line 60.
    Found 7-bit adder for signal <n0276[6:0]> created at line 60.
    Found 8-bit adder for signal <n0279[7:0]> created at line 60.
    Found 4-bit adder for signal <n0288[3:0]> created at line 62.
    Found 5-bit adder for signal <n0291[4:0]> created at line 62.
    Found 6-bit adder for signal <n0294[5:0]> created at line 62.
    Found 7-bit adder for signal <n0297[6:0]> created at line 62.
    Found 8-bit adder for signal <n0300[7:0]> created at line 62.
    Found 9-bit adder for signal <n0303[8:0]> created at line 62.
    Found 5-bit adder for signal <n0312[4:0]> created at line 64.
    Found 6-bit adder for signal <n0315[5:0]> created at line 64.
    Found 7-bit adder for signal <n0318[6:0]> created at line 64.
    Found 8-bit adder for signal <n0321[7:0]> created at line 64.
    Found 9-bit adder for signal <n0324[8:0]> created at line 64.
    Found 10-bit adder for signal <n0327[9:0]> created at line 64.
    Found 5-bit adder for signal <n0336[4:0]> created at line 66.
    Found 6-bit adder for signal <n0339[5:0]> created at line 66.
    Found 7-bit adder for signal <n0342[6:0]> created at line 66.
    Found 8-bit adder for signal <n0345[7:0]> created at line 66.
    Found 9-bit adder for signal <n0348[8:0]> created at line 66.
    Found 10-bit adder for signal <n0351[9:0]> created at line 66.
    Found 11-bit adder for signal <n0355> created at line 66.
    Found 11-bit adder for signal <n0192> created at line 66.
    Found 9-bit adder for signal <_n0358> created at line 60.
    Found 9-bit adder for signal <n0146> created at line 60.
    Found 10-bit adder for signal <_n0360> created at line 62.
    Found 10-bit adder for signal <n0160> created at line 62.
    Found 11-bit adder for signal <_n0362> created at line 64.
    Found 11-bit adder for signal <n0177> created at line 64.
    Found 2x1-bit multiplier for signal <PWR_1_o_ker[2]_MuLt_7_OUT> created at line 60.
    Found 3x1-bit multiplier for signal <PWR_1_o_ker[3]_MuLt_9_OUT> created at line 60.
    Found 3x1-bit multiplier for signal <PWR_1_o_ker[4]_MuLt_11_OUT> created at line 60.
    Found 3x1-bit multiplier for signal <PWR_1_o_ker[5]_MuLt_13_OUT> created at line 60.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[6]_MuLt_15_OUT> created at line 61.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[7]_MuLt_17_OUT> created at line 61.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[8]_MuLt_19_OUT> created at line 61.
    Found 2x1-bit multiplier for signal <PWR_1_o_ker[1]_MuLt_21_OUT> created at line 62.
    Found 3x1-bit multiplier for signal <PWR_1_o_ker[3]_MuLt_24_OUT> created at line 62.
    Found 3x1-bit multiplier for signal <PWR_1_o_ker[4]_MuLt_26_OUT> created at line 62.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[6]_MuLt_29_OUT> created at line 63.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[7]_MuLt_31_OUT> created at line 63.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[8]_MuLt_33_OUT> created at line 63.
    Found 3x1-bit multiplier for signal <PWR_1_o_ker[0]_MuLt_35_OUT> created at line 64.
    Found 3x1-bit multiplier for signal <PWR_1_o_ker[1]_MuLt_36_OUT> created at line 64.
    Found 3x1-bit multiplier for signal <PWR_1_o_ker[2]_MuLt_38_OUT> created at line 64.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[3]_MuLt_40_OUT> created at line 64.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[4]_MuLt_42_OUT> created at line 64.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[5]_MuLt_44_OUT> created at line 64.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[6]_MuLt_46_OUT> created at line 65.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[7]_MuLt_48_OUT> created at line 65.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[8]_MuLt_50_OUT> created at line 65.
    Found 3x1-bit multiplier for signal <PWR_1_o_ker[0]_MuLt_52_OUT> created at line 66.
    Found 3x1-bit multiplier for signal <PWR_1_o_ker[1]_MuLt_53_OUT> created at line 66.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[3]_MuLt_56_OUT> created at line 66.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[4]_MuLt_58_OUT> created at line 66.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[5]_MuLt_60_OUT> created at line 66.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[6]_MuLt_62_OUT> created at line 67.
    Found 4x1-bit multiplier for signal <PWR_1_o_ker[7]_MuLt_64_OUT> created at line 67.
    Found 8-bit comparator lessequal for signal <n0068> created at line 69
    Found 8-bit comparator lessequal for signal <n0070> created at line 74
    Found 8-bit comparator lessequal for signal <n0072> created at line 79
    Found 8-bit comparator lessequal for signal <n0074> created at line 84
    Summary:
	inferred  29 Multiplier(s).
	inferred  32 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <may15> synthesized.

Synthesizing Unit <clk_1>.
    Related source file is "C:\lab\may15\may15.v".
        N = 27000000
    Found 26-bit register for signal <cnt>.
    Found 1-bit register for signal <o_clk>.
    Found 26-bit adder for signal <cnt[25]_GND_2_o_add_1_OUT> created at line 105.
    Found 26-bit comparator greater for signal <cnt[25]_GND_2_o_LessThan_5_o> created at line 109
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 29
 2x1-bit multiplier                                    : 2
 3x1-bit multiplier                                    : 10
 4x1-bit multiplier                                    : 17
# Adders/Subtractors                                   : 33
 10-bit adder                                          : 4
 11-bit adder                                          : 4
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 4
 6-bit adder                                           : 4
 7-bit adder                                           : 4
 8-bit adder                                           : 4
 9-bit adder                                           : 5
# Registers                                            : 8
 1-bit register                                        : 1
 26-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 1
# Comparators                                          : 5
 26-bit comparator greater                             : 1
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 1
 26-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_1>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_1> synthesized (advanced).

Synthesizing (advanced) Unit <may15>.
	The following adders/subtractors are grouped into adder tree <Madd_n0192_Madd1> :
 	<Madd_n0351[9:0]_Madd> in block <may15>, 	<Madd_n0355_Madd> in block <may15>, 	<Madd_n0192_Madd> in block <may15>.
	The following adders/subtractors are grouped into adder tree <Madd_n0160_Madd1> :
 	<Madd_n0288[3:0]> in block <may15>, 	<Madd_n0291[4:0]> in block <may15>, 	<Madd_n0294[5:0]> in block <may15>, 	<Madd_n0297[6:0]> in block <may15>, 	<Madd_n0300[7:0]> in block <may15>, 	<Madd_n0303[8:0]_Madd> in block <may15>, 	<Madd__n0360_Madd> in block <may15>.
	The following adders/subtractors are grouped into adder tree <Madd_n0177_Madd1> :
 	<Madd_n0312[4:0]> in block <may15>, 	<Madd_n0315[5:0]> in block <may15>, 	<Madd_n0318[6:0]> in block <may15>, 	<Madd_n0321[7:0]> in block <may15>, 	<Madd_n0324[8:0]_Madd> in block <may15>, 	<Madd_n0327[9:0]_Madd> in block <may15>, 	<Madd__n0362_Madd> in block <may15>.
	The following adders/subtractors are grouped into adder tree <Madd_n0146_Madd1> :
 	<Madd_n0267[3:0]_Madd> in block <may15>, 	<Madd_n0270[4:0]> in block <may15>, 	<Madd_n0273[5:0]> in block <may15>, 	<Madd_n0276[6:0]> in block <may15>, 	<Madd_n0279[7:0]> in block <may15>, 	<Madd__n0358_Madd> in block <may15>.
	The following adders/subtractors are grouped into adder tree <Madd_n0348[8:0]1> :
 	<Madd_n0336[4:0]> in block <may15>, 	<Madd_n0339[5:0]> in block <may15>, 	<Madd_n0342[6:0]> in block <may15>, 	<Madd_n0345[7:0]> in block <may15>, 	<Madd_n0348[8:0]> in block <may15>.
	Multiplier <Mmult_PWR_1_o_ker[8]_MuLt_50_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd15> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[8]_MuLt_50_OUT>.
	The following registers are also absorbed by the MAC: <out2> in block <may15>.
	Multiplier <Mmult_PWR_1_o_ker[7]_MuLt_64_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[7]_MuLt_64_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[7]_MuLt_48_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd14> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[7]_MuLt_48_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[6]_MuLt_62_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[6]_MuLt_62_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[8]_MuLt_33_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd7> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[8]_MuLt_33_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[6]_MuLt_46_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd13> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[6]_MuLt_46_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[7]_MuLt_17_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd21> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[7]_MuLt_17_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[7]_MuLt_31_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd6> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[7]_MuLt_31_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[5]_MuLt_44_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd12> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[5]_MuLt_44_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[6]_MuLt_15_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd20> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[6]_MuLt_15_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[5]_MuLt_60_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd26> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[5]_MuLt_60_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[6]_MuLt_29_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd5> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[6]_MuLt_29_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[4]_MuLt_42_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd11> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[4]_MuLt_42_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[5]_MuLt_13_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd19> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[5]_MuLt_13_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[4]_MuLt_58_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd25> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[4]_MuLt_58_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[4]_MuLt_26_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd4> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[4]_MuLt_26_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[3]_MuLt_40_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd10> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[3]_MuLt_40_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[4]_MuLt_11_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd18> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[4]_MuLt_11_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[3]_MuLt_56_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd24> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[3]_MuLt_56_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[3]_MuLt_24_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd3> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[3]_MuLt_24_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[2]_MuLt_38_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd9> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[2]_MuLt_38_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[3]_MuLt_9_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd17> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[3]_MuLt_9_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[1]_MuLt_53_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd23> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[1]_MuLt_53_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[1]_MuLt_21_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[1]_MuLt_21_OUT>.
	The following registers are also absorbed by the MAC: <ker> in block <may15>.
	Multiplier <Mmult_PWR_1_o_ker[0]_MuLt_35_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd8> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[0]_MuLt_35_OUT>.
	Multiplier <Mmult_PWR_1_o_ker[2]_MuLt_7_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd16> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[2]_MuLt_7_OUT>.
	The following registers are also absorbed by the MAC: <ker> in block <may15>.
	Multiplier <Mmult_PWR_1_o_ker[0]_MuLt_52_OUT> in block <may15> and adder/subtractor <ADDER_FOR_MULTADD_Madd22> in block <may15> are combined into a MAC<Maddsub_PWR_1_o_ker[0]_MuLt_52_OUT>.
	The following registers are also absorbed by the MAC: <ker> in block <may15>.
Unit <may15> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 27
 2x1-to-8-bit MAC                                      : 2
 3x1-to-8-bit MAC                                      : 7
 3x1-to-9-bit MAC                                      : 2
 4x1-to-8-bit MAC                                      : 13
 4x1-to-9-bit MAC                                      : 3
# Multipliers                                          : 2
 3x1-bit multiplier                                    : 1
 4x1-bit multiplier                                    : 1
# Adder Trees                                          : 3
 8-bit / 2-inputs adder tree                           : 2
 8-bit / 3-inputs adder tree                           : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 5
 26-bit comparator greater                             : 1
 8-bit comparator lessequal                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <may15> ...
WARNING:Xst:1710 - FF/Latch <clk1/cnt_25> (without init value) has a constant value of 0 in block <may15>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ker_1> in Unit <may15> is equivalent to the following FF/Latch, which will be removed : <ker_2> 
INFO:Xst:2261 - The FF/Latch <ker_6> in Unit <may15> is equivalent to the following 2 FFs/Latches, which will be removed : <ker_7> <ker_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block may15, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : may15.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 150
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 29
#      LUT3                        : 6
#      LUT4                        : 4
#      LUT5                        : 21
#      LUT6                        : 7
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 60
#      FDC                         : 26
#      FDE                         : 34
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 5
#      OBUF                        : 36
# DSPs                             : 27
#      DSP48A1                     : 27

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              60  out of  18224     0%  
 Number of Slice LUTs:                   94  out of   9112     1%  
    Number used as Logic:                94  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    100
   Number with an unused Flip Flop:      40  out of    100    40%  
   Number with an unused LUT:             6  out of    100     6%  
   Number of fully used LUT-FF pairs:    54  out of    100    54%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    232    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                     27  out of     32    84%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk1/o_clk                         | BUFG                   | 61    |
clk                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 18.109ns (Maximum Frequency: 55.221MHz)
   Minimum input arrival time before clock: 4.629ns
   Maximum output required time after clock: 4.387ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1/o_clk'
  Clock period: 18.109ns (frequency: 55.221MHz)
  Total number of paths / destination ports: 789783873659 / 115
-------------------------------------------------------------------------
Delay:               18.109ns (Levels of Logic = 6)
  Source:            Maddsub_PWR_1_o_ker[0]_MuLt_35_OUT (DSP)
  Destination:       Maddsub_PWR_1_o_ker[8]_MuLt_50_OUT (DSP)
  Source Clock:      clk1/o_clk rising
  Destination Clock: clk1/o_clk rising

  Data Path: Maddsub_PWR_1_o_ker[0]_MuLt_35_OUT to Maddsub_PWR_1_o_ker[8]_MuLt_50_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->PCOUT47    1   3.114   0.000  Maddsub_PWR_1_o_ker[0]_MuLt_35_OUT (Maddsub_PWR_1_o_ker[0]_MuLt_35_OUT_PCOUT_to_Maddsub_PWR_1_o_ker[2]_MuLt_38_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_PWR_1_o_ker[2]_MuLt_38_OUT (Maddsub_PWR_1_o_ker[2]_MuLt_38_OUT_PCOUT_to_Maddsub_PWR_1_o_ker[3]_MuLt_40_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_PWR_1_o_ker[3]_MuLt_40_OUT (Maddsub_PWR_1_o_ker[3]_MuLt_40_OUT_PCOUT_to_Maddsub_PWR_1_o_ker[4]_MuLt_42_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_PWR_1_o_ker[4]_MuLt_42_OUT (Maddsub_PWR_1_o_ker[4]_MuLt_42_OUT_PCOUT_to_Maddsub_PWR_1_o_ker[5]_MuLt_44_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_PWR_1_o_ker[5]_MuLt_44_OUT (Maddsub_PWR_1_o_ker[5]_MuLt_44_OUT_PCOUT_to_Maddsub_PWR_1_o_ker[6]_MuLt_46_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_PWR_1_o_ker[6]_MuLt_46_OUT (Maddsub_PWR_1_o_ker[6]_MuLt_46_OUT_PCOUT_to_Maddsub_PWR_1_o_ker[7]_MuLt_48_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_PWR_1_o_ker[7]_MuLt_48_OUT (Maddsub_PWR_1_o_ker[7]_MuLt_48_OUT_PCOUT_to_Maddsub_PWR_1_o_ker[8]_MuLt_50_OUT_PCIN_47)
     DSP48A1:PCIN47            1.405          Maddsub_PWR_1_o_ker[8]_MuLt_50_OUT
    ----------------------------------------
    Total                     18.109ns (18.109ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.426ns (frequency: 225.933MHz)
  Total number of paths / destination ports: 981 / 26
-------------------------------------------------------------------------
Delay:               4.426ns (Levels of Logic = 3)
  Source:            clk1/cnt_7 (FF)
  Destination:       clk1/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk1/cnt_7 to clk1/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   1.028  clk1/cnt_7 (clk1/cnt_7)
     LUT6:I1->O            1   0.203   0.944  clk1/GND_2_o_GND_2_o_equal_1_o<25>1 (clk1/GND_2_o_GND_2_o_equal_1_o<25>)
     LUT6:I0->O           25   0.203   1.297  clk1/GND_2_o_GND_2_o_equal_1_o<25>5 (clk1/GND_2_o_GND_2_o_equal_1_o)
     LUT2:I0->O            1   0.203   0.000  clk1/Mcount_cnt_eqn_01 (clk1/Mcount_cnt_eqn_0)
     FDC:D                     0.102          clk1/cnt_0
    ----------------------------------------
    Total                      4.426ns (1.158ns logic, 3.268ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1/o_clk'
  Total number of paths / destination ports: 223 / 106
-------------------------------------------------------------------------
Offset:              4.629ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       ker_0 (FF)
  Destination Clock: clk1/o_clk rising

  Data Path: rst to ker_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.220  rst_IBUF (rst_IBUF)
     INV:I->O             67   0.206   1.659  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.322          ker_0
    ----------------------------------------
    Total                      4.629ns (1.750ns logic, 2.879ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              2.872ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk1/o_clk (FF)
  Destination Clock: clk rising

  Data Path: rst to clk1/o_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.220  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          clk1/o_clk
    ----------------------------------------
    Total                      2.872ns (1.652ns logic, 1.220ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1/o_clk'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              4.387ns (Levels of Logic = 1)
  Source:            Maddsub_PWR_1_o_ker[8]_MuLt_50_OUT (DSP)
  Destination:       out2<7> (PAD)
  Source Clock:      clk1/o_clk rising

  Data Path: Maddsub_PWR_1_o_ker[8]_MuLt_50_OUT to out2<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P7       2   1.200   0.616  Maddsub_PWR_1_o_ker[8]_MuLt_50_OUT (out2_7_OBUF)
     OBUF:I->O                 2.571          out2_7_OBUF (out2<7>)
    ----------------------------------------
    Total                      4.387ns (3.771ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.426|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1/o_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1/o_clk     |   18.109|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.94 secs
 
--> 

Total memory usage is 4523436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

