<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Settings</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Option</TH>
<TH>Setting</TH>
<TH>Default Value</TH>
</TR>
</thead><tbody><TR >
<TD >Device</TD>
<TD >EP4CGX150DF31C7</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">Use smart compilation</TD>
<TD  style="color: #0000FF">On</TD>
<TD  style="color: #0000FF">Off</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">Maximum processors allowed for parallel compilation</TD>
<TD  style="color: #0000FF">All</TD>
<TD  style="color: #0000FF">&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">Minimum Core Junction Temperature</TD>
<TD  style="color: #0000FF">0</TD>
<TD  style="color: #0000FF">&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">Maximum Core Junction Temperature</TD>
<TD  style="color: #0000FF">85</TD>
<TD  style="color: #0000FF">&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">Fit Attempts to Skip</TD>
<TD  style="color: #0000FF">0</TD>
<TD  style="color: #0000FF">0.0</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">Device I/O Standard</TD>
<TD  style="color: #0000FF">2.5 V</TD>
<TD  style="color: #0000FF">&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >Enable parallel Assembler and TimeQuest Timing Analyzer during compilation</TD>
<TD >On</TD>
<TD >On</TD>
</TR>
</tbody><tbody><TR >
<TD >Enable compact report table</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Auto Merge PLLs</TD>
<TD >On</TD>
<TD >On</TD>
</TR>
</tbody><tbody><TR >
<TD >Router Timing Optimization Level</TD>
<TD >Normal</TD>
<TD >Normal</TD>
</TR>
</tbody><tbody><TR >
<TD >Perform Clocking Topology Analysis During Routing</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Placement Effort Multiplier</TD>
<TD >1.0</TD>
<TD >1.0</TD>
</TR>
</tbody><tbody><TR >
<TD >Router Effort Multiplier</TD>
<TD >1.0</TD>
<TD >1.0</TD>
</TR>
</tbody><tbody><TR >
<TD >Optimize Hold Timing</TD>
<TD >All Paths</TD>
<TD >All Paths</TD>
</TR>
</tbody><tbody><TR >
<TD >Optimize Multi-Corner Timing</TD>
<TD >On</TD>
<TD >On</TD>
</TR>
</tbody><tbody><TR >
<TD >PowerPlay Power Optimization During Fitting</TD>
<TD >Normal compilation</TD>
<TD >Normal compilation</TD>
</TR>
</tbody><tbody><TR >
<TD >SSN Optimization</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Optimize Timing</TD>
<TD >Normal compilation</TD>
<TD >Normal compilation</TD>
</TR>
</tbody><tbody><TR >
<TD >Optimize Timing for ECOs</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Regenerate Full Fit Report During ECO Compiles</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Optimize IOC Register Placement for Timing</TD>
<TD >Normal</TD>
<TD >Normal</TD>
</TR>
</tbody><tbody><TR >
<TD >Limit to One Fitting Attempt</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Final Placement Optimizations</TD>
<TD >Automatically</TD>
<TD >Automatically</TD>
</TR>
</tbody><tbody><TR >
<TD >Fitter Aggressive Routability Optimizations</TD>
<TD >Automatically</TD>
<TD >Automatically</TD>
</TR>
</tbody><tbody><TR >
<TD >Fitter Initial Placement Seed</TD>
<TD >1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >Periphery to Core Placement and Routing Optimization</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >PCI I/O</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Weak Pull-Up Resistor</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Enable Bus-Hold Circuitry</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Auto Packed Registers</TD>
<TD >Auto</TD>
<TD >Auto</TD>
</TR>
</tbody><tbody><TR >
<TD >Auto Delay Chains</TD>
<TD >On</TD>
<TD >On</TD>
</TR>
</tbody><tbody><TR >
<TD >Auto Delay Chains for High Fanout Input Pins</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Allow Single-ended Buffer for Differential-XSTL Input</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Treat Bidirectional Pin as Output Pin</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Perform Physical Synthesis for Combinational Logic for Fitting</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Perform Physical Synthesis for Combinational Logic for Performance</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Perform Register Duplication for Performance</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Perform Logic to Memory Mapping for Fitting</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Perform Register Retiming for Performance</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Perform Asynchronous Signal Pipelining</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Fitter Effort</TD>
<TD >Auto Fit</TD>
<TD >Auto Fit</TD>
</TR>
</tbody><tbody><TR >
<TD >Physical Synthesis Effort Level</TD>
<TD >Normal</TD>
<TD >Normal</TD>
</TR>
</tbody><tbody><TR >
<TD >Logic Cell Insertion - Logic Duplication</TD>
<TD >Auto</TD>
<TD >Auto</TD>
</TR>
</tbody><tbody><TR >
<TD >Auto Register Duplication</TD>
<TD >Auto</TD>
<TD >Auto</TD>
</TR>
</tbody><tbody><TR >
<TD >Auto Global Clock</TD>
<TD >On</TD>
<TD >On</TD>
</TR>
</tbody><tbody><TR >
<TD >Auto Global Register Control Signals</TD>
<TD >On</TD>
<TD >On</TD>
</TR>
</tbody><tbody><TR >
<TD >Generate GXB Reconfig MIF</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Reserve all unused pins</TD>
<TD >As input tri-stated with weak pull-up</TD>
<TD >As input tri-stated with weak pull-up</TD>
</TR>
</tbody><tbody><TR >
<TD >Synchronizer Identification</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Enable Beneficial Skew Optimization</TD>
<TD >On</TD>
<TD >On</TD>
</TR>
</tbody><tbody><TR >
<TD >Optimize Design for Metastability</TD>
<TD >On</TD>
<TD >On</TD>
</TR>
</tbody><tbody><TR >
<TD >Active Serial clock source</TD>
<TD >FREQ_40MHz</TD>
<TD >FREQ_40MHz</TD>
</TR>
</tbody><tbody><TR >
<TD >Force Fitter to Avoid Periphery Placement Warnings</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody><tbody><TR >
<TD >Enable input tri-state on active configuration pins in user mode</TD>
<TD >Off</TD>
<TD >Off</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
