--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ada/Documents/SUTD/Term4/compstruc/fpga/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 498 paths analyzed, 132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.636ns.
--------------------------------------------------------------------------------
Slack:                  16.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.632 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y27.SR       net (fanout=8)        2.520   M_reset_cond_out
    SLICE_X4Y27.CLK      Tsrck                 0.470   M_counterC_q_27
                                                       myLogic/M_counterC_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.988ns logic, 2.520ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  16.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.499ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.632 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y27.SR       net (fanout=8)        2.520   M_reset_cond_out
    SLICE_X4Y27.CLK      Tsrck                 0.461   M_counterC_q_27
                                                       myLogic/M_counterC_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (0.979ns logic, 2.520ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.632 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y27.SR       net (fanout=8)        2.520   M_reset_cond_out
    SLICE_X4Y27.CLK      Tsrck                 0.450   M_counterC_q_27
                                                       myLogic/M_counterC_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (0.968ns logic, 2.520ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  16.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.632 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y27.SR       net (fanout=8)        2.520   M_reset_cond_out
    SLICE_X4Y27.CLK      Tsrck                 0.428   M_counterC_q_27
                                                       myLogic/M_counterC_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (0.946ns logic, 2.520ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  16.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.629 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y26.SR       net (fanout=8)        2.332   M_reset_cond_out
    SLICE_X4Y26.CLK      Tsrck                 0.470   myLogic/M_counterC_q[23]
                                                       myLogic/M_counterC_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (0.988ns logic, 2.332ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  16.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.629 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y26.SR       net (fanout=8)        2.332   M_reset_cond_out
    SLICE_X4Y26.CLK      Tsrck                 0.461   myLogic/M_counterC_q[23]
                                                       myLogic/M_counterC_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (0.979ns logic, 2.332ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  16.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.625 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y23.SR       net (fanout=8)        2.316   M_reset_cond_out
    SLICE_X4Y23.CLK      Tsrck                 0.470   myLogic/M_counterC_q[11]
                                                       myLogic/M_counterC_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.988ns logic, 2.316ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  16.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.629 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y26.SR       net (fanout=8)        2.332   M_reset_cond_out
    SLICE_X4Y26.CLK      Tsrck                 0.450   myLogic/M_counterC_q[23]
                                                       myLogic/M_counterC_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (0.968ns logic, 2.332ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  16.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.625 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y23.SR       net (fanout=8)        2.316   M_reset_cond_out
    SLICE_X4Y23.CLK      Tsrck                 0.461   myLogic/M_counterC_q[11]
                                                       myLogic/M_counterC_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (0.979ns logic, 2.316ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  16.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.284ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.625 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y23.SR       net (fanout=8)        2.316   M_reset_cond_out
    SLICE_X4Y23.CLK      Tsrck                 0.450   myLogic/M_counterC_q[11]
                                                       myLogic/M_counterC_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (0.968ns logic, 2.316ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  16.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.629 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y26.SR       net (fanout=8)        2.332   M_reset_cond_out
    SLICE_X4Y26.CLK      Tsrck                 0.428   myLogic/M_counterC_q[23]
                                                       myLogic/M_counterC_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (0.946ns logic, 2.332ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.262ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.625 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y23.SR       net (fanout=8)        2.316   M_reset_cond_out
    SLICE_X4Y23.CLK      Tsrck                 0.428   myLogic/M_counterC_q[11]
                                                       myLogic/M_counterC_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (0.946ns logic, 2.316ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  16.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.127ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.627 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y25.SR       net (fanout=8)        2.139   M_reset_cond_out
    SLICE_X4Y25.CLK      Tsrck                 0.470   myLogic/M_counterC_q[19]
                                                       myLogic/M_counterC_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (0.988ns logic, 2.139ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  16.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.627 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y25.SR       net (fanout=8)        2.139   M_reset_cond_out
    SLICE_X4Y25.CLK      Tsrck                 0.461   myLogic/M_counterC_q[19]
                                                       myLogic/M_counterC_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.979ns logic, 2.139ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.627 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y22.SR       net (fanout=8)        2.129   M_reset_cond_out
    SLICE_X4Y22.CLK      Tsrck                 0.470   myLogic/M_counterC_q[7]
                                                       myLogic/M_counterC_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.988ns logic, 2.129ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  16.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.108ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.627 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y22.SR       net (fanout=8)        2.129   M_reset_cond_out
    SLICE_X4Y22.CLK      Tsrck                 0.461   myLogic/M_counterC_q[7]
                                                       myLogic/M_counterC_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.108ns (0.979ns logic, 2.129ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  16.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.107ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.627 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y25.SR       net (fanout=8)        2.139   M_reset_cond_out
    SLICE_X4Y25.CLK      Tsrck                 0.450   myLogic/M_counterC_q[19]
                                                       myLogic/M_counterC_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.968ns logic, 2.139ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.634 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y28.SR       net (fanout=8)        2.142   M_reset_cond_out
    SLICE_X4Y28.CLK      Tsrck                 0.450   M_counterC_q_29
                                                       myLogic/M_counterC_q_29
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (0.968ns logic, 2.142ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  16.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.627 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y22.SR       net (fanout=8)        2.129   M_reset_cond_out
    SLICE_X4Y22.CLK      Tsrck                 0.450   myLogic/M_counterC_q[7]
                                                       myLogic/M_counterC_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (0.968ns logic, 2.129ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  16.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.085ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.627 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y25.SR       net (fanout=8)        2.139   M_reset_cond_out
    SLICE_X4Y25.CLK      Tsrck                 0.428   myLogic/M_counterC_q[19]
                                                       myLogic/M_counterC_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (0.946ns logic, 2.139ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  16.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.088ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.634 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y28.SR       net (fanout=8)        2.142   M_reset_cond_out
    SLICE_X4Y28.CLK      Tsrck                 0.428   M_counterC_q_29
                                                       myLogic/M_counterC_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.946ns logic, 2.142ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  16.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.075ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.627 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y22.SR       net (fanout=8)        2.129   M_reset_cond_out
    SLICE_X4Y22.CLK      Tsrck                 0.428   myLogic/M_counterC_q[7]
                                                       myLogic/M_counterC_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (0.946ns logic, 2.129ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.933ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.625 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y24.SR       net (fanout=8)        1.945   M_reset_cond_out
    SLICE_X4Y24.CLK      Tsrck                 0.470   myLogic/M_counterC_q[15]
                                                       myLogic/M_counterC_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (0.988ns logic, 1.945ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.924ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.625 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y24.SR       net (fanout=8)        1.945   M_reset_cond_out
    SLICE_X4Y24.CLK      Tsrck                 0.461   myLogic/M_counterC_q[15]
                                                       myLogic/M_counterC_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (0.979ns logic, 1.945ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.629 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y21.SR       net (fanout=8)        1.935   M_reset_cond_out
    SLICE_X4Y21.CLK      Tsrck                 0.470   myLogic/M_counterC_q[3]
                                                       myLogic/M_counterC_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (0.988ns logic, 1.935ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.625 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y24.SR       net (fanout=8)        1.945   M_reset_cond_out
    SLICE_X4Y24.CLK      Tsrck                 0.450   myLogic/M_counterC_q[15]
                                                       myLogic/M_counterC_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.968ns logic, 1.945ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.629 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y21.SR       net (fanout=8)        1.935   M_reset_cond_out
    SLICE_X4Y21.CLK      Tsrck                 0.461   myLogic/M_counterC_q[3]
                                                       myLogic/M_counterC_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.979ns logic, 1.935ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.629 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y21.SR       net (fanout=8)        1.935   M_reset_cond_out
    SLICE_X4Y21.CLK      Tsrck                 0.450   myLogic/M_counterC_q[3]
                                                       myLogic/M_counterC_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.968ns logic, 1.935ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.891ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.625 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y24.SR       net (fanout=8)        1.945   M_reset_cond_out
    SLICE_X4Y24.CLK      Tsrck                 0.428   myLogic/M_counterC_q[15]
                                                       myLogic/M_counterC_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.946ns logic, 1.945ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myLogic/M_counterC_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.881ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.629 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myLogic/M_counterC_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y21.SR       net (fanout=8)        1.935   M_reset_cond_out
    SLICE_X4Y21.CLK      Tsrck                 0.428   myLogic/M_counterC_q[3]
                                                       myLogic/M_counterC_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.946ns logic, 1.935ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[3]/CLK
  Logical resource: myLogic/M_counterC_q_0/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[3]/CLK
  Logical resource: myLogic/M_counterC_q_1/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[3]/CLK
  Logical resource: myLogic/M_counterC_q_2/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[3]/CLK
  Logical resource: myLogic/M_counterC_q_3/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[7]/CLK
  Logical resource: myLogic/M_counterC_q_4/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[7]/CLK
  Logical resource: myLogic/M_counterC_q_5/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[7]/CLK
  Logical resource: myLogic/M_counterC_q_6/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[7]/CLK
  Logical resource: myLogic/M_counterC_q_7/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[11]/CLK
  Logical resource: myLogic/M_counterC_q_8/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[11]/CLK
  Logical resource: myLogic/M_counterC_q_9/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[11]/CLK
  Logical resource: myLogic/M_counterC_q_10/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[11]/CLK
  Logical resource: myLogic/M_counterC_q_11/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[15]/CLK
  Logical resource: myLogic/M_counterC_q_12/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[15]/CLK
  Logical resource: myLogic/M_counterC_q_13/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[15]/CLK
  Logical resource: myLogic/M_counterC_q_14/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[15]/CLK
  Logical resource: myLogic/M_counterC_q_15/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[19]/CLK
  Logical resource: myLogic/M_counterC_q_16/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[19]/CLK
  Logical resource: myLogic/M_counterC_q_17/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[19]/CLK
  Logical resource: myLogic/M_counterC_q_18/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[19]/CLK
  Logical resource: myLogic/M_counterC_q_19/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[23]/CLK
  Logical resource: myLogic/M_counterC_q_20/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[23]/CLK
  Logical resource: myLogic/M_counterC_q_21/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[23]/CLK
  Logical resource: myLogic/M_counterC_q_22/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myLogic/M_counterC_q[23]/CLK
  Logical resource: myLogic/M_counterC_q_23/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counterC_q_27/CLK
  Logical resource: myLogic/M_counterC_q_24/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counterC_q_27/CLK
  Logical resource: myLogic/M_counterC_q_25/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counterC_q_27/CLK
  Logical resource: myLogic/M_counterC_q_26/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counterC_q_27/CLK
  Logical resource: myLogic/M_counterC_q_27/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counterC_q_29/CLK
  Logical resource: myLogic/M_counterC_q_28/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.636|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 498 paths, 0 nets, and 58 connections

Design statistics:
   Minimum period:   3.636ns{1}   (Maximum frequency: 275.027MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct  8 02:24:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



