Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec  1 14:14:42 2023
| Host         : LAPTOP-EC3OLLEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: CLK_top (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   31          inf        0.000                      0                   31           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contrasena[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.984ns  (logic 4.098ns (41.040%)  route 5.887ns (58.960%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           1.163     1.619    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.124     1.743 r  contrasena_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.724     6.467    contrasena_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.984 r  contrasena_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.984    contrasena[2]
    K2                                                                r  contrasena[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.943ns  (logic 5.417ns (54.477%)  route 4.526ns (45.523%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  num_IBUF[1]_inst/O
                         net (fo=7, routed)           2.185     3.664    Inst_decoder/num_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.152     3.816 r  Inst_decoder/segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.341     6.158    segment_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785     9.943 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.943    segment[6]
    T10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 5.159ns (53.339%)  route 4.513ns (46.661%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  num_IBUF[1]_inst/O
                         net (fo=7, routed)           2.185     3.664    Inst_decoder/num_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     3.788 r  Inst_decoder/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.328     6.117    segment_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.672 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.672    segment[5]
    R10                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.438ns  (logic 5.164ns (54.719%)  route 4.273ns (45.281%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  num_IBUF[1]_inst/O
                         net (fo=7, routed)           2.182     3.662    Inst_decoder/num_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     3.786 r  Inst_decoder/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.091     5.877    segment_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.438 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.438    segment[1]
    T11                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 5.367ns (58.027%)  route 3.882ns (41.973%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  num_IBUF[1]_inst/O
                         net (fo=7, routed)           2.182     3.662    Inst_decoder/num_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.152     3.814 r  Inst_decoder/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.700     5.514    segment_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736     9.249 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.249    segment[2]
    P15                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[3]
                            (input port)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 5.151ns (55.744%)  route 4.090ns (44.256%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  num[3] (IN)
                         net (fo=0)                   0.000     0.000    num[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  num_IBUF[3]_inst/O
                         net (fo=7, routed)           1.710     3.187    Inst_decoder/num_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.311 r  Inst_decoder/segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.380     5.691    segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.241 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.241    segment[3]
    K13                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[3]
                            (input port)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 5.322ns (59.392%)  route 3.639ns (40.608%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  num[3] (IN)
                         net (fo=0)                   0.000     0.000    num[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  num_IBUF[3]_inst/O
                         net (fo=7, routed)           1.710     3.187    Inst_decoder/num_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.150     3.337 r  Inst_decoder/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.929     5.266    segment_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695     8.961 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.961    segment[4]
    K16                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[3]
                            (input port)
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 5.138ns (60.350%)  route 3.376ns (39.650%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  num[3] (IN)
                         net (fo=0)                   0.000     0.000    num[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  num_IBUF[3]_inst/O
                         net (fo=7, routed)           1.702     3.179    num_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     3.303 r  segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.977    segment_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.514 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.514    segment[0]
    L18                                                               r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contrasena[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.108ns  (logic 4.369ns (53.892%)  route 3.738ns (46.108%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           1.163     1.619    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     1.771 r  contrasena_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.575     4.346    contrasena_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         3.761     8.108 r  contrasena_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.108    contrasena[3]
    U13                                                               r  contrasena[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contrasena[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.344ns  (logic 4.360ns (59.372%)  route 2.984ns (40.628%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           1.170     1.626    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y81          LUT4 (Prop_lut4_I3_O)        0.152     1.778 r  contrasena_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.813     3.592    contrasena_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.344 r  contrasena_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.344    contrasena[0]
    P14                                                               r  contrasena[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_sync/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sync/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  inst_sync/sreg_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sync/sreg_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    inst_sync/sreg_reg_n_0_[0]
    SLICE_X2Y80          SRL16E                                       r  inst_sync/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.833%)  route 0.196ns (58.167%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDPE                         0.000     0.000 r  FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y81          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X0Y81          FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.654%)  route 0.198ns (58.346%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.198     0.339    FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X0Y81          FDCE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.128ns (35.002%)  route 0.238ns (64.998%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[4]/C
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           0.238     0.366    FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X0Y81          FDPE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_edge/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_edge/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.148ns (38.469%)  route 0.237ns (61.531%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  inst_edge/sreg_reg[0]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  inst_edge/sreg_reg[0]/Q
                         net (fo=2, routed)           0.237     0.385    inst_edge/sreg[0]
    SLICE_X1Y81          FDRE                                         r  inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sync/SYNC_OUT_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            inst_edge/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          SRL16E                       0.000     0.000 r  inst_sync/SYNC_OUT_reg_srl2/CLK
    SLICE_X2Y80          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     0.488 r  inst_sync/SYNC_OUT_reg_srl2/Q
                         net (fo=1, routed)           0.000     0.488    inst_edge/sreg_reg[0]_0
    SLICE_X2Y80          FDRE                                         r  inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.141ns (28.087%)  route 0.361ns (71.913%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.361     0.502    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y81          FDCE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.141ns (26.940%)  route 0.382ns (73.060%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.382     0.523    FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X0Y81          FDCE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_edge/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_edge/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.141ns (26.886%)  route 0.383ns (73.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  inst_edge/sreg_reg[1]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_edge/sreg_reg[1]/Q
                         net (fo=2, routed)           0.383     0.524    inst_edge/sreg[1]
    SLICE_X1Y81          FDRE                                         r  inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            inst_sync/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.235ns (39.814%)  route 0.356ns (60.186%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  boton_IBUF_inst/O
                         net (fo=1, routed)           0.356     0.591    inst_sync/boton_IBUF
    SLICE_X0Y80          FDRE                                         r  inst_sync/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------





