# configuration register initialization --------------------------- 
110
00000000000000000000100000000000
1000111111110111
# read configuration register ------------------------------------- 
010
00000000000000000000100000000000
# single write, memory space -------------------------------------- 
100
10111111001011000111100110011111
1101011100100111
# single read, memory space --------------------------------------- 
000
10111111001011000111100110011111
# write burst, memory space --------------------------------------- 
101
00000001010
11100101111111000010101011000010
1011101101010000
1000100000101001
0100010111010000
0010101011100001
0100010111000011
0001000101000000
0011101010000011
0010010110100000
1011100000110111
1011100010010100
# read burst, memory space ---------------------------------------- 
001
00000001010
11100101111111000010101011000010
# write configuration register - enter DPD mode ------------------- 
110
00000000000000000000100000000000
0000111111110111
# single read, memory space --------------------------------------- 
000
00111011100100100010111010000101
# write configuration register - exit DPD mode -------------------- 
110
00000000000000000000100000000000
1000111111111111
# read configuration register ------------------------------------- 
010
00000000000000000000100000000000
