
baro_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f7c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  08007090  08007090  00017090  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072c0  080072c0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080072c0  080072c0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080072c0  080072c0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072c0  080072c0  000172c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080072c4  080072c4  000172c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080072c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  20000070  08007338  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  08007338  00020348  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d032  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020c5  00000000  00000000  0002d0cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d80  00000000  00000000  0002f190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb0  00000000  00000000  0002ff10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c71  00000000  00000000  00030bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f9ff  00000000  00000000  00048831  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a14c  00000000  00000000  00058230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e237c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ec8  00000000  00000000  000e23cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08007074 	.word	0x08007074

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08007074 	.word	0x08007074

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2uiz>:
 8000a78:	004a      	lsls	r2, r1, #1
 8000a7a:	d211      	bcs.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a80:	d211      	bcs.n	8000aa6 <__aeabi_d2uiz+0x2e>
 8000a82:	d50d      	bpl.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a8c:	d40e      	bmi.n	8000aac <__aeabi_d2uiz+0x34>
 8000a8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_d2uiz+0x3a>
 8000aac:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0000 	mov.w	r0, #0
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	; 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	3a01      	subs	r2, #1
 8000c12:	bf28      	it	cs
 8000c14:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c18:	d2ed      	bcs.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <BMP_Init_Default_Addr>:

struct BMP_Config bmpConfig;
enum BMP_Measurement_Mode bmpCurrentMode;

void BMP_Init_Default_Addr(I2C_HandleTypeDef* i2c_config)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
	BMP_Init(i2c_config, BMP_DEFAULT_ADDRESS);
 8000d7c:	2147      	movs	r1, #71	; 0x47
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f000 f804 	bl	8000d8c <BMP_Init>
}
 8000d84:	bf00      	nop
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <BMP_Init>:

void BMP_Init(I2C_HandleTypeDef* i2c_config, uint16_t address)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	807b      	strh	r3, [r7, #2]
	HAL_Delay(1000);
 8000d98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d9c:	f000 ffa0 	bl	8001ce0 <HAL_Delay>
	bmpConfig.i2c_config = i2c_config;
 8000da0:	4a0a      	ldr	r2, [pc, #40]	; (8000dcc <BMP_Init+0x40>)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6013      	str	r3, [r2, #0]
	bmpConfig.address = address;
 8000da6:	4a09      	ldr	r2, [pc, #36]	; (8000dcc <BMP_Init+0x40>)
 8000da8:	887b      	ldrh	r3, [r7, #2]
 8000daa:	8093      	strh	r3, [r2, #4]
	bmpCurrentMode = NONE;
 8000dac:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <BMP_Init+0x44>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	701a      	strb	r2, [r3, #0]

	//Enter sleep mode
	BMP_Switch_Power_Mode(SLEEP);
 8000db2:	2001      	movs	r0, #1
 8000db4:	f000 f83a 	bl	8000e2c <BMP_Switch_Power_Mode>

	//Enter continous mode
	BMP_Switch_Power_Mode(CONTINOUS);
 8000db8:	2003      	movs	r0, #3
 8000dba:	f000 f837 	bl	8000e2c <BMP_Switch_Power_Mode>

	//Configure FIFO
	BMP_Configure_FIFO();
 8000dbe:	f000 f809 	bl	8000dd4 <BMP_Configure_FIFO>
}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	2000008c 	.word	0x2000008c
 8000dd0:	20000094 	.word	0x20000094

08000dd4 <BMP_Configure_FIFO>:

void BMP_Configure_FIFO()
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af04      	add	r7, sp, #16
	//Configure FIFO
	uint8_t fifo_config [1];
	BMP_Reg_Read(BMP_FIFO_SEL, 1, fifo_config);
 8000dda:	1d3b      	adds	r3, r7, #4
 8000ddc:	461a      	mov	r2, r3
 8000dde:	2101      	movs	r1, #1
 8000de0:	2018      	movs	r0, #24
 8000de2:	f000 f881 	bl	8000ee8 <BMP_Reg_Read>
	fifo_config[0] &= 0xFC; //Clear first 2 bits
 8000de6:	793b      	ldrb	r3, [r7, #4]
 8000de8:	f023 0303 	bic.w	r3, r3, #3
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	713b      	strb	r3, [r7, #4]
	fifo_config[0] |= 0x3;  //Set first 2 bits to 0x3 (pt mode)
 8000df0:	793b      	ldrb	r3, [r7, #4]
 8000df2:	f043 0303 	orr.w	r3, r3, #3
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write(bmpConfig.i2c_config, (uint16_t)(bmpConfig.address<<1), BMP_FIFO_SEL, 1, fifo_config, 1, 5);
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	; (8000e28 <BMP_Configure_FIFO+0x54>)
 8000dfc:	6818      	ldr	r0, [r3, #0]
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	; (8000e28 <BMP_Configure_FIFO+0x54>)
 8000e00:	889b      	ldrh	r3, [r3, #4]
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	b299      	uxth	r1, r3
 8000e06:	2305      	movs	r3, #5
 8000e08:	9302      	str	r3, [sp, #8]
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	9301      	str	r3, [sp, #4]
 8000e0e:	1d3b      	adds	r3, r7, #4
 8000e10:	9300      	str	r3, [sp, #0]
 8000e12:	2301      	movs	r3, #1
 8000e14:	2218      	movs	r2, #24
 8000e16:	f001 fdd9 	bl	80029cc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000e1a:	200a      	movs	r0, #10
 8000e1c:	f000 ff60 	bl	8001ce0 <HAL_Delay>
}
 8000e20:	bf00      	nop
 8000e22:	3708      	adds	r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	2000008c 	.word	0x2000008c

08000e2c <BMP_Switch_Power_Mode>:

void BMP_Switch_Power_Mode(enum BMP_Power_Mode new_mode)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b088      	sub	sp, #32
 8000e30:	af04      	add	r7, sp, #16
 8000e32:	4603      	mov	r3, r0
 8000e34:	71fb      	strb	r3, [r7, #7]
	uint8_t odr_config[1];
	BMP_Reg_Read(BMP_ODR_CONFIG, 1, odr_config);
 8000e36:	f107 030c 	add.w	r3, r7, #12
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	2037      	movs	r0, #55	; 0x37
 8000e40:	f000 f852 	bl	8000ee8 <BMP_Reg_Read>
	odr_config[0] &= 0xFC; // Clear the lower 2 bits
 8000e44:	7b3b      	ldrb	r3, [r7, #12]
 8000e46:	f023 0303 	bic.w	r3, r3, #3
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	733b      	strb	r3, [r7, #12]

	uint8_t mode_code; //Stores the 2 bit mode code

	if(new_mode == SLEEP)
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d101      	bne.n	8000e58 <BMP_Switch_Power_Mode+0x2c>
	{
		mode_code = 0x00;
 8000e54:	2300      	movs	r3, #0
 8000e56:	73fb      	strb	r3, [r7, #15]
	}
	if(new_mode == NORMAL)
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	d101      	bne.n	8000e62 <BMP_Switch_Power_Mode+0x36>
	{
		mode_code = 0x1;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	73fb      	strb	r3, [r7, #15]
	}
	if(new_mode == CONTINOUS)
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	2b03      	cmp	r3, #3
 8000e66:	d101      	bne.n	8000e6c <BMP_Switch_Power_Mode+0x40>
	{
		mode_code = 0x3;
 8000e68:	2303      	movs	r3, #3
 8000e6a:	73fb      	strb	r3, [r7, #15]
	}

	odr_config[0] |= mode_code; // Set the lower 2 bits to the desired value
 8000e6c:	7b3a      	ldrb	r2, [r7, #12]
 8000e6e:	7bfb      	ldrb	r3, [r7, #15]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	733b      	strb	r3, [r7, #12]

	//Write new power mode configuration
	HAL_I2C_Mem_Write(bmpConfig.i2c_config, (uint16_t)(bmpConfig.address<<1), BMP_ODR_CONFIG, 1, odr_config, 1, 100);
 8000e76:	4b1b      	ldr	r3, [pc, #108]	; (8000ee4 <BMP_Switch_Power_Mode+0xb8>)
 8000e78:	6818      	ldr	r0, [r3, #0]
 8000e7a:	4b1a      	ldr	r3, [pc, #104]	; (8000ee4 <BMP_Switch_Power_Mode+0xb8>)
 8000e7c:	889b      	ldrh	r3, [r3, #4]
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	b299      	uxth	r1, r3
 8000e82:	2364      	movs	r3, #100	; 0x64
 8000e84:	9302      	str	r3, [sp, #8]
 8000e86:	2301      	movs	r3, #1
 8000e88:	9301      	str	r3, [sp, #4]
 8000e8a:	f107 030c 	add.w	r3, r7, #12
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	2301      	movs	r3, #1
 8000e92:	2237      	movs	r2, #55	; 0x37
 8000e94:	f001 fd9a 	bl	80029cc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000e98:	200a      	movs	r0, #10
 8000e9a:	f000 ff21 	bl	8001ce0 <HAL_Delay>

	//Wait for mode change to apply
	uint8_t current_odr_config[1];
	BMP_Reg_Read(BMP_ODR_CONFIG, 1, current_odr_config);
 8000e9e:	f107 0308 	add.w	r3, r7, #8
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	2037      	movs	r0, #55	; 0x37
 8000ea8:	f000 f81e 	bl	8000ee8 <BMP_Reg_Read>
	uint8_t pm_mode = current_odr_config[0] & 0x3; //Mask out all but the first 2 bits
 8000eac:	7a3b      	ldrb	r3, [r7, #8]
 8000eae:	f003 0303 	and.w	r3, r3, #3
 8000eb2:	73bb      	strb	r3, [r7, #14]

	while(pm_mode != mode_code)
 8000eb4:	e00a      	b.n	8000ecc <BMP_Switch_Power_Mode+0xa0>
	{
		BMP_Reg_Read(BMP_ODR_CONFIG, 1, current_odr_config);
 8000eb6:	f107 0308 	add.w	r3, r7, #8
 8000eba:	461a      	mov	r2, r3
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	2037      	movs	r0, #55	; 0x37
 8000ec0:	f000 f812 	bl	8000ee8 <BMP_Reg_Read>
		pm_mode = current_odr_config[0] & 0x3;
 8000ec4:	7a3b      	ldrb	r3, [r7, #8]
 8000ec6:	f003 0303 	and.w	r3, r3, #3
 8000eca:	73bb      	strb	r3, [r7, #14]
	while(pm_mode != mode_code)
 8000ecc:	7bba      	ldrb	r2, [r7, #14]
 8000ece:	7bfb      	ldrb	r3, [r7, #15]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d1f0      	bne.n	8000eb6 <BMP_Switch_Power_Mode+0x8a>
	}

	HAL_Delay(10);
 8000ed4:	200a      	movs	r0, #10
 8000ed6:	f000 ff03 	bl	8001ce0 <HAL_Delay>
}
 8000eda:	bf00      	nop
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	2000008c 	.word	0x2000008c

08000ee8 <BMP_Reg_Read>:

void BMP_Reg_Read(uint16_t reg_addr, uint16_t reg_size, uint8_t* data_output)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af04      	add	r7, sp, #16
 8000eee:	4603      	mov	r3, r0
 8000ef0:	603a      	str	r2, [r7, #0]
 8000ef2:	80fb      	strh	r3, [r7, #6]
 8000ef4:	460b      	mov	r3, r1
 8000ef6:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Read(bmpConfig.i2c_config, (uint16_t)(bmpConfig.address<<1), reg_addr, 1, data_output, reg_size, 100);
 8000ef8:	4b09      	ldr	r3, [pc, #36]	; (8000f20 <BMP_Reg_Read+0x38>)
 8000efa:	6818      	ldr	r0, [r3, #0]
 8000efc:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <BMP_Reg_Read+0x38>)
 8000efe:	889b      	ldrh	r3, [r3, #4]
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	b299      	uxth	r1, r3
 8000f04:	88fa      	ldrh	r2, [r7, #6]
 8000f06:	2364      	movs	r3, #100	; 0x64
 8000f08:	9302      	str	r3, [sp, #8]
 8000f0a:	88bb      	ldrh	r3, [r7, #4]
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	2301      	movs	r3, #1
 8000f14:	f001 fe54 	bl	8002bc0 <HAL_I2C_Mem_Read>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	2000008c 	.word	0x2000008c

08000f24 <BMP_Get_Device_Status>:

uint8_t BMP_Get_Device_Status()
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef i2c_status = HAL_I2C_IsDeviceReady(bmpConfig.i2c_config, (uint16_t)(bmpConfig.address<<1), 3, 5);
 8000f2a:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <BMP_Get_Device_Status+0x58>)
 8000f2c:	6818      	ldr	r0, [r3, #0]
 8000f2e:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <BMP_Get_Device_Status+0x58>)
 8000f30:	889b      	ldrh	r3, [r3, #4]
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	b299      	uxth	r1, r3
 8000f36:	2305      	movs	r3, #5
 8000f38:	2203      	movs	r2, #3
 8000f3a:	f002 f8a9 	bl	8003090 <HAL_I2C_IsDeviceReady>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	71fb      	strb	r3, [r7, #7]

	//HAL_Delay(10);
	uint8_t chipid_rx_dat[1];
	BMP_Reg_Read(BMP_CHIP_ID_REG, 1, chipid_rx_dat);
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	461a      	mov	r2, r3
 8000f46:	2101      	movs	r1, #1
 8000f48:	2001      	movs	r0, #1
 8000f4a:	f7ff ffcd 	bl	8000ee8 <BMP_Reg_Read>
	uint8_t chip_id = chipid_rx_dat[0];
 8000f4e:	793b      	ldrb	r3, [r7, #4]
 8000f50:	71bb      	strb	r3, [r7, #6]

	uint8_t status_rx_dat[1];
	BMP_Reg_Read(BMP_STATUS_REG, 1, status_rx_dat);
 8000f52:	463b      	mov	r3, r7
 8000f54:	461a      	mov	r2, r3
 8000f56:	2101      	movs	r1, #1
 8000f58:	2028      	movs	r0, #40	; 0x28
 8000f5a:	f7ff ffc5 	bl	8000ee8 <BMP_Reg_Read>
	uint8_t bmp_status = status_rx_dat[0];
 8000f5e:	783b      	ldrb	r3, [r7, #0]
 8000f60:	717b      	strb	r3, [r7, #5]

	if(i2c_status == HAL_OK && bmp_status == 0x2)
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d104      	bne.n	8000f72 <BMP_Get_Device_Status+0x4e>
 8000f68:	797b      	ldrb	r3, [r7, #5]
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d101      	bne.n	8000f72 <BMP_Get_Device_Status+0x4e>
	{
		return 1;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e000      	b.n	8000f74 <BMP_Get_Device_Status+0x50>
	}
	else
	{
		return 0;
 8000f72:	2300      	movs	r3, #0
	}
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	2000008c 	.word	0x2000008c

08000f80 <BMP_Read_Data>:

void BMP_Read_Data(uint32_t* temp_c, uint32_t* pressure)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b088      	sub	sp, #32
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
	uint8_t data[6];
	BMP_Reg_Read(BMP_FIFO_DATA, 6, data);
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	461a      	mov	r2, r3
 8000f90:	2106      	movs	r1, #6
 8000f92:	2029      	movs	r0, #41	; 0x29
 8000f94:	f7ff ffa8 	bl	8000ee8 <BMP_Reg_Read>
	uint32_t temp_conc = (uint32_t)(data[2] << 16 | data[1] << 8 | data[0]);
 8000f98:	7bbb      	ldrb	r3, [r7, #14]
 8000f9a:	041a      	lsls	r2, r3, #16
 8000f9c:	7b7b      	ldrb	r3, [r7, #13]
 8000f9e:	021b      	lsls	r3, r3, #8
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	7b3a      	ldrb	r2, [r7, #12]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
	uint16_t t_temp = temp_conc >> 16;
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	0c1b      	lsrs	r3, r3, #16
 8000fac:	83fb      	strh	r3, [r7, #30]

	while(t_temp == 0x7F)
 8000fae:	e014      	b.n	8000fda <BMP_Read_Data+0x5a>
	{
		HAL_Delay(20);
 8000fb0:	2014      	movs	r0, #20
 8000fb2:	f000 fe95 	bl	8001ce0 <HAL_Delay>
		BMP_Reg_Read(BMP_FIFO_DATA, 6, data);
 8000fb6:	f107 030c 	add.w	r3, r7, #12
 8000fba:	461a      	mov	r2, r3
 8000fbc:	2106      	movs	r1, #6
 8000fbe:	2029      	movs	r0, #41	; 0x29
 8000fc0:	f7ff ff92 	bl	8000ee8 <BMP_Reg_Read>
		temp_conc = (uint32_t)(data[2] << 16 | data[1] << 8 | data[0]);
 8000fc4:	7bbb      	ldrb	r3, [r7, #14]
 8000fc6:	041a      	lsls	r2, r3, #16
 8000fc8:	7b7b      	ldrb	r3, [r7, #13]
 8000fca:	021b      	lsls	r3, r3, #8
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	7b3a      	ldrb	r2, [r7, #12]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
		t_temp = temp_conc >> 16;
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	0c1b      	lsrs	r3, r3, #16
 8000fd8:	83fb      	strh	r3, [r7, #30]
	while(t_temp == 0x7F)
 8000fda:	8bfb      	ldrh	r3, [r7, #30]
 8000fdc:	2b7f      	cmp	r3, #127	; 0x7f
 8000fde:	d0e7      	beq.n	8000fb0 <BMP_Read_Data+0x30>
	}

	*temp_c = t_temp;
 8000fe0:	8bfa      	ldrh	r2, [r7, #30]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	601a      	str	r2, [r3, #0]

	uint32_t pressure_conc = (uint32_t)(data[5] << 16 | data[4] << 8 | data[3]);
 8000fe6:	7c7b      	ldrb	r3, [r7, #17]
 8000fe8:	041a      	lsls	r2, r3, #16
 8000fea:	7c3b      	ldrb	r3, [r7, #16]
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	7bfa      	ldrb	r2, [r7, #15]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	617b      	str	r3, [r7, #20]
	*pressure = pressure_conc >> 6;
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	099a      	lsrs	r2, r3, #6
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	601a      	str	r2, [r3, #0]
}
 8000ffe:	bf00      	nop
 8001000:	3720      	adds	r7, #32
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <BMP_Get_Mode>:
	uint32_t temp_conc = (uint32_t)(temp_arr[2] << 16 | temp_arr[1] << 8 | temp_arr[0]);
	return temp_conc >> 16;
}

enum BMP_Power_Mode BMP_Get_Mode()
{
 8001006:	b580      	push	{r7, lr}
 8001008:	b082      	sub	sp, #8
 800100a:	af00      	add	r7, sp, #0
	uint8_t odr_config[1];
	BMP_Reg_Read(BMP_ODR_CONFIG, 1, odr_config);
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	461a      	mov	r2, r3
 8001010:	2101      	movs	r1, #1
 8001012:	2037      	movs	r0, #55	; 0x37
 8001014:	f7ff ff68 	bl	8000ee8 <BMP_Reg_Read>
	uint8_t pm_bin = odr_config[0];
 8001018:	793b      	ldrb	r3, [r7, #4]
 800101a:	71fb      	strb	r3, [r7, #7]
	pm_bin &= 0x3; //Mask out all bits except for the first 2 (binary 11 or 0x3)
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	f003 0303 	and.w	r3, r3, #3
 8001022:	71fb      	strb	r3, [r7, #7]

	if(pm_bin == 0x0)
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d101      	bne.n	800102e <BMP_Get_Mode+0x28>
	{
		return STANDBY;
 800102a:	2300      	movs	r3, #0
 800102c:	e00e      	b.n	800104c <BMP_Get_Mode+0x46>
	}

	if(pm_bin == 0x1)
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d101      	bne.n	8001038 <BMP_Get_Mode+0x32>
	{
		return NORMAL;
 8001034:	2302      	movs	r3, #2
 8001036:	e009      	b.n	800104c <BMP_Get_Mode+0x46>
	}

	if(pm_bin == 0x3)
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	2b03      	cmp	r3, #3
 800103c:	d101      	bne.n	8001042 <BMP_Get_Mode+0x3c>
	{
		return CONTINOUS;
 800103e:	2303      	movs	r3, #3
 8001040:	e004      	b.n	800104c <BMP_Get_Mode+0x46>
	}

	if(pm_bin == 0x70)
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	2b70      	cmp	r3, #112	; 0x70
 8001046:	d101      	bne.n	800104c <BMP_Get_Mode+0x46>
	{
		return SLEEP;
 8001048:	2301      	movs	r3, #1
 800104a:	e7ff      	b.n	800104c <BMP_Get_Mode+0x46>
	}
}
 800104c:	4618      	mov	r0, r3
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	0000      	movs	r0, r0
	...

08001058 <BMP_Get_RelAlt_Ft>:

//Reference pressure is pressure in Pa at surface
double BMP_Get_RelAlt_Ft(uint32_t reference_pressure)
{
 8001058:	b5b0      	push	{r4, r5, r7, lr}
 800105a:	b08c      	sub	sp, #48	; 0x30
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	uint32_t p = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	60fb      	str	r3, [r7, #12]
	uint32_t t = 0;
 8001064:	2300      	movs	r3, #0
 8001066:	60bb      	str	r3, [r7, #8]
	BMP_Read_Data(&t, &p);
 8001068:	f107 020c 	add.w	r2, r7, #12
 800106c:	f107 0308 	add.w	r3, r7, #8
 8001070:	4611      	mov	r1, r2
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff ff84 	bl	8000f80 <BMP_Read_Data>

	//Hypsometric formula: https://keisan.casio.com/exec/system/1224585971
	double frac_p = (double)reference_pressure / p;
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff f9ab 	bl	80003d4 <__aeabi_ui2d>
 800107e:	4604      	mov	r4, r0
 8001080:	460d      	mov	r5, r1
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff f9a5 	bl	80003d4 <__aeabi_ui2d>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4620      	mov	r0, r4
 8001090:	4629      	mov	r1, r5
 8001092:	f7ff fb43 	bl	800071c <__aeabi_ddiv>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double exponential = pow(frac_p, (double)1.0/5.257);
 800109e:	a320      	add	r3, pc, #128	; (adr r3, 8001120 <BMP_Get_RelAlt_Ft+0xc8>)
 80010a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80010a8:	f004 f944 	bl	8005334 <pow>
 80010ac:	e9c7 0108 	strd	r0, r1, [r7, #32]
	double fraction_top = (exponential - 1) * (t + 273.15);
 80010b0:	f04f 0200 	mov.w	r2, #0
 80010b4:	4b22      	ldr	r3, [pc, #136]	; (8001140 <BMP_Get_RelAlt_Ft+0xe8>)
 80010b6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80010ba:	f7ff f84d 	bl	8000158 <__aeabi_dsub>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4614      	mov	r4, r2
 80010c4:	461d      	mov	r5, r3
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff f983 	bl	80003d4 <__aeabi_ui2d>
 80010ce:	a316      	add	r3, pc, #88	; (adr r3, 8001128 <BMP_Get_RelAlt_Ft+0xd0>)
 80010d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d4:	f7ff f842 	bl	800015c <__adddf3>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4620      	mov	r0, r4
 80010de:	4629      	mov	r1, r5
 80010e0:	f7ff f9f2 	bl	80004c8 <__aeabi_dmul>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double alt_m = fraction_top / 0.0065;
 80010ec:	a310      	add	r3, pc, #64	; (adr r3, 8001130 <BMP_Get_RelAlt_Ft+0xd8>)
 80010ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80010f6:	f7ff fb11 	bl	800071c <__aeabi_ddiv>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
	return alt_m * 3.281; //Convert to ft and return
 8001102:	a30d      	add	r3, pc, #52	; (adr r3, 8001138 <BMP_Get_RelAlt_Ft+0xe0>)
 8001104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001108:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800110c:	f7ff f9dc 	bl	80004c8 <__aeabi_dmul>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
}
 8001114:	4610      	mov	r0, r2
 8001116:	4619      	mov	r1, r3
 8001118:	3730      	adds	r7, #48	; 0x30
 800111a:	46bd      	mov	sp, r7
 800111c:	bdb0      	pop	{r4, r5, r7, pc}
 800111e:	bf00      	nop
 8001120:	7dee2d4a 	.word	0x7dee2d4a
 8001124:	3fc85936 	.word	0x3fc85936
 8001128:	66666666 	.word	0x66666666
 800112c:	40711266 	.word	0x40711266
 8001130:	76c8b439 	.word	0x76c8b439
 8001134:	3f7a9fbe 	.word	0x3f7a9fbe
 8001138:	ed916873 	.word	0xed916873
 800113c:	400a3f7c 	.word	0x400a3f7c
 8001140:	3ff00000 	.word	0x3ff00000

08001144 <Strip_Set_Timer>:
 */

#include "led_strip.h"

void Strip_Set_Timer(TIM_HandleTypeDef* timer)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
	Set_LED_Timer(timer);
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f000 f835 	bl	80011bc <Set_LED_Timer>
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <Strip_Progress_Bar_Single_Color>:

void Strip_Progress_Bar_Single_Color(uint8_t num_filled, enum COLOR color)
{
 800115a:	b580      	push	{r7, lr}
 800115c:	b084      	sub	sp, #16
 800115e:	af00      	add	r7, sp, #0
 8001160:	4603      	mov	r3, r0
 8001162:	460a      	mov	r2, r1
 8001164:	71fb      	strb	r3, [r7, #7]
 8001166:	4613      	mov	r3, r2
 8001168:	71bb      	strb	r3, [r7, #6]
	Clear_All_LED();
 800116a:	f000 f9eb 	bl	8001544 <Clear_All_LED>
	if(num_filled > 5) num_filled = 5;
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	2b05      	cmp	r3, #5
 8001172:	d901      	bls.n	8001178 <Strip_Progress_Bar_Single_Color+0x1e>
 8001174:	2305      	movs	r3, #5
 8001176:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i < num_filled; i++) {
 8001178:	2300      	movs	r3, #0
 800117a:	73fb      	strb	r3, [r7, #15]
 800117c:	e008      	b.n	8001190 <Strip_Progress_Bar_Single_Color+0x36>
		Set_LED_From_Color_Name(i, color);
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	79ba      	ldrb	r2, [r7, #6]
 8001182:	4611      	mov	r1, r2
 8001184:	4618      	mov	r0, r3
 8001186:	f000 f9b2 	bl	80014ee <Set_LED_From_Color_Name>
	for(uint8_t i = 0; i < num_filled; i++) {
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	3301      	adds	r3, #1
 800118e:	73fb      	strb	r3, [r7, #15]
 8001190:	7bfa      	ldrb	r2, [r7, #15]
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	429a      	cmp	r2, r3
 8001196:	d3f2      	bcc.n	800117e <Strip_Progress_Bar_Single_Color+0x24>
	}
}
 8001198:	bf00      	nop
 800119a:	bf00      	nop
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <Strip_Clear>:

void Strip_Clear()
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	af00      	add	r7, sp, #0
	Clear_All_LED();
 80011a6:	f000 f9cd 	bl	8001544 <Clear_All_LED>
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}

080011ae <Strip_Send>:

void Strip_Send()
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	af00      	add	r7, sp, #0
	WS2813_Send();
 80011b2:	f000 f8c1 	bl	8001338 <WS2813_Send>
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <Set_LED_Timer>:
*/

struct WS2813B_Config ws_config;

void Set_LED_Timer(TIM_HandleTypeDef* timer)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	ws_config.timer = timer;
 80011c4:	4a03      	ldr	r2, [pc, #12]	; (80011d4 <Set_LED_Timer+0x18>)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6013      	str	r3, [r2, #0]
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr
 80011d4:	20000098 	.word	0x20000098

080011d8 <Set_LED>:

void Set_LED (int LEDnum, int Red, int Green, int Blue)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
 80011e4:	603b      	str	r3, [r7, #0]
	ws_config.LED_Data[LEDnum][0] = LEDnum;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	b2d9      	uxtb	r1, r3
 80011ea:	4a11      	ldr	r2, [pc, #68]	; (8001230 <Set_LED+0x58>)
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4413      	add	r3, r2
 80011f2:	460a      	mov	r2, r1
 80011f4:	711a      	strb	r2, [r3, #4]
	ws_config.LED_Data[LEDnum][1] = Green;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	b2d9      	uxtb	r1, r3
 80011fa:	4a0d      	ldr	r2, [pc, #52]	; (8001230 <Set_LED+0x58>)
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4413      	add	r3, r2
 8001202:	460a      	mov	r2, r1
 8001204:	715a      	strb	r2, [r3, #5]
	ws_config.LED_Data[LEDnum][2] = Red;
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	b2d9      	uxtb	r1, r3
 800120a:	4a09      	ldr	r2, [pc, #36]	; (8001230 <Set_LED+0x58>)
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	4413      	add	r3, r2
 8001212:	460a      	mov	r2, r1
 8001214:	719a      	strb	r2, [r3, #6]
	ws_config.LED_Data[LEDnum][3] = Blue;
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	b2d9      	uxtb	r1, r3
 800121a:	4a05      	ldr	r2, [pc, #20]	; (8001230 <Set_LED+0x58>)
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	4413      	add	r3, r2
 8001222:	460a      	mov	r2, r1
 8001224:	71da      	strb	r2, [r3, #7]
}
 8001226:	bf00      	nop
 8001228:	3714      	adds	r7, #20
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr
 8001230:	20000098 	.word	0x20000098
 8001234:	00000000 	.word	0x00000000

08001238 <Set_Brightness>:

#define PI 3.14159265

void Set_Brightness (int brightness)  // 0-45
{
 8001238:	b5b0      	push	{r4, r5, r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
#if USE_BRIGHTNESS

	if (brightness > 45) brightness = 45;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b2d      	cmp	r3, #45	; 0x2d
 8001244:	dd01      	ble.n	800124a <Set_Brightness+0x12>
 8001246:	232d      	movs	r3, #45	; 0x2d
 8001248:	607b      	str	r3, [r7, #4]
	for (int i=0; i<MAX_LED; i++)
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
 800124e:	e063      	b.n	8001318 <Set_Brightness+0xe0>
	{
		ws_config.LED_Mod[i][0] = ws_config.LED_Data[i][0];
 8001250:	4a37      	ldr	r2, [pc, #220]	; (8001330 <Set_Brightness+0xf8>)
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4413      	add	r3, r2
 8001258:	7919      	ldrb	r1, [r3, #4]
 800125a:	4a35      	ldr	r2, [pc, #212]	; (8001330 <Set_Brightness+0xf8>)
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	3306      	adds	r3, #6
 8001260:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for (int j=1; j<4; j++)
 8001264:	2301      	movs	r3, #1
 8001266:	613b      	str	r3, [r7, #16]
 8001268:	e050      	b.n	800130c <Set_Brightness+0xd4>
		{
			float angle = 90-brightness;  // in degrees
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fd2b 	bl	8000ccc <__aeabi_i2f>
 8001276:	4603      	mov	r3, r0
 8001278:	60fb      	str	r3, [r7, #12]
			angle = angle*PI / 180;  // in rad
 800127a:	68f8      	ldr	r0, [r7, #12]
 800127c:	f7ff f8cc 	bl	8000418 <__aeabi_f2d>
 8001280:	a329      	add	r3, pc, #164	; (adr r3, 8001328 <Set_Brightness+0xf0>)
 8001282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001286:	f7ff f91f 	bl	80004c8 <__aeabi_dmul>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	f04f 0200 	mov.w	r2, #0
 8001296:	4b27      	ldr	r3, [pc, #156]	; (8001334 <Set_Brightness+0xfc>)
 8001298:	f7ff fa40 	bl	800071c <__aeabi_ddiv>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	4610      	mov	r0, r2
 80012a2:	4619      	mov	r1, r3
 80012a4:	f7ff fc08 	bl	8000ab8 <__aeabi_d2f>
 80012a8:	4603      	mov	r3, r0
 80012aa:	60fb      	str	r3, [r7, #12]
			ws_config.LED_Mod[i][j] = (ws_config.LED_Data[i][j])/(tan(angle));
 80012ac:	4a20      	ldr	r2, [pc, #128]	; (8001330 <Set_Brightness+0xf8>)
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	441a      	add	r2, r3
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	4413      	add	r3, r2
 80012b8:	3304      	adds	r3, #4
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff f899 	bl	80003f4 <__aeabi_i2d>
 80012c2:	4604      	mov	r4, r0
 80012c4:	460d      	mov	r5, r1
 80012c6:	68f8      	ldr	r0, [r7, #12]
 80012c8:	f7ff f8a6 	bl	8000418 <__aeabi_f2d>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4610      	mov	r0, r2
 80012d2:	4619      	mov	r1, r3
 80012d4:	f004 f804 	bl	80052e0 <tan>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	4620      	mov	r0, r4
 80012de:	4629      	mov	r1, r5
 80012e0:	f7ff fa1c 	bl	800071c <__aeabi_ddiv>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	4610      	mov	r0, r2
 80012ea:	4619      	mov	r1, r3
 80012ec:	f7ff fbc4 	bl	8000a78 <__aeabi_d2uiz>
 80012f0:	4603      	mov	r3, r0
 80012f2:	b2d9      	uxtb	r1, r3
 80012f4:	4a0e      	ldr	r2, [pc, #56]	; (8001330 <Set_Brightness+0xf8>)
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	441a      	add	r2, r3
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	4413      	add	r3, r2
 8001300:	3318      	adds	r3, #24
 8001302:	460a      	mov	r2, r1
 8001304:	701a      	strb	r2, [r3, #0]
		for (int j=1; j<4; j++)
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	3301      	adds	r3, #1
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	2b03      	cmp	r3, #3
 8001310:	ddab      	ble.n	800126a <Set_Brightness+0x32>
	for (int i=0; i<MAX_LED; i++)
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	3301      	adds	r3, #1
 8001316:	617b      	str	r3, [r7, #20]
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	2b04      	cmp	r3, #4
 800131c:	dd98      	ble.n	8001250 <Set_Brightness+0x18>
		}
	}

#endif

}
 800131e:	bf00      	nop
 8001320:	bf00      	nop
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bdb0      	pop	{r4, r5, r7, pc}
 8001328:	53c8d4f1 	.word	0x53c8d4f1
 800132c:	400921fb 	.word	0x400921fb
 8001330:	20000098 	.word	0x20000098
 8001334:	40668000 	.word	0x40668000

08001338 <WS2813_Send>:

void WS2813_Send ()
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
	uint32_t color;


	for (int i= 0; i<MAX_LED; i++)
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
 8001346:	e03a      	b.n	80013be <WS2813_Send+0x86>
	{
#if USE_BRIGHTNESS
		color = ((ws_config.LED_Mod[i][1]<<16) | (ws_config.LED_Mod[i][2]<<8) | (ws_config.LED_Mod[i][3]));
 8001348:	4a33      	ldr	r2, [pc, #204]	; (8001418 <WS2813_Send+0xe0>)
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	7e5b      	ldrb	r3, [r3, #25]
 8001352:	041a      	lsls	r2, r3, #16
 8001354:	4930      	ldr	r1, [pc, #192]	; (8001418 <WS2813_Send+0xe0>)
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	7e9b      	ldrb	r3, [r3, #26]
 800135e:	021b      	lsls	r3, r3, #8
 8001360:	431a      	orrs	r2, r3
 8001362:	492d      	ldr	r1, [pc, #180]	; (8001418 <WS2813_Send+0xe0>)
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	440b      	add	r3, r1
 800136a:	7edb      	ldrb	r3, [r3, #27]
 800136c:	4313      	orrs	r3, r2
 800136e:	607b      	str	r3, [r7, #4]
#else
		color = ((ws_config.LED_Data[i][1]<<16) | (ws_config.LED_Data[i][2]<<8) | (ws_config.LED_Data[i][3]));
#endif

		for (int i=23; i>=0; i--)
 8001370:	2317      	movs	r3, #23
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	e01d      	b.n	80013b2 <WS2813_Send+0x7a>
		{
			if (color&(1<<i))
 8001376:	2201      	movs	r2, #1
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	461a      	mov	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4013      	ands	r3, r2
 8001384:	2b00      	cmp	r3, #0
 8001386:	d007      	beq.n	8001398 <WS2813_Send+0x60>
			{
				ws_config.pwmData[indx] = 48;  // 75% of 64
 8001388:	4a23      	ldr	r2, [pc, #140]	; (8001418 <WS2813_Send+0xe0>)
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	3314      	adds	r3, #20
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	4413      	add	r3, r2
 8001392:	2230      	movs	r2, #48	; 0x30
 8001394:	809a      	strh	r2, [r3, #4]
 8001396:	e006      	b.n	80013a6 <WS2813_Send+0x6e>
			}

			else ws_config.pwmData[indx] = 20;  // ~30% of 64
 8001398:	4a1f      	ldr	r2, [pc, #124]	; (8001418 <WS2813_Send+0xe0>)
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	3314      	adds	r3, #20
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	4413      	add	r3, r2
 80013a2:	2214      	movs	r2, #20
 80013a4:	809a      	strh	r2, [r3, #4]

			indx++;
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	3301      	adds	r3, #1
 80013aa:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	dade      	bge.n	8001376 <WS2813_Send+0x3e>
	for (int i= 0; i<MAX_LED; i++)
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	3301      	adds	r3, #1
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	2b04      	cmp	r3, #4
 80013c2:	ddc1      	ble.n	8001348 <WS2813_Send+0x10>
		}

	}

	//May need to be changed
	for (int i=0; i<50; i++)
 80013c4:	2300      	movs	r3, #0
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	e00c      	b.n	80013e4 <WS2813_Send+0xac>
	{
		ws_config.pwmData[indx] = 0;
 80013ca:	4a13      	ldr	r2, [pc, #76]	; (8001418 <WS2813_Send+0xe0>)
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	3314      	adds	r3, #20
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	2200      	movs	r2, #0
 80013d6:	809a      	strh	r2, [r3, #4]
		indx++;
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	3301      	adds	r3, #1
 80013dc:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	3301      	adds	r3, #1
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	2b31      	cmp	r3, #49	; 0x31
 80013e8:	ddef      	ble.n	80013ca <WS2813_Send+0x92>
	}

	HAL_TIM_PWM_Start_DMA(ws_config.timer, TIM_CHANNEL_2, (uint32_t *)ws_config.pwmData, indx);
 80013ea:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <WS2813_Send+0xe0>)
 80013ec:	6818      	ldr	r0, [r3, #0]
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	4a0a      	ldr	r2, [pc, #40]	; (800141c <WS2813_Send+0xe4>)
 80013f4:	2104      	movs	r1, #4
 80013f6:	f002 ff81 	bl	80042fc <HAL_TIM_PWM_Start_DMA>
	while (!ws_config.datasentflag){};
 80013fa:	bf00      	nop
 80013fc:	4b06      	ldr	r3, [pc, #24]	; (8001418 <WS2813_Send+0xe0>)
 80013fe:	f893 3180 	ldrb.w	r3, [r3, #384]	; 0x180
 8001402:	2b00      	cmp	r3, #0
 8001404:	d0fa      	beq.n	80013fc <WS2813_Send+0xc4>
	ws_config.datasentflag = 0;
 8001406:	4b04      	ldr	r3, [pc, #16]	; (8001418 <WS2813_Send+0xe0>)
 8001408:	2200      	movs	r2, #0
 800140a:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
}
 800140e:	bf00      	nop
 8001410:	3718      	adds	r7, #24
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000098 	.word	0x20000098
 800141c:	200000c4 	.word	0x200000c4

08001420 <Color_To_RGB>:

void Color_To_RGB(struct RGB* rgb, enum COLOR color)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	70fb      	strb	r3, [r7, #3]
	if(color == GREEN) {
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d108      	bne.n	8001444 <Color_To_RGB+0x24>
		rgb->r = 0;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]
		rgb->g = 255;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	22ff      	movs	r2, #255	; 0xff
 800143c:	705a      	strb	r2, [r3, #1]
		rgb->b = 20;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2214      	movs	r2, #20
 8001442:	709a      	strb	r2, [r3, #2]
	}

	if(color == YELLOW) {
 8001444:	78fb      	ldrb	r3, [r7, #3]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d108      	bne.n	800145c <Color_To_RGB+0x3c>
		rgb->r = 255;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	22ff      	movs	r2, #255	; 0xff
 800144e:	701a      	strb	r2, [r3, #0]
		rgb->g = 255;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	22ff      	movs	r2, #255	; 0xff
 8001454:	705a      	strb	r2, [r3, #1]
		rgb->b = 0;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	709a      	strb	r2, [r3, #2]
	}

	if(color == RED) {
 800145c:	78fb      	ldrb	r3, [r7, #3]
 800145e:	2b02      	cmp	r3, #2
 8001460:	d108      	bne.n	8001474 <Color_To_RGB+0x54>
		rgb->r = 255;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	22ff      	movs	r2, #255	; 0xff
 8001466:	701a      	strb	r2, [r3, #0]
		rgb->g = 0;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	705a      	strb	r2, [r3, #1]
		rgb->b = 0;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	709a      	strb	r2, [r3, #2]
	}

	if(color == PURPLE) {
 8001474:	78fb      	ldrb	r3, [r7, #3]
 8001476:	2b03      	cmp	r3, #3
 8001478:	d108      	bne.n	800148c <Color_To_RGB+0x6c>
		rgb->r = 255;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	22ff      	movs	r2, #255	; 0xff
 800147e:	701a      	strb	r2, [r3, #0]
		rgb->g = 0;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2200      	movs	r2, #0
 8001484:	705a      	strb	r2, [r3, #1]
		rgb->b = 255;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	22ff      	movs	r2, #255	; 0xff
 800148a:	709a      	strb	r2, [r3, #2]
	}

	if(color == SKYBLUE) {
 800148c:	78fb      	ldrb	r3, [r7, #3]
 800148e:	2b04      	cmp	r3, #4
 8001490:	d108      	bne.n	80014a4 <Color_To_RGB+0x84>
		rgb->r = 0;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2200      	movs	r2, #0
 8001496:	701a      	strb	r2, [r3, #0]
		rgb->g = 255;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	22ff      	movs	r2, #255	; 0xff
 800149c:	705a      	strb	r2, [r3, #1]
		rgb->b = 200;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	22c8      	movs	r2, #200	; 0xc8
 80014a2:	709a      	strb	r2, [r3, #2]
	}

	if(color == CLEAR) {
 80014a4:	78fb      	ldrb	r3, [r7, #3]
 80014a6:	2b05      	cmp	r3, #5
 80014a8:	d108      	bne.n	80014bc <Color_To_RGB+0x9c>
		rgb->r = 0;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	701a      	strb	r2, [r3, #0]
		rgb->g = 0;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	705a      	strb	r2, [r3, #1]
		rgb->b = 0;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	709a      	strb	r2, [r3, #2]
	}
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr

080014c6 <Set_LED_From_RGB>:

void Set_LED_From_RGB(int LEDnum, struct RGB* rgb)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b082      	sub	sp, #8
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
 80014ce:	6039      	str	r1, [r7, #0]
	Set_LED(LEDnum, rgb->r, rgb->g, rgb->b);
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	4619      	mov	r1, r3
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	785b      	ldrb	r3, [r3, #1]
 80014da:	461a      	mov	r2, r3
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	789b      	ldrb	r3, [r3, #2]
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff fe79 	bl	80011d8 <Set_LED>
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}

080014ee <Set_LED_From_Color_Name>:

void Set_LED_From_Color_Name(int LEDnum, enum COLOR color)
{
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b084      	sub	sp, #16
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	460b      	mov	r3, r1
 80014f8:	70fb      	strb	r3, [r7, #3]
	struct RGB rgb;
	Color_To_RGB(&rgb, color);
 80014fa:	78fa      	ldrb	r2, [r7, #3]
 80014fc:	f107 030c 	add.w	r3, r7, #12
 8001500:	4611      	mov	r1, r2
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff ff8c 	bl	8001420 <Color_To_RGB>
	Set_LED_From_RGB(LEDnum, &rgb);
 8001508:	f107 030c 	add.w	r3, r7, #12
 800150c:	4619      	mov	r1, r3
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff ffd9 	bl	80014c6 <Set_LED_From_RGB>
}
 8001514:	bf00      	nop
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(ws_config.timer, TIM_CHANNEL_2);
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2104      	movs	r1, #4
 800152a:	4618      	mov	r0, r3
 800152c:	f003 f880 	bl	8004630 <HAL_TIM_PWM_Stop_DMA>
	ws_config.datasentflag=1;
 8001530:	4b03      	ldr	r3, [pc, #12]	; (8001540 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8001532:	2201      	movs	r2, #1
 8001534:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
}
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000098 	.word	0x20000098

08001544 <Clear_All_LED>:

void Clear_All_LED()
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_LED; i++)
 800154a:	2300      	movs	r3, #0
 800154c:	71fb      	strb	r3, [r7, #7]
 800154e:	e007      	b.n	8001560 <Clear_All_LED+0x1c>
	{
		Set_LED_From_Color_Name(i, CLEAR);
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	2105      	movs	r1, #5
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff ffca 	bl	80014ee <Set_LED_From_Color_Name>
	for(uint8_t i = 0; i < MAX_LED; i++)
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	3301      	adds	r3, #1
 800155e:	71fb      	strb	r3, [r7, #7]
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	2b04      	cmp	r3, #4
 8001564:	d9f4      	bls.n	8001550 <Clear_All_LED+0xc>
	}
}
 8001566:	bf00      	nop
 8001568:	bf00      	nop
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b088      	sub	sp, #32
 8001574:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001576:	f000 fb51 	bl	8001c1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800157a:	f000 f847 	bl	800160c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800157e:	f000 f9a3 	bl	80018c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001582:	f000 f983 	bl	800188c <MX_DMA_Init>
  MX_I2C1_Init();
 8001586:	f000 f883 	bl	8001690 <MX_I2C1_Init>
  MX_TIM2_Init();
 800158a:	f000 f8ff 	bl	800178c <MX_TIM2_Init>
  MX_TIM1_Init();
 800158e:	f000 f8ad 	bl	80016ec <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  Strip_Set_Timer(&htim2);
 8001592:	481c      	ldr	r0, [pc, #112]	; (8001604 <main+0x94>)
 8001594:	f7ff fdd6 	bl	8001144 <Strip_Set_Timer>
  Strip_Clear();
 8001598:	f7ff fe03 	bl	80011a2 <Strip_Clear>

  BMP_Init_Default_Addr(&hi2c1);
 800159c:	481a      	ldr	r0, [pc, #104]	; (8001608 <main+0x98>)
 800159e:	f7ff fbe9 	bl	8000d74 <BMP_Init_Default_Addr>
  enum BMP_Power_Mode bmp_mode = BMP_Get_Mode();
 80015a2:	f7ff fd30 	bl	8001006 <BMP_Get_Mode>
 80015a6:	4603      	mov	r3, r0
 80015a8:	77fb      	strb	r3, [r7, #31]
  uint8_t bmp_status = BMP_Get_Device_Status();
 80015aa:	f7ff fcbb 	bl	8000f24 <BMP_Get_Device_Status>
 80015ae:	4603      	mov	r3, r0
 80015b0:	77bb      	strb	r3, [r7, #30]
  uint32_t temp_c = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60bb      	str	r3, [r7, #8]
  uint32_t ref_pressure = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	607b      	str	r3, [r7, #4]
  BMP_Read_Data(&temp_c, &ref_pressure);
 80015ba:	1d3a      	adds	r2, r7, #4
 80015bc:	f107 0308 	add.w	r3, r7, #8
 80015c0:	4611      	mov	r1, r2
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff fcdc 	bl	8000f80 <BMP_Read_Data>
  double alt = 0.0;
 80015c8:	f04f 0200 	mov.w	r2, #0
 80015cc:	f04f 0300 	mov.w	r3, #0
 80015d0:	e9c7 2304 	strd	r2, r3, [r7, #16]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	Set_Brightness(20);
 80015d4:	2014      	movs	r0, #20
 80015d6:	f7ff fe2f 	bl	8001238 <Set_Brightness>
	alt = BMP_Get_RelAlt_Ft(ref_pressure);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff fd3b 	bl	8001058 <BMP_Get_RelAlt_Ft>
 80015e2:	e9c7 0104 	strd	r0, r1, [r7, #16]
	uint32_t test = temp_c - 25;
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	3b19      	subs	r3, #25
 80015ea:	60fb      	str	r3, [r7, #12]
	Strip_Progress_Bar_Single_Color(test, GREEN);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fdb1 	bl	800115a <Strip_Progress_Bar_Single_Color>
	Strip_Send();
 80015f8:	f7ff fdd9 	bl	80011ae <Strip_Send>
	HAL_Delay(10);
 80015fc:	200a      	movs	r0, #10
 80015fe:	f000 fb6f 	bl	8001ce0 <HAL_Delay>
  {
 8001602:	e7e7      	b.n	80015d4 <main+0x64>
 8001604:	200002b8 	.word	0x200002b8
 8001608:	2000021c 	.word	0x2000021c

0800160c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b090      	sub	sp, #64	; 0x40
 8001610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001612:	f107 0318 	add.w	r3, r7, #24
 8001616:	2228      	movs	r2, #40	; 0x28
 8001618:	2100      	movs	r1, #0
 800161a:	4618      	mov	r0, r3
 800161c:	f003 fe58 	bl	80052d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]
 800162c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800162e:	2302      	movs	r3, #2
 8001630:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001632:	2301      	movs	r3, #1
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001636:	2310      	movs	r3, #16
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800163a:	2302      	movs	r3, #2
 800163c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800163e:	2300      	movs	r3, #0
 8001640:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001642:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001646:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001648:	f107 0318 	add.w	r3, r7, #24
 800164c:	4618      	mov	r0, r3
 800164e:	f002 f9a7 	bl	80039a0 <HAL_RCC_OscConfig>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001658:	f000 f98a 	bl	8001970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800165c:	230f      	movs	r3, #15
 800165e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001660:	2302      	movs	r3, #2
 8001662:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001668:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800166c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800166e:	2300      	movs	r3, #0
 8001670:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	2102      	movs	r1, #2
 8001676:	4618      	mov	r0, r3
 8001678:	f002 fc14 	bl	8003ea4 <HAL_RCC_ClockConfig>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001682:	f000 f975 	bl	8001970 <Error_Handler>
  }
}
 8001686:	bf00      	nop
 8001688:	3740      	adds	r7, #64	; 0x40
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001694:	4b12      	ldr	r3, [pc, #72]	; (80016e0 <MX_I2C1_Init+0x50>)
 8001696:	4a13      	ldr	r2, [pc, #76]	; (80016e4 <MX_I2C1_Init+0x54>)
 8001698:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800169a:	4b11      	ldr	r3, [pc, #68]	; (80016e0 <MX_I2C1_Init+0x50>)
 800169c:	4a12      	ldr	r2, [pc, #72]	; (80016e8 <MX_I2C1_Init+0x58>)
 800169e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016a6:	4b0e      	ldr	r3, [pc, #56]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016b4:	4b0a      	ldr	r3, [pc, #40]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ba:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016bc:	2200      	movs	r2, #0
 80016be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016c0:	4b07      	ldr	r3, [pc, #28]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c6:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016cc:	4804      	ldr	r0, [pc, #16]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016ce:	f001 f839 	bl	8002744 <HAL_I2C_Init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016d8:	f000 f94a 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	2000021c 	.word	0x2000021c
 80016e4:	40005400 	.word	0x40005400
 80016e8:	000186a0 	.word	0x000186a0

080016ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f2:	f107 0308 	add.w	r3, r7, #8
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001700:	463b      	mov	r3, r7
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001708:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <MX_TIM1_Init+0x98>)
 800170a:	4a1f      	ldr	r2, [pc, #124]	; (8001788 <MX_TIM1_Init+0x9c>)
 800170c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 800170e:	4b1d      	ldr	r3, [pc, #116]	; (8001784 <MX_TIM1_Init+0x98>)
 8001710:	2203      	movs	r2, #3
 8001712:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001714:	4b1b      	ldr	r3, [pc, #108]	; (8001784 <MX_TIM1_Init+0x98>)
 8001716:	2200      	movs	r2, #0
 8001718:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800171a:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <MX_TIM1_Init+0x98>)
 800171c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001720:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001722:	4b18      	ldr	r3, [pc, #96]	; (8001784 <MX_TIM1_Init+0x98>)
 8001724:	2200      	movs	r2, #0
 8001726:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001728:	4b16      	ldr	r3, [pc, #88]	; (8001784 <MX_TIM1_Init+0x98>)
 800172a:	2200      	movs	r2, #0
 800172c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <MX_TIM1_Init+0x98>)
 8001730:	2200      	movs	r2, #0
 8001732:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001734:	4813      	ldr	r0, [pc, #76]	; (8001784 <MX_TIM1_Init+0x98>)
 8001736:	f002 fd39 	bl	80041ac <HAL_TIM_Base_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001740:	f000 f916 	bl	8001970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001744:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001748:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800174a:	f107 0308 	add.w	r3, r7, #8
 800174e:	4619      	mov	r1, r3
 8001750:	480c      	ldr	r0, [pc, #48]	; (8001784 <MX_TIM1_Init+0x98>)
 8001752:	f003 f8e9 	bl	8004928 <HAL_TIM_ConfigClockSource>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800175c:	f000 f908 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001760:	2300      	movs	r3, #0
 8001762:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001764:	2300      	movs	r3, #0
 8001766:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001768:	463b      	mov	r3, r7
 800176a:	4619      	mov	r1, r3
 800176c:	4805      	ldr	r0, [pc, #20]	; (8001784 <MX_TIM1_Init+0x98>)
 800176e:	f003 fd27 	bl	80051c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001778:	f000 f8fa 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800177c:	bf00      	nop
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20000270 	.word	0x20000270
 8001788:	40012c00 	.word	0x40012c00

0800178c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08e      	sub	sp, #56	; 0x38
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001792:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a0:	f107 0320 	add.w	r3, r7, #32
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017aa:	1d3b      	adds	r3, r7, #4
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
 80017b8:	615a      	str	r2, [r3, #20]
 80017ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017bc:	4b32      	ldr	r3, [pc, #200]	; (8001888 <MX_TIM2_Init+0xfc>)
 80017be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80017c4:	4b30      	ldr	r3, [pc, #192]	; (8001888 <MX_TIM2_Init+0xfc>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ca:	4b2f      	ldr	r3, [pc, #188]	; (8001888 <MX_TIM2_Init+0xfc>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64-1;
 80017d0:	4b2d      	ldr	r3, [pc, #180]	; (8001888 <MX_TIM2_Init+0xfc>)
 80017d2:	223f      	movs	r2, #63	; 0x3f
 80017d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d6:	4b2c      	ldr	r3, [pc, #176]	; (8001888 <MX_TIM2_Init+0xfc>)
 80017d8:	2200      	movs	r2, #0
 80017da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017dc:	4b2a      	ldr	r3, [pc, #168]	; (8001888 <MX_TIM2_Init+0xfc>)
 80017de:	2200      	movs	r2, #0
 80017e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017e2:	4829      	ldr	r0, [pc, #164]	; (8001888 <MX_TIM2_Init+0xfc>)
 80017e4:	f002 fce2 	bl	80041ac <HAL_TIM_Base_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80017ee:	f000 f8bf 	bl	8001970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017f6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017fc:	4619      	mov	r1, r3
 80017fe:	4822      	ldr	r0, [pc, #136]	; (8001888 <MX_TIM2_Init+0xfc>)
 8001800:	f003 f892 	bl	8004928 <HAL_TIM_ConfigClockSource>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800180a:	f000 f8b1 	bl	8001970 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800180e:	481e      	ldr	r0, [pc, #120]	; (8001888 <MX_TIM2_Init+0xfc>)
 8001810:	f002 fd1b 	bl	800424a <HAL_TIM_PWM_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800181a:	f000 f8a9 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800181e:	2300      	movs	r3, #0
 8001820:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001822:	2300      	movs	r3, #0
 8001824:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001826:	f107 0320 	add.w	r3, r7, #32
 800182a:	4619      	mov	r1, r3
 800182c:	4816      	ldr	r0, [pc, #88]	; (8001888 <MX_TIM2_Init+0xfc>)
 800182e:	f003 fcc7 	bl	80051c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001838:	f000 f89a 	bl	8001970 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800183c:	2360      	movs	r3, #96	; 0x60
 800183e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001840:	2300      	movs	r3, #0
 8001842:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001844:	2300      	movs	r3, #0
 8001846:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800184c:	1d3b      	adds	r3, r7, #4
 800184e:	2200      	movs	r2, #0
 8001850:	4619      	mov	r1, r3
 8001852:	480d      	ldr	r0, [pc, #52]	; (8001888 <MX_TIM2_Init+0xfc>)
 8001854:	f002 ffaa 	bl	80047ac <HAL_TIM_PWM_ConfigChannel>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800185e:	f000 f887 	bl	8001970 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001862:	1d3b      	adds	r3, r7, #4
 8001864:	2204      	movs	r2, #4
 8001866:	4619      	mov	r1, r3
 8001868:	4807      	ldr	r0, [pc, #28]	; (8001888 <MX_TIM2_Init+0xfc>)
 800186a:	f002 ff9f 	bl	80047ac <HAL_TIM_PWM_ConfigChannel>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8001874:	f000 f87c 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001878:	4803      	ldr	r0, [pc, #12]	; (8001888 <MX_TIM2_Init+0xfc>)
 800187a:	f000 f941 	bl	8001b00 <HAL_TIM_MspPostInit>

}
 800187e:	bf00      	nop
 8001880:	3738      	adds	r7, #56	; 0x38
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	200002b8 	.word	0x200002b8

0800188c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001892:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <MX_DMA_Init+0x38>)
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	4a0b      	ldr	r2, [pc, #44]	; (80018c4 <MX_DMA_Init+0x38>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6153      	str	r3, [r2, #20]
 800189e:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <MX_DMA_Init+0x38>)
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2100      	movs	r1, #0
 80018ae:	2011      	movs	r0, #17
 80018b0:	f000 fb11 	bl	8001ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80018b4:	2011      	movs	r0, #17
 80018b6:	f000 fb2a 	bl	8001f0e <HAL_NVIC_EnableIRQ>

}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40021000 	.word	0x40021000

080018c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ce:	f107 0308 	add.w	r3, r7, #8
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	605a      	str	r2, [r3, #4]
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018dc:	4b21      	ldr	r3, [pc, #132]	; (8001964 <MX_GPIO_Init+0x9c>)
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	4a20      	ldr	r2, [pc, #128]	; (8001964 <MX_GPIO_Init+0x9c>)
 80018e2:	f043 0304 	orr.w	r3, r3, #4
 80018e6:	6193      	str	r3, [r2, #24]
 80018e8:	4b1e      	ldr	r3, [pc, #120]	; (8001964 <MX_GPIO_Init+0x9c>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	607b      	str	r3, [r7, #4]
 80018f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f4:	4b1b      	ldr	r3, [pc, #108]	; (8001964 <MX_GPIO_Init+0x9c>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	4a1a      	ldr	r2, [pc, #104]	; (8001964 <MX_GPIO_Init+0x9c>)
 80018fa:	f043 0308 	orr.w	r3, r3, #8
 80018fe:	6193      	str	r3, [r2, #24]
 8001900:	4b18      	ldr	r3, [pc, #96]	; (8001964 <MX_GPIO_Init+0x9c>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	f003 0308 	and.w	r3, r3, #8
 8001908:	603b      	str	r3, [r7, #0]
 800190a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800190c:	2200      	movs	r2, #0
 800190e:	213c      	movs	r1, #60	; 0x3c
 8001910:	4815      	ldr	r0, [pc, #84]	; (8001968 <MX_GPIO_Init+0xa0>)
 8001912:	f000 feff 	bl	8002714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8001916:	2200      	movs	r2, #0
 8001918:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 800191c:	4813      	ldr	r0, [pc, #76]	; (800196c <MX_GPIO_Init+0xa4>)
 800191e:	f000 fef9 	bl	8002714 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA2 PA3 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001922:	233c      	movs	r3, #60	; 0x3c
 8001924:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001926:	2301      	movs	r3, #1
 8001928:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192e:	2302      	movs	r3, #2
 8001930:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001932:	f107 0308 	add.w	r3, r7, #8
 8001936:	4619      	mov	r1, r3
 8001938:	480b      	ldr	r0, [pc, #44]	; (8001968 <MX_GPIO_Init+0xa0>)
 800193a:	f000 fd67 	bl	800240c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800193e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001942:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001944:	2301      	movs	r3, #1
 8001946:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194c:	2302      	movs	r3, #2
 800194e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001950:	f107 0308 	add.w	r3, r7, #8
 8001954:	4619      	mov	r1, r3
 8001956:	4805      	ldr	r0, [pc, #20]	; (800196c <MX_GPIO_Init+0xa4>)
 8001958:	f000 fd58 	bl	800240c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800195c:	bf00      	nop
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40021000 	.word	0x40021000
 8001968:	40010800 	.word	0x40010800
 800196c:	40010c00 	.word	0x40010c00

08001970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001974:	b672      	cpsid	i
}
 8001976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001978:	e7fe      	b.n	8001978 <Error_Handler+0x8>
	...

0800197c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001982:	4b0e      	ldr	r3, [pc, #56]	; (80019bc <HAL_MspInit+0x40>)
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	4a0d      	ldr	r2, [pc, #52]	; (80019bc <HAL_MspInit+0x40>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6193      	str	r3, [r2, #24]
 800198e:	4b0b      	ldr	r3, [pc, #44]	; (80019bc <HAL_MspInit+0x40>)
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199a:	4b08      	ldr	r3, [pc, #32]	; (80019bc <HAL_MspInit+0x40>)
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	4a07      	ldr	r2, [pc, #28]	; (80019bc <HAL_MspInit+0x40>)
 80019a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a4:	61d3      	str	r3, [r2, #28]
 80019a6:	4b05      	ldr	r3, [pc, #20]	; (80019bc <HAL_MspInit+0x40>)
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ae:	603b      	str	r3, [r7, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr
 80019bc:	40021000 	.word	0x40021000

080019c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 0310 	add.w	r3, r7, #16
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a15      	ldr	r2, [pc, #84]	; (8001a30 <HAL_I2C_MspInit+0x70>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d123      	bne.n	8001a28 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e0:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <HAL_I2C_MspInit+0x74>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	4a13      	ldr	r2, [pc, #76]	; (8001a34 <HAL_I2C_MspInit+0x74>)
 80019e6:	f043 0308 	orr.w	r3, r3, #8
 80019ea:	6193      	str	r3, [r2, #24]
 80019ec:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <HAL_I2C_MspInit+0x74>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	f003 0308 	and.w	r3, r3, #8
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019f8:	23c0      	movs	r3, #192	; 0xc0
 80019fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019fc:	2312      	movs	r3, #18
 80019fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a00:	2303      	movs	r3, #3
 8001a02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a04:	f107 0310 	add.w	r3, r7, #16
 8001a08:	4619      	mov	r1, r3
 8001a0a:	480b      	ldr	r0, [pc, #44]	; (8001a38 <HAL_I2C_MspInit+0x78>)
 8001a0c:	f000 fcfe 	bl	800240c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a10:	4b08      	ldr	r3, [pc, #32]	; (8001a34 <HAL_I2C_MspInit+0x74>)
 8001a12:	69db      	ldr	r3, [r3, #28]
 8001a14:	4a07      	ldr	r2, [pc, #28]	; (8001a34 <HAL_I2C_MspInit+0x74>)
 8001a16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a1a:	61d3      	str	r3, [r2, #28]
 8001a1c:	4b05      	ldr	r3, [pc, #20]	; (8001a34 <HAL_I2C_MspInit+0x74>)
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a28:	bf00      	nop
 8001a2a:	3720      	adds	r7, #32
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40005400 	.word	0x40005400
 8001a34:	40021000 	.word	0x40021000
 8001a38:	40010c00 	.word	0x40010c00

08001a3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a29      	ldr	r2, [pc, #164]	; (8001af0 <HAL_TIM_Base_MspInit+0xb4>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d10c      	bne.n	8001a68 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a4e:	4b29      	ldr	r3, [pc, #164]	; (8001af4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	4a28      	ldr	r2, [pc, #160]	; (8001af4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a54:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a58:	6193      	str	r3, [r2, #24]
 8001a5a:	4b26      	ldr	r3, [pc, #152]	; (8001af4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a66:	e03e      	b.n	8001ae6 <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM2)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a70:	d139      	bne.n	8001ae6 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a72:	4b20      	ldr	r3, [pc, #128]	; (8001af4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	4a1f      	ldr	r2, [pc, #124]	; (8001af4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a78:	f043 0301 	orr.w	r3, r3, #1
 8001a7c:	61d3      	str	r3, [r2, #28]
 8001a7e:	4b1d      	ldr	r3, [pc, #116]	; (8001af4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	68bb      	ldr	r3, [r7, #8]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8001a8a:	4b1b      	ldr	r3, [pc, #108]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a8c:	4a1b      	ldr	r2, [pc, #108]	; (8001afc <HAL_TIM_Base_MspInit+0xc0>)
 8001a8e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a90:	4b19      	ldr	r3, [pc, #100]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a92:	2210      	movs	r2, #16
 8001a94:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a96:	4b18      	ldr	r3, [pc, #96]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001a9c:	4b16      	ldr	r3, [pc, #88]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a9e:	2280      	movs	r2, #128	; 0x80
 8001aa0:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001aa2:	4b15      	ldr	r3, [pc, #84]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001aa4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aa8:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001aaa:	4b13      	ldr	r3, [pc, #76]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001aac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ab0:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 8001ab2:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8001ab8:	4b0f      	ldr	r3, [pc, #60]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8001abe:	480e      	ldr	r0, [pc, #56]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001ac0:	f000 fa40 	bl	8001f44 <HAL_DMA_Init>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <HAL_TIM_Base_MspInit+0x92>
      Error_Handler();
 8001aca:	f7ff ff51 	bl	8001970 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a09      	ldr	r2, [pc, #36]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001ad2:	629a      	str	r2, [r3, #40]	; 0x28
 8001ad4:	4a08      	ldr	r2, [pc, #32]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4a06      	ldr	r2, [pc, #24]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001ade:	631a      	str	r2, [r3, #48]	; 0x30
 8001ae0:	4a05      	ldr	r2, [pc, #20]	; (8001af8 <HAL_TIM_Base_MspInit+0xbc>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001ae6:	bf00      	nop
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40012c00 	.word	0x40012c00
 8001af4:	40021000 	.word	0x40021000
 8001af8:	20000300 	.word	0x20000300
 8001afc:	40020080 	.word	0x40020080

08001b00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b088      	sub	sp, #32
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b08:	f107 0310 	add.w	r3, r7, #16
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	609a      	str	r2, [r3, #8]
 8001b14:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b1e:	d117      	bne.n	8001b50 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b20:	4b0d      	ldr	r3, [pc, #52]	; (8001b58 <HAL_TIM_MspPostInit+0x58>)
 8001b22:	699b      	ldr	r3, [r3, #24]
 8001b24:	4a0c      	ldr	r2, [pc, #48]	; (8001b58 <HAL_TIM_MspPostInit+0x58>)
 8001b26:	f043 0304 	orr.w	r3, r3, #4
 8001b2a:	6193      	str	r3, [r2, #24]
 8001b2c:	4b0a      	ldr	r3, [pc, #40]	; (8001b58 <HAL_TIM_MspPostInit+0x58>)
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	f003 0304 	and.w	r3, r3, #4
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b40:	2302      	movs	r3, #2
 8001b42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b44:	f107 0310 	add.w	r3, r7, #16
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4804      	ldr	r0, [pc, #16]	; (8001b5c <HAL_TIM_MspPostInit+0x5c>)
 8001b4c:	f000 fc5e 	bl	800240c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b50:	bf00      	nop
 8001b52:	3720      	adds	r7, #32
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	40010800 	.word	0x40010800

08001b60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b64:	e7fe      	b.n	8001b64 <NMI_Handler+0x4>

08001b66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b66:	b480      	push	{r7}
 8001b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b6a:	e7fe      	b.n	8001b6a <HardFault_Handler+0x4>

08001b6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b70:	e7fe      	b.n	8001b70 <MemManage_Handler+0x4>

08001b72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b72:	b480      	push	{r7}
 8001b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b76:	e7fe      	b.n	8001b76 <BusFault_Handler+0x4>

08001b78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b7c:	e7fe      	b.n	8001b7c <UsageFault_Handler+0x4>

08001b7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr

08001b8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bc80      	pop	{r7}
 8001b94:	4770      	bx	lr

08001b96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b96:	b480      	push	{r7}
 8001b98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr

08001ba2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ba6:	f000 f87f 	bl	8001ca8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
	...

08001bb0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8001bb4:	4802      	ldr	r0, [pc, #8]	; (8001bc0 <DMA1_Channel7_IRQHandler+0x10>)
 8001bb6:	f000 faf5 	bl	80021a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000300 	.word	0x20000300

08001bc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr

08001bd0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bd0:	480c      	ldr	r0, [pc, #48]	; (8001c04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bd2:	490d      	ldr	r1, [pc, #52]	; (8001c08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bd4:	4a0d      	ldr	r2, [pc, #52]	; (8001c0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bd8:	e002      	b.n	8001be0 <LoopCopyDataInit>

08001bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bde:	3304      	adds	r3, #4

08001be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001be4:	d3f9      	bcc.n	8001bda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001be6:	4a0a      	ldr	r2, [pc, #40]	; (8001c10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001be8:	4c0a      	ldr	r4, [pc, #40]	; (8001c14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bec:	e001      	b.n	8001bf2 <LoopFillZerobss>

08001bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf0:	3204      	adds	r2, #4

08001bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bf4:	d3fb      	bcc.n	8001bee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001bf6:	f7ff ffe5 	bl	8001bc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bfa:	f003 fb45 	bl	8005288 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bfe:	f7ff fcb7 	bl	8001570 <main>
  bx lr
 8001c02:	4770      	bx	lr
  ldr r0, =_sdata
 8001c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c08:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001c0c:	080072c8 	.word	0x080072c8
  ldr r2, =_sbss
 8001c10:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001c14:	20000348 	.word	0x20000348

08001c18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c18:	e7fe      	b.n	8001c18 <ADC1_2_IRQHandler>
	...

08001c1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c20:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <HAL_Init+0x28>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a07      	ldr	r2, [pc, #28]	; (8001c44 <HAL_Init+0x28>)
 8001c26:	f043 0310 	orr.w	r3, r3, #16
 8001c2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c2c:	2003      	movs	r0, #3
 8001c2e:	f000 f947 	bl	8001ec0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c32:	200f      	movs	r0, #15
 8001c34:	f000 f808 	bl	8001c48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c38:	f7ff fea0 	bl	800197c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	40022000 	.word	0x40022000

08001c48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c50:	4b12      	ldr	r3, [pc, #72]	; (8001c9c <HAL_InitTick+0x54>)
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <HAL_InitTick+0x58>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	4619      	mov	r1, r3
 8001c5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c66:	4618      	mov	r0, r3
 8001c68:	f000 f95f 	bl	8001f2a <HAL_SYSTICK_Config>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e00e      	b.n	8001c94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2b0f      	cmp	r3, #15
 8001c7a:	d80a      	bhi.n	8001c92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	6879      	ldr	r1, [r7, #4]
 8001c80:	f04f 30ff 	mov.w	r0, #4294967295
 8001c84:	f000 f927 	bl	8001ed6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c88:	4a06      	ldr	r2, [pc, #24]	; (8001ca4 <HAL_InitTick+0x5c>)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	e000      	b.n	8001c94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	20000008 	.word	0x20000008
 8001ca4:	20000004 	.word	0x20000004

08001ca8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cac:	4b05      	ldr	r3, [pc, #20]	; (8001cc4 <HAL_IncTick+0x1c>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <HAL_IncTick+0x20>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	4a03      	ldr	r2, [pc, #12]	; (8001cc8 <HAL_IncTick+0x20>)
 8001cba:	6013      	str	r3, [r2, #0]
}
 8001cbc:	bf00      	nop
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bc80      	pop	{r7}
 8001cc2:	4770      	bx	lr
 8001cc4:	20000008 	.word	0x20000008
 8001cc8:	20000344 	.word	0x20000344

08001ccc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return uwTick;
 8001cd0:	4b02      	ldr	r3, [pc, #8]	; (8001cdc <HAL_GetTick+0x10>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr
 8001cdc:	20000344 	.word	0x20000344

08001ce0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ce8:	f7ff fff0 	bl	8001ccc <HAL_GetTick>
 8001cec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf8:	d005      	beq.n	8001d06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cfa:	4b0a      	ldr	r3, [pc, #40]	; (8001d24 <HAL_Delay+0x44>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	461a      	mov	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	4413      	add	r3, r2
 8001d04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d06:	bf00      	nop
 8001d08:	f7ff ffe0 	bl	8001ccc <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d8f7      	bhi.n	8001d08 <HAL_Delay+0x28>
  {
  }
}
 8001d18:	bf00      	nop
 8001d1a:	bf00      	nop
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000008 	.word	0x20000008

08001d28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d38:	4b0c      	ldr	r3, [pc, #48]	; (8001d6c <__NVIC_SetPriorityGrouping+0x44>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d3e:	68ba      	ldr	r2, [r7, #8]
 8001d40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d44:	4013      	ands	r3, r2
 8001d46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d5a:	4a04      	ldr	r2, [pc, #16]	; (8001d6c <__NVIC_SetPriorityGrouping+0x44>)
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	60d3      	str	r3, [r2, #12]
}
 8001d60:	bf00      	nop
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000ed00 	.word	0xe000ed00

08001d70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d74:	4b04      	ldr	r3, [pc, #16]	; (8001d88 <__NVIC_GetPriorityGrouping+0x18>)
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	0a1b      	lsrs	r3, r3, #8
 8001d7a:	f003 0307 	and.w	r3, r3, #7
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bc80      	pop	{r7}
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	db0b      	blt.n	8001db6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d9e:	79fb      	ldrb	r3, [r7, #7]
 8001da0:	f003 021f 	and.w	r2, r3, #31
 8001da4:	4906      	ldr	r1, [pc, #24]	; (8001dc0 <__NVIC_EnableIRQ+0x34>)
 8001da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001daa:	095b      	lsrs	r3, r3, #5
 8001dac:	2001      	movs	r0, #1
 8001dae:	fa00 f202 	lsl.w	r2, r0, r2
 8001db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001db6:	bf00      	nop
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bc80      	pop	{r7}
 8001dbe:	4770      	bx	lr
 8001dc0:	e000e100 	.word	0xe000e100

08001dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	6039      	str	r1, [r7, #0]
 8001dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	db0a      	blt.n	8001dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	490c      	ldr	r1, [pc, #48]	; (8001e10 <__NVIC_SetPriority+0x4c>)
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	0112      	lsls	r2, r2, #4
 8001de4:	b2d2      	uxtb	r2, r2
 8001de6:	440b      	add	r3, r1
 8001de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dec:	e00a      	b.n	8001e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	4908      	ldr	r1, [pc, #32]	; (8001e14 <__NVIC_SetPriority+0x50>)
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	f003 030f 	and.w	r3, r3, #15
 8001dfa:	3b04      	subs	r3, #4
 8001dfc:	0112      	lsls	r2, r2, #4
 8001dfe:	b2d2      	uxtb	r2, r2
 8001e00:	440b      	add	r3, r1
 8001e02:	761a      	strb	r2, [r3, #24]
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	e000e100 	.word	0xe000e100
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b089      	sub	sp, #36	; 0x24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f1c3 0307 	rsb	r3, r3, #7
 8001e32:	2b04      	cmp	r3, #4
 8001e34:	bf28      	it	cs
 8001e36:	2304      	movcs	r3, #4
 8001e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	3304      	adds	r3, #4
 8001e3e:	2b06      	cmp	r3, #6
 8001e40:	d902      	bls.n	8001e48 <NVIC_EncodePriority+0x30>
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3b03      	subs	r3, #3
 8001e46:	e000      	b.n	8001e4a <NVIC_EncodePriority+0x32>
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43da      	mvns	r2, r3
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	401a      	ands	r2, r3
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e60:	f04f 31ff 	mov.w	r1, #4294967295
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6a:	43d9      	mvns	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e70:	4313      	orrs	r3, r2
         );
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3724      	adds	r7, #36	; 0x24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr

08001e7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e8c:	d301      	bcc.n	8001e92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e00f      	b.n	8001eb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e92:	4a0a      	ldr	r2, [pc, #40]	; (8001ebc <SysTick_Config+0x40>)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	3b01      	subs	r3, #1
 8001e98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e9a:	210f      	movs	r1, #15
 8001e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea0:	f7ff ff90 	bl	8001dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ea4:	4b05      	ldr	r3, [pc, #20]	; (8001ebc <SysTick_Config+0x40>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eaa:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <SysTick_Config+0x40>)
 8001eac:	2207      	movs	r2, #7
 8001eae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	e000e010 	.word	0xe000e010

08001ec0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f7ff ff2d 	bl	8001d28 <__NVIC_SetPriorityGrouping>
}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b086      	sub	sp, #24
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	4603      	mov	r3, r0
 8001ede:	60b9      	str	r1, [r7, #8]
 8001ee0:	607a      	str	r2, [r7, #4]
 8001ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ee8:	f7ff ff42 	bl	8001d70 <__NVIC_GetPriorityGrouping>
 8001eec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	68b9      	ldr	r1, [r7, #8]
 8001ef2:	6978      	ldr	r0, [r7, #20]
 8001ef4:	f7ff ff90 	bl	8001e18 <NVIC_EncodePriority>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001efe:	4611      	mov	r1, r2
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff ff5f 	bl	8001dc4 <__NVIC_SetPriority>
}
 8001f06:	bf00      	nop
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	4603      	mov	r3, r0
 8001f16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff ff35 	bl	8001d8c <__NVIC_EnableIRQ>
}
 8001f22:	bf00      	nop
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff ffa2 	bl	8001e7c <SysTick_Config>
 8001f38:	4603      	mov	r3, r0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d101      	bne.n	8001f5a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e043      	b.n	8001fe2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	4b22      	ldr	r3, [pc, #136]	; (8001fec <HAL_DMA_Init+0xa8>)
 8001f62:	4413      	add	r3, r2
 8001f64:	4a22      	ldr	r2, [pc, #136]	; (8001ff0 <HAL_DMA_Init+0xac>)
 8001f66:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6a:	091b      	lsrs	r3, r3, #4
 8001f6c:	009a      	lsls	r2, r3, #2
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a1f      	ldr	r2, [pc, #124]	; (8001ff4 <HAL_DMA_Init+0xb0>)
 8001f76:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f8e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001f92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr
 8001fec:	bffdfff8 	.word	0xbffdfff8
 8001ff0:	cccccccd 	.word	0xcccccccd
 8001ff4:	40020000 	.word	0x40020000

08001ff8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
 8002004:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002006:	2300      	movs	r3, #0
 8002008:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d101      	bne.n	8002018 <HAL_DMA_Start_IT+0x20>
 8002014:	2302      	movs	r3, #2
 8002016:	e04a      	b.n	80020ae <HAL_DMA_Start_IT+0xb6>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2201      	movs	r2, #1
 800201c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002026:	2b01      	cmp	r3, #1
 8002028:	d13a      	bne.n	80020a0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2202      	movs	r2, #2
 800202e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2200      	movs	r2, #0
 8002036:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 0201 	bic.w	r2, r2, #1
 8002046:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 f9ae 	bl	80023b0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002058:	2b00      	cmp	r3, #0
 800205a:	d008      	beq.n	800206e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f042 020e 	orr.w	r2, r2, #14
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	e00f      	b.n	800208e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f022 0204 	bic.w	r2, r2, #4
 800207c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f042 020a 	orr.w	r2, r2, #10
 800208c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f042 0201 	orr.w	r2, r2, #1
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	e005      	b.n	80020ac <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80020a8:	2302      	movs	r3, #2
 80020aa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80020ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020c0:	2300      	movs	r3, #0
 80020c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d005      	beq.n	80020da <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2204      	movs	r2, #4
 80020d2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	73fb      	strb	r3, [r7, #15]
 80020d8:	e051      	b.n	800217e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 020e 	bic.w	r2, r2, #14
 80020e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f022 0201 	bic.w	r2, r2, #1
 80020f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a22      	ldr	r2, [pc, #136]	; (8002188 <HAL_DMA_Abort_IT+0xd0>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d029      	beq.n	8002158 <HAL_DMA_Abort_IT+0xa0>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a20      	ldr	r2, [pc, #128]	; (800218c <HAL_DMA_Abort_IT+0xd4>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d022      	beq.n	8002154 <HAL_DMA_Abort_IT+0x9c>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a1f      	ldr	r2, [pc, #124]	; (8002190 <HAL_DMA_Abort_IT+0xd8>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d01a      	beq.n	800214e <HAL_DMA_Abort_IT+0x96>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a1d      	ldr	r2, [pc, #116]	; (8002194 <HAL_DMA_Abort_IT+0xdc>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d012      	beq.n	8002148 <HAL_DMA_Abort_IT+0x90>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a1c      	ldr	r2, [pc, #112]	; (8002198 <HAL_DMA_Abort_IT+0xe0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d00a      	beq.n	8002142 <HAL_DMA_Abort_IT+0x8a>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a1a      	ldr	r2, [pc, #104]	; (800219c <HAL_DMA_Abort_IT+0xe4>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d102      	bne.n	800213c <HAL_DMA_Abort_IT+0x84>
 8002136:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800213a:	e00e      	b.n	800215a <HAL_DMA_Abort_IT+0xa2>
 800213c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002140:	e00b      	b.n	800215a <HAL_DMA_Abort_IT+0xa2>
 8002142:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002146:	e008      	b.n	800215a <HAL_DMA_Abort_IT+0xa2>
 8002148:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800214c:	e005      	b.n	800215a <HAL_DMA_Abort_IT+0xa2>
 800214e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002152:	e002      	b.n	800215a <HAL_DMA_Abort_IT+0xa2>
 8002154:	2310      	movs	r3, #16
 8002156:	e000      	b.n	800215a <HAL_DMA_Abort_IT+0xa2>
 8002158:	2301      	movs	r3, #1
 800215a:	4a11      	ldr	r2, [pc, #68]	; (80021a0 <HAL_DMA_Abort_IT+0xe8>)
 800215c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	4798      	blx	r3
    } 
  }
  return status;
 800217e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002180:	4618      	mov	r0, r3
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40020008 	.word	0x40020008
 800218c:	4002001c 	.word	0x4002001c
 8002190:	40020030 	.word	0x40020030
 8002194:	40020044 	.word	0x40020044
 8002198:	40020058 	.word	0x40020058
 800219c:	4002006c 	.word	0x4002006c
 80021a0:	40020000 	.word	0x40020000

080021a4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c0:	2204      	movs	r2, #4
 80021c2:	409a      	lsls	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	4013      	ands	r3, r2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d04f      	beq.n	800226c <HAL_DMA_IRQHandler+0xc8>
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f003 0304 	and.w	r3, r3, #4
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d04a      	beq.n	800226c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0320 	and.w	r3, r3, #32
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d107      	bne.n	80021f4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f022 0204 	bic.w	r2, r2, #4
 80021f2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a66      	ldr	r2, [pc, #408]	; (8002394 <HAL_DMA_IRQHandler+0x1f0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d029      	beq.n	8002252 <HAL_DMA_IRQHandler+0xae>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a65      	ldr	r2, [pc, #404]	; (8002398 <HAL_DMA_IRQHandler+0x1f4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d022      	beq.n	800224e <HAL_DMA_IRQHandler+0xaa>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a63      	ldr	r2, [pc, #396]	; (800239c <HAL_DMA_IRQHandler+0x1f8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d01a      	beq.n	8002248 <HAL_DMA_IRQHandler+0xa4>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a62      	ldr	r2, [pc, #392]	; (80023a0 <HAL_DMA_IRQHandler+0x1fc>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d012      	beq.n	8002242 <HAL_DMA_IRQHandler+0x9e>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a60      	ldr	r2, [pc, #384]	; (80023a4 <HAL_DMA_IRQHandler+0x200>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d00a      	beq.n	800223c <HAL_DMA_IRQHandler+0x98>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a5f      	ldr	r2, [pc, #380]	; (80023a8 <HAL_DMA_IRQHandler+0x204>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d102      	bne.n	8002236 <HAL_DMA_IRQHandler+0x92>
 8002230:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002234:	e00e      	b.n	8002254 <HAL_DMA_IRQHandler+0xb0>
 8002236:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800223a:	e00b      	b.n	8002254 <HAL_DMA_IRQHandler+0xb0>
 800223c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002240:	e008      	b.n	8002254 <HAL_DMA_IRQHandler+0xb0>
 8002242:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002246:	e005      	b.n	8002254 <HAL_DMA_IRQHandler+0xb0>
 8002248:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800224c:	e002      	b.n	8002254 <HAL_DMA_IRQHandler+0xb0>
 800224e:	2340      	movs	r3, #64	; 0x40
 8002250:	e000      	b.n	8002254 <HAL_DMA_IRQHandler+0xb0>
 8002252:	2304      	movs	r3, #4
 8002254:	4a55      	ldr	r2, [pc, #340]	; (80023ac <HAL_DMA_IRQHandler+0x208>)
 8002256:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225c:	2b00      	cmp	r3, #0
 800225e:	f000 8094 	beq.w	800238a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800226a:	e08e      	b.n	800238a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002270:	2202      	movs	r2, #2
 8002272:	409a      	lsls	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	4013      	ands	r3, r2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d056      	beq.n	800232a <HAL_DMA_IRQHandler+0x186>
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d051      	beq.n	800232a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0320 	and.w	r3, r3, #32
 8002290:	2b00      	cmp	r3, #0
 8002292:	d10b      	bne.n	80022ac <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 020a 	bic.w	r2, r2, #10
 80022a2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a38      	ldr	r2, [pc, #224]	; (8002394 <HAL_DMA_IRQHandler+0x1f0>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d029      	beq.n	800230a <HAL_DMA_IRQHandler+0x166>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a37      	ldr	r2, [pc, #220]	; (8002398 <HAL_DMA_IRQHandler+0x1f4>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d022      	beq.n	8002306 <HAL_DMA_IRQHandler+0x162>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a35      	ldr	r2, [pc, #212]	; (800239c <HAL_DMA_IRQHandler+0x1f8>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d01a      	beq.n	8002300 <HAL_DMA_IRQHandler+0x15c>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a34      	ldr	r2, [pc, #208]	; (80023a0 <HAL_DMA_IRQHandler+0x1fc>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d012      	beq.n	80022fa <HAL_DMA_IRQHandler+0x156>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a32      	ldr	r2, [pc, #200]	; (80023a4 <HAL_DMA_IRQHandler+0x200>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d00a      	beq.n	80022f4 <HAL_DMA_IRQHandler+0x150>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a31      	ldr	r2, [pc, #196]	; (80023a8 <HAL_DMA_IRQHandler+0x204>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d102      	bne.n	80022ee <HAL_DMA_IRQHandler+0x14a>
 80022e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80022ec:	e00e      	b.n	800230c <HAL_DMA_IRQHandler+0x168>
 80022ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022f2:	e00b      	b.n	800230c <HAL_DMA_IRQHandler+0x168>
 80022f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022f8:	e008      	b.n	800230c <HAL_DMA_IRQHandler+0x168>
 80022fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022fe:	e005      	b.n	800230c <HAL_DMA_IRQHandler+0x168>
 8002300:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002304:	e002      	b.n	800230c <HAL_DMA_IRQHandler+0x168>
 8002306:	2320      	movs	r3, #32
 8002308:	e000      	b.n	800230c <HAL_DMA_IRQHandler+0x168>
 800230a:	2302      	movs	r3, #2
 800230c:	4a27      	ldr	r2, [pc, #156]	; (80023ac <HAL_DMA_IRQHandler+0x208>)
 800230e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800231c:	2b00      	cmp	r3, #0
 800231e:	d034      	beq.n	800238a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002328:	e02f      	b.n	800238a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232e:	2208      	movs	r2, #8
 8002330:	409a      	lsls	r2, r3
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	4013      	ands	r3, r2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d028      	beq.n	800238c <HAL_DMA_IRQHandler+0x1e8>
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	f003 0308 	and.w	r3, r3, #8
 8002340:	2b00      	cmp	r3, #0
 8002342:	d023      	beq.n	800238c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f022 020e 	bic.w	r2, r2, #14
 8002352:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800235c:	2101      	movs	r1, #1
 800235e:	fa01 f202 	lsl.w	r2, r1, r2
 8002362:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2201      	movs	r2, #1
 800236e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	2b00      	cmp	r3, #0
 8002380:	d004      	beq.n	800238c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	4798      	blx	r3
    }
  }
  return;
 800238a:	bf00      	nop
 800238c:	bf00      	nop
}
 800238e:	3710      	adds	r7, #16
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40020008 	.word	0x40020008
 8002398:	4002001c 	.word	0x4002001c
 800239c:	40020030 	.word	0x40020030
 80023a0:	40020044 	.word	0x40020044
 80023a4:	40020058 	.word	0x40020058
 80023a8:	4002006c 	.word	0x4002006c
 80023ac:	40020000 	.word	0x40020000

080023b0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
 80023bc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c6:	2101      	movs	r1, #1
 80023c8:	fa01 f202 	lsl.w	r2, r1, r2
 80023cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2b10      	cmp	r3, #16
 80023dc:	d108      	bne.n	80023f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80023ee:	e007      	b.n	8002400 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	68ba      	ldr	r2, [r7, #8]
 80023f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	60da      	str	r2, [r3, #12]
}
 8002400:	bf00      	nop
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr
	...

0800240c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800240c:	b480      	push	{r7}
 800240e:	b08b      	sub	sp, #44	; 0x2c
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002416:	2300      	movs	r3, #0
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800241a:	2300      	movs	r3, #0
 800241c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800241e:	e169      	b.n	80026f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002420:	2201      	movs	r2, #1
 8002422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	69fa      	ldr	r2, [r7, #28]
 8002430:	4013      	ands	r3, r2
 8002432:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	429a      	cmp	r2, r3
 800243a:	f040 8158 	bne.w	80026ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	4a9a      	ldr	r2, [pc, #616]	; (80026ac <HAL_GPIO_Init+0x2a0>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d05e      	beq.n	8002506 <HAL_GPIO_Init+0xfa>
 8002448:	4a98      	ldr	r2, [pc, #608]	; (80026ac <HAL_GPIO_Init+0x2a0>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d875      	bhi.n	800253a <HAL_GPIO_Init+0x12e>
 800244e:	4a98      	ldr	r2, [pc, #608]	; (80026b0 <HAL_GPIO_Init+0x2a4>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d058      	beq.n	8002506 <HAL_GPIO_Init+0xfa>
 8002454:	4a96      	ldr	r2, [pc, #600]	; (80026b0 <HAL_GPIO_Init+0x2a4>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d86f      	bhi.n	800253a <HAL_GPIO_Init+0x12e>
 800245a:	4a96      	ldr	r2, [pc, #600]	; (80026b4 <HAL_GPIO_Init+0x2a8>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d052      	beq.n	8002506 <HAL_GPIO_Init+0xfa>
 8002460:	4a94      	ldr	r2, [pc, #592]	; (80026b4 <HAL_GPIO_Init+0x2a8>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d869      	bhi.n	800253a <HAL_GPIO_Init+0x12e>
 8002466:	4a94      	ldr	r2, [pc, #592]	; (80026b8 <HAL_GPIO_Init+0x2ac>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d04c      	beq.n	8002506 <HAL_GPIO_Init+0xfa>
 800246c:	4a92      	ldr	r2, [pc, #584]	; (80026b8 <HAL_GPIO_Init+0x2ac>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d863      	bhi.n	800253a <HAL_GPIO_Init+0x12e>
 8002472:	4a92      	ldr	r2, [pc, #584]	; (80026bc <HAL_GPIO_Init+0x2b0>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d046      	beq.n	8002506 <HAL_GPIO_Init+0xfa>
 8002478:	4a90      	ldr	r2, [pc, #576]	; (80026bc <HAL_GPIO_Init+0x2b0>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d85d      	bhi.n	800253a <HAL_GPIO_Init+0x12e>
 800247e:	2b12      	cmp	r3, #18
 8002480:	d82a      	bhi.n	80024d8 <HAL_GPIO_Init+0xcc>
 8002482:	2b12      	cmp	r3, #18
 8002484:	d859      	bhi.n	800253a <HAL_GPIO_Init+0x12e>
 8002486:	a201      	add	r2, pc, #4	; (adr r2, 800248c <HAL_GPIO_Init+0x80>)
 8002488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800248c:	08002507 	.word	0x08002507
 8002490:	080024e1 	.word	0x080024e1
 8002494:	080024f3 	.word	0x080024f3
 8002498:	08002535 	.word	0x08002535
 800249c:	0800253b 	.word	0x0800253b
 80024a0:	0800253b 	.word	0x0800253b
 80024a4:	0800253b 	.word	0x0800253b
 80024a8:	0800253b 	.word	0x0800253b
 80024ac:	0800253b 	.word	0x0800253b
 80024b0:	0800253b 	.word	0x0800253b
 80024b4:	0800253b 	.word	0x0800253b
 80024b8:	0800253b 	.word	0x0800253b
 80024bc:	0800253b 	.word	0x0800253b
 80024c0:	0800253b 	.word	0x0800253b
 80024c4:	0800253b 	.word	0x0800253b
 80024c8:	0800253b 	.word	0x0800253b
 80024cc:	0800253b 	.word	0x0800253b
 80024d0:	080024e9 	.word	0x080024e9
 80024d4:	080024fd 	.word	0x080024fd
 80024d8:	4a79      	ldr	r2, [pc, #484]	; (80026c0 <HAL_GPIO_Init+0x2b4>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d013      	beq.n	8002506 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024de:	e02c      	b.n	800253a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	623b      	str	r3, [r7, #32]
          break;
 80024e6:	e029      	b.n	800253c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	3304      	adds	r3, #4
 80024ee:	623b      	str	r3, [r7, #32]
          break;
 80024f0:	e024      	b.n	800253c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	3308      	adds	r3, #8
 80024f8:	623b      	str	r3, [r7, #32]
          break;
 80024fa:	e01f      	b.n	800253c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	330c      	adds	r3, #12
 8002502:	623b      	str	r3, [r7, #32]
          break;
 8002504:	e01a      	b.n	800253c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d102      	bne.n	8002514 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800250e:	2304      	movs	r3, #4
 8002510:	623b      	str	r3, [r7, #32]
          break;
 8002512:	e013      	b.n	800253c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	2b01      	cmp	r3, #1
 800251a:	d105      	bne.n	8002528 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800251c:	2308      	movs	r3, #8
 800251e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	69fa      	ldr	r2, [r7, #28]
 8002524:	611a      	str	r2, [r3, #16]
          break;
 8002526:	e009      	b.n	800253c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002528:	2308      	movs	r3, #8
 800252a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	69fa      	ldr	r2, [r7, #28]
 8002530:	615a      	str	r2, [r3, #20]
          break;
 8002532:	e003      	b.n	800253c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002534:	2300      	movs	r3, #0
 8002536:	623b      	str	r3, [r7, #32]
          break;
 8002538:	e000      	b.n	800253c <HAL_GPIO_Init+0x130>
          break;
 800253a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	2bff      	cmp	r3, #255	; 0xff
 8002540:	d801      	bhi.n	8002546 <HAL_GPIO_Init+0x13a>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	e001      	b.n	800254a <HAL_GPIO_Init+0x13e>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3304      	adds	r3, #4
 800254a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	2bff      	cmp	r3, #255	; 0xff
 8002550:	d802      	bhi.n	8002558 <HAL_GPIO_Init+0x14c>
 8002552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	e002      	b.n	800255e <HAL_GPIO_Init+0x152>
 8002558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255a:	3b08      	subs	r3, #8
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	210f      	movs	r1, #15
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	fa01 f303 	lsl.w	r3, r1, r3
 800256c:	43db      	mvns	r3, r3
 800256e:	401a      	ands	r2, r3
 8002570:	6a39      	ldr	r1, [r7, #32]
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	fa01 f303 	lsl.w	r3, r1, r3
 8002578:	431a      	orrs	r2, r3
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002586:	2b00      	cmp	r3, #0
 8002588:	f000 80b1 	beq.w	80026ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800258c:	4b4d      	ldr	r3, [pc, #308]	; (80026c4 <HAL_GPIO_Init+0x2b8>)
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	4a4c      	ldr	r2, [pc, #304]	; (80026c4 <HAL_GPIO_Init+0x2b8>)
 8002592:	f043 0301 	orr.w	r3, r3, #1
 8002596:	6193      	str	r3, [r2, #24]
 8002598:	4b4a      	ldr	r3, [pc, #296]	; (80026c4 <HAL_GPIO_Init+0x2b8>)
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	f003 0301 	and.w	r3, r3, #1
 80025a0:	60bb      	str	r3, [r7, #8]
 80025a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025a4:	4a48      	ldr	r2, [pc, #288]	; (80026c8 <HAL_GPIO_Init+0x2bc>)
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	089b      	lsrs	r3, r3, #2
 80025aa:	3302      	adds	r3, #2
 80025ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b4:	f003 0303 	and.w	r3, r3, #3
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	220f      	movs	r2, #15
 80025bc:	fa02 f303 	lsl.w	r3, r2, r3
 80025c0:	43db      	mvns	r3, r3
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	4013      	ands	r3, r2
 80025c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a40      	ldr	r2, [pc, #256]	; (80026cc <HAL_GPIO_Init+0x2c0>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d013      	beq.n	80025f8 <HAL_GPIO_Init+0x1ec>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a3f      	ldr	r2, [pc, #252]	; (80026d0 <HAL_GPIO_Init+0x2c4>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d00d      	beq.n	80025f4 <HAL_GPIO_Init+0x1e8>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a3e      	ldr	r2, [pc, #248]	; (80026d4 <HAL_GPIO_Init+0x2c8>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d007      	beq.n	80025f0 <HAL_GPIO_Init+0x1e4>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a3d      	ldr	r2, [pc, #244]	; (80026d8 <HAL_GPIO_Init+0x2cc>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d101      	bne.n	80025ec <HAL_GPIO_Init+0x1e0>
 80025e8:	2303      	movs	r3, #3
 80025ea:	e006      	b.n	80025fa <HAL_GPIO_Init+0x1ee>
 80025ec:	2304      	movs	r3, #4
 80025ee:	e004      	b.n	80025fa <HAL_GPIO_Init+0x1ee>
 80025f0:	2302      	movs	r3, #2
 80025f2:	e002      	b.n	80025fa <HAL_GPIO_Init+0x1ee>
 80025f4:	2301      	movs	r3, #1
 80025f6:	e000      	b.n	80025fa <HAL_GPIO_Init+0x1ee>
 80025f8:	2300      	movs	r3, #0
 80025fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025fc:	f002 0203 	and.w	r2, r2, #3
 8002600:	0092      	lsls	r2, r2, #2
 8002602:	4093      	lsls	r3, r2
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	4313      	orrs	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800260a:	492f      	ldr	r1, [pc, #188]	; (80026c8 <HAL_GPIO_Init+0x2bc>)
 800260c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260e:	089b      	lsrs	r3, r3, #2
 8002610:	3302      	adds	r3, #2
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d006      	beq.n	8002632 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002624:	4b2d      	ldr	r3, [pc, #180]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	492c      	ldr	r1, [pc, #176]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	4313      	orrs	r3, r2
 800262e:	600b      	str	r3, [r1, #0]
 8002630:	e006      	b.n	8002640 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002632:	4b2a      	ldr	r3, [pc, #168]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	43db      	mvns	r3, r3
 800263a:	4928      	ldr	r1, [pc, #160]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 800263c:	4013      	ands	r3, r2
 800263e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d006      	beq.n	800265a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800264c:	4b23      	ldr	r3, [pc, #140]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 800264e:	685a      	ldr	r2, [r3, #4]
 8002650:	4922      	ldr	r1, [pc, #136]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	4313      	orrs	r3, r2
 8002656:	604b      	str	r3, [r1, #4]
 8002658:	e006      	b.n	8002668 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800265a:	4b20      	ldr	r3, [pc, #128]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	43db      	mvns	r3, r3
 8002662:	491e      	ldr	r1, [pc, #120]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 8002664:	4013      	ands	r3, r2
 8002666:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d006      	beq.n	8002682 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002674:	4b19      	ldr	r3, [pc, #100]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	4918      	ldr	r1, [pc, #96]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	4313      	orrs	r3, r2
 800267e:	608b      	str	r3, [r1, #8]
 8002680:	e006      	b.n	8002690 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002682:	4b16      	ldr	r3, [pc, #88]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 8002684:	689a      	ldr	r2, [r3, #8]
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	43db      	mvns	r3, r3
 800268a:	4914      	ldr	r1, [pc, #80]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 800268c:	4013      	ands	r3, r2
 800268e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d021      	beq.n	80026e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800269c:	4b0f      	ldr	r3, [pc, #60]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 800269e:	68da      	ldr	r2, [r3, #12]
 80026a0:	490e      	ldr	r1, [pc, #56]	; (80026dc <HAL_GPIO_Init+0x2d0>)
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	60cb      	str	r3, [r1, #12]
 80026a8:	e021      	b.n	80026ee <HAL_GPIO_Init+0x2e2>
 80026aa:	bf00      	nop
 80026ac:	10320000 	.word	0x10320000
 80026b0:	10310000 	.word	0x10310000
 80026b4:	10220000 	.word	0x10220000
 80026b8:	10210000 	.word	0x10210000
 80026bc:	10120000 	.word	0x10120000
 80026c0:	10110000 	.word	0x10110000
 80026c4:	40021000 	.word	0x40021000
 80026c8:	40010000 	.word	0x40010000
 80026cc:	40010800 	.word	0x40010800
 80026d0:	40010c00 	.word	0x40010c00
 80026d4:	40011000 	.word	0x40011000
 80026d8:	40011400 	.word	0x40011400
 80026dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026e0:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <HAL_GPIO_Init+0x304>)
 80026e2:	68da      	ldr	r2, [r3, #12]
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	43db      	mvns	r3, r3
 80026e8:	4909      	ldr	r1, [pc, #36]	; (8002710 <HAL_GPIO_Init+0x304>)
 80026ea:	4013      	ands	r3, r2
 80026ec:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80026ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f0:	3301      	adds	r3, #1
 80026f2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fa:	fa22 f303 	lsr.w	r3, r2, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f47f ae8e 	bne.w	8002420 <HAL_GPIO_Init+0x14>
  }
}
 8002704:	bf00      	nop
 8002706:	bf00      	nop
 8002708:	372c      	adds	r7, #44	; 0x2c
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr
 8002710:	40010400 	.word	0x40010400

08002714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	807b      	strh	r3, [r7, #2]
 8002720:	4613      	mov	r3, r2
 8002722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002724:	787b      	ldrb	r3, [r7, #1]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800272a:	887a      	ldrh	r2, [r7, #2]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002730:	e003      	b.n	800273a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002732:	887b      	ldrh	r3, [r7, #2]
 8002734:	041a      	lsls	r2, r3, #16
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	611a      	str	r2, [r3, #16]
}
 800273a:	bf00      	nop
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr

08002744 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e12b      	b.n	80029ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d106      	bne.n	8002770 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f7ff f928 	bl	80019c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2224      	movs	r2, #36	; 0x24
 8002774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f022 0201 	bic.w	r2, r2, #1
 8002786:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002796:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027a8:	f001 fcce 	bl	8004148 <HAL_RCC_GetPCLK1Freq>
 80027ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	4a81      	ldr	r2, [pc, #516]	; (80029b8 <HAL_I2C_Init+0x274>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d807      	bhi.n	80027c8 <HAL_I2C_Init+0x84>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	4a80      	ldr	r2, [pc, #512]	; (80029bc <HAL_I2C_Init+0x278>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	bf94      	ite	ls
 80027c0:	2301      	movls	r3, #1
 80027c2:	2300      	movhi	r3, #0
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	e006      	b.n	80027d6 <HAL_I2C_Init+0x92>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	4a7d      	ldr	r2, [pc, #500]	; (80029c0 <HAL_I2C_Init+0x27c>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	bf94      	ite	ls
 80027d0:	2301      	movls	r3, #1
 80027d2:	2300      	movhi	r3, #0
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e0e7      	b.n	80029ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	4a78      	ldr	r2, [pc, #480]	; (80029c4 <HAL_I2C_Init+0x280>)
 80027e2:	fba2 2303 	umull	r2, r3, r2, r3
 80027e6:	0c9b      	lsrs	r3, r3, #18
 80027e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68ba      	ldr	r2, [r7, #8]
 80027fa:	430a      	orrs	r2, r1
 80027fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6a1b      	ldr	r3, [r3, #32]
 8002804:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	4a6a      	ldr	r2, [pc, #424]	; (80029b8 <HAL_I2C_Init+0x274>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d802      	bhi.n	8002818 <HAL_I2C_Init+0xd4>
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	3301      	adds	r3, #1
 8002816:	e009      	b.n	800282c <HAL_I2C_Init+0xe8>
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800281e:	fb02 f303 	mul.w	r3, r2, r3
 8002822:	4a69      	ldr	r2, [pc, #420]	; (80029c8 <HAL_I2C_Init+0x284>)
 8002824:	fba2 2303 	umull	r2, r3, r2, r3
 8002828:	099b      	lsrs	r3, r3, #6
 800282a:	3301      	adds	r3, #1
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	430b      	orrs	r3, r1
 8002832:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800283e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	495c      	ldr	r1, [pc, #368]	; (80029b8 <HAL_I2C_Init+0x274>)
 8002848:	428b      	cmp	r3, r1
 800284a:	d819      	bhi.n	8002880 <HAL_I2C_Init+0x13c>
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	1e59      	subs	r1, r3, #1
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	fbb1 f3f3 	udiv	r3, r1, r3
 800285a:	1c59      	adds	r1, r3, #1
 800285c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002860:	400b      	ands	r3, r1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00a      	beq.n	800287c <HAL_I2C_Init+0x138>
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	1e59      	subs	r1, r3, #1
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	fbb1 f3f3 	udiv	r3, r1, r3
 8002874:	3301      	adds	r3, #1
 8002876:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800287a:	e051      	b.n	8002920 <HAL_I2C_Init+0x1dc>
 800287c:	2304      	movs	r3, #4
 800287e:	e04f      	b.n	8002920 <HAL_I2C_Init+0x1dc>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d111      	bne.n	80028ac <HAL_I2C_Init+0x168>
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	1e58      	subs	r0, r3, #1
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6859      	ldr	r1, [r3, #4]
 8002890:	460b      	mov	r3, r1
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	440b      	add	r3, r1
 8002896:	fbb0 f3f3 	udiv	r3, r0, r3
 800289a:	3301      	adds	r3, #1
 800289c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	bf0c      	ite	eq
 80028a4:	2301      	moveq	r3, #1
 80028a6:	2300      	movne	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	e012      	b.n	80028d2 <HAL_I2C_Init+0x18e>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	1e58      	subs	r0, r3, #1
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6859      	ldr	r1, [r3, #4]
 80028b4:	460b      	mov	r3, r1
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	440b      	add	r3, r1
 80028ba:	0099      	lsls	r1, r3, #2
 80028bc:	440b      	add	r3, r1
 80028be:	fbb0 f3f3 	udiv	r3, r0, r3
 80028c2:	3301      	adds	r3, #1
 80028c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	bf0c      	ite	eq
 80028cc:	2301      	moveq	r3, #1
 80028ce:	2300      	movne	r3, #0
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <HAL_I2C_Init+0x196>
 80028d6:	2301      	movs	r3, #1
 80028d8:	e022      	b.n	8002920 <HAL_I2C_Init+0x1dc>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10e      	bne.n	8002900 <HAL_I2C_Init+0x1bc>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	1e58      	subs	r0, r3, #1
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6859      	ldr	r1, [r3, #4]
 80028ea:	460b      	mov	r3, r1
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	440b      	add	r3, r1
 80028f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80028f4:	3301      	adds	r3, #1
 80028f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028fe:	e00f      	b.n	8002920 <HAL_I2C_Init+0x1dc>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	1e58      	subs	r0, r3, #1
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6859      	ldr	r1, [r3, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	0099      	lsls	r1, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	fbb0 f3f3 	udiv	r3, r0, r3
 8002916:	3301      	adds	r3, #1
 8002918:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800291c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002920:	6879      	ldr	r1, [r7, #4]
 8002922:	6809      	ldr	r1, [r1, #0]
 8002924:	4313      	orrs	r3, r2
 8002926:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	69da      	ldr	r2, [r3, #28]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800294e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	6911      	ldr	r1, [r2, #16]
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	68d2      	ldr	r2, [r2, #12]
 800295a:	4311      	orrs	r1, r2
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	6812      	ldr	r2, [r2, #0]
 8002960:	430b      	orrs	r3, r1
 8002962:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	695a      	ldr	r2, [r3, #20]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	699b      	ldr	r3, [r3, #24]
 8002976:	431a      	orrs	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	430a      	orrs	r2, r1
 800297e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 0201 	orr.w	r2, r2, #1
 800298e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2220      	movs	r2, #32
 800299a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	000186a0 	.word	0x000186a0
 80029bc:	001e847f 	.word	0x001e847f
 80029c0:	003d08ff 	.word	0x003d08ff
 80029c4:	431bde83 	.word	0x431bde83
 80029c8:	10624dd3 	.word	0x10624dd3

080029cc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af02      	add	r7, sp, #8
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	4608      	mov	r0, r1
 80029d6:	4611      	mov	r1, r2
 80029d8:	461a      	mov	r2, r3
 80029da:	4603      	mov	r3, r0
 80029dc:	817b      	strh	r3, [r7, #10]
 80029de:	460b      	mov	r3, r1
 80029e0:	813b      	strh	r3, [r7, #8]
 80029e2:	4613      	mov	r3, r2
 80029e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029e6:	f7ff f971 	bl	8001ccc <HAL_GetTick>
 80029ea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b20      	cmp	r3, #32
 80029f6:	f040 80d9 	bne.w	8002bac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	2319      	movs	r3, #25
 8002a00:	2201      	movs	r2, #1
 8002a02:	496d      	ldr	r1, [pc, #436]	; (8002bb8 <HAL_I2C_Mem_Write+0x1ec>)
 8002a04:	68f8      	ldr	r0, [r7, #12]
 8002a06:	f000 fdef 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002a10:	2302      	movs	r3, #2
 8002a12:	e0cc      	b.n	8002bae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d101      	bne.n	8002a22 <HAL_I2C_Mem_Write+0x56>
 8002a1e:	2302      	movs	r3, #2
 8002a20:	e0c5      	b.n	8002bae <HAL_I2C_Mem_Write+0x1e2>
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2201      	movs	r2, #1
 8002a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d007      	beq.n	8002a48 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f042 0201 	orr.w	r2, r2, #1
 8002a46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2221      	movs	r2, #33	; 0x21
 8002a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2240      	movs	r2, #64	; 0x40
 8002a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6a3a      	ldr	r2, [r7, #32]
 8002a72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a78:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	4a4d      	ldr	r2, [pc, #308]	; (8002bbc <HAL_I2C_Mem_Write+0x1f0>)
 8002a88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a8a:	88f8      	ldrh	r0, [r7, #6]
 8002a8c:	893a      	ldrh	r2, [r7, #8]
 8002a8e:	8979      	ldrh	r1, [r7, #10]
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	9301      	str	r3, [sp, #4]
 8002a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	4603      	mov	r3, r0
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 fc26 	bl	80032ec <I2C_RequestMemoryWrite>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d052      	beq.n	8002b4c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e081      	b.n	8002bae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 fe70 	bl	8003794 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00d      	beq.n	8002ad6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	2b04      	cmp	r3, #4
 8002ac0:	d107      	bne.n	8002ad2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ad0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e06b      	b.n	8002bae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ada:	781a      	ldrb	r2, [r3, #0]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	1c5a      	adds	r2, r3, #1
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af0:	3b01      	subs	r3, #1
 8002af2:	b29a      	uxth	r2, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	2b04      	cmp	r3, #4
 8002b12:	d11b      	bne.n	8002b4c <HAL_I2C_Mem_Write+0x180>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d017      	beq.n	8002b4c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b20:	781a      	ldrb	r2, [r3, #0]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2c:	1c5a      	adds	r2, r3, #1
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b36:	3b01      	subs	r3, #1
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	3b01      	subs	r3, #1
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1aa      	bne.n	8002aaa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f000 fe5c 	bl	8003816 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00d      	beq.n	8002b80 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b68:	2b04      	cmp	r3, #4
 8002b6a:	d107      	bne.n	8002b7c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b7a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e016      	b.n	8002bae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2220      	movs	r2, #32
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	e000      	b.n	8002bae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002bac:	2302      	movs	r3, #2
  }
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3718      	adds	r7, #24
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	00100002 	.word	0x00100002
 8002bbc:	ffff0000 	.word	0xffff0000

08002bc0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08c      	sub	sp, #48	; 0x30
 8002bc4:	af02      	add	r7, sp, #8
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	4608      	mov	r0, r1
 8002bca:	4611      	mov	r1, r2
 8002bcc:	461a      	mov	r2, r3
 8002bce:	4603      	mov	r3, r0
 8002bd0:	817b      	strh	r3, [r7, #10]
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	813b      	strh	r3, [r7, #8]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002bde:	f7ff f875 	bl	8001ccc <HAL_GetTick>
 8002be2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b20      	cmp	r3, #32
 8002bee:	f040 8244 	bne.w	800307a <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	2319      	movs	r3, #25
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	4982      	ldr	r1, [pc, #520]	; (8002e04 <HAL_I2C_Mem_Read+0x244>)
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	f000 fcf3 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d001      	beq.n	8002c0c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	e237      	b.n	800307c <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d101      	bne.n	8002c1a <HAL_I2C_Mem_Read+0x5a>
 8002c16:	2302      	movs	r3, #2
 8002c18:	e230      	b.n	800307c <HAL_I2C_Mem_Read+0x4bc>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d007      	beq.n	8002c40 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f042 0201 	orr.w	r2, r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2222      	movs	r2, #34	; 0x22
 8002c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2240      	movs	r2, #64	; 0x40
 8002c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002c70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4a62      	ldr	r2, [pc, #392]	; (8002e08 <HAL_I2C_Mem_Read+0x248>)
 8002c80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c82:	88f8      	ldrh	r0, [r7, #6]
 8002c84:	893a      	ldrh	r2, [r7, #8]
 8002c86:	8979      	ldrh	r1, [r7, #10]
 8002c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8a:	9301      	str	r3, [sp, #4]
 8002c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c8e:	9300      	str	r3, [sp, #0]
 8002c90:	4603      	mov	r3, r0
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f000 fbc0 	bl	8003418 <I2C_RequestMemoryRead>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e1ec      	b.n	800307c <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d113      	bne.n	8002cd2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	695b      	ldr	r3, [r3, #20]
 8002cb4:	61fb      	str	r3, [r7, #28]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	61fb      	str	r3, [r7, #28]
 8002cbe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	e1c0      	b.n	8003054 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d11e      	bne.n	8002d18 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ce8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002cea:	b672      	cpsid	i
}
 8002cec:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61bb      	str	r3, [r7, #24]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	695b      	ldr	r3, [r3, #20]
 8002cf8:	61bb      	str	r3, [r7, #24]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	61bb      	str	r3, [r7, #24]
 8002d02:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d12:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d14:	b662      	cpsie	i
}
 8002d16:	e035      	b.n	8002d84 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d11e      	bne.n	8002d5e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d2e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d30:	b672      	cpsid	i
}
 8002d32:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	695b      	ldr	r3, [r3, #20]
 8002d3e:	617b      	str	r3, [r7, #20]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	617b      	str	r3, [r7, #20]
 8002d48:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d58:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d5a:	b662      	cpsie	i
}
 8002d5c:	e012      	b.n	8002d84 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d6c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d6e:	2300      	movs	r3, #0
 8002d70:	613b      	str	r3, [r7, #16]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	695b      	ldr	r3, [r3, #20]
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002d84:	e166      	b.n	8003054 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d8a:	2b03      	cmp	r3, #3
 8002d8c:	f200 811f 	bhi.w	8002fce <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d123      	bne.n	8002de0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d9a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f000 fd7b 	bl	8003898 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e167      	b.n	800307c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	691a      	ldr	r2, [r3, #16]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db6:	b2d2      	uxtb	r2, r2
 8002db8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbe:	1c5a      	adds	r2, r3, #1
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002dde:	e139      	b.n	8003054 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d152      	bne.n	8002e8e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dea:	9300      	str	r3, [sp, #0]
 8002dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dee:	2200      	movs	r2, #0
 8002df0:	4906      	ldr	r1, [pc, #24]	; (8002e0c <HAL_I2C_Mem_Read+0x24c>)
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f000 fbf8 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d008      	beq.n	8002e10 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e13c      	b.n	800307c <HAL_I2C_Mem_Read+0x4bc>
 8002e02:	bf00      	nop
 8002e04:	00100002 	.word	0x00100002
 8002e08:	ffff0000 	.word	0xffff0000
 8002e0c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002e10:	b672      	cpsid	i
}
 8002e12:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	691a      	ldr	r2, [r3, #16]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2e:	b2d2      	uxtb	r2, r2
 8002e30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e36:	1c5a      	adds	r2, r3, #1
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e40:	3b01      	subs	r3, #1
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002e56:	b662      	cpsie	i
}
 8002e58:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	691a      	ldr	r2, [r3, #16]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6c:	1c5a      	adds	r2, r3, #1
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e76:	3b01      	subs	r3, #1
 8002e78:	b29a      	uxth	r2, r3
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	3b01      	subs	r3, #1
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e8c:	e0e2      	b.n	8003054 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e94:	2200      	movs	r2, #0
 8002e96:	497b      	ldr	r1, [pc, #492]	; (8003084 <HAL_I2C_Mem_Read+0x4c4>)
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 fba5 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e0e9      	b.n	800307c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002eb6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002eb8:	b672      	cpsid	i
}
 8002eba:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	691a      	ldr	r2, [r3, #16]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec6:	b2d2      	uxtb	r2, r2
 8002ec8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ece:	1c5a      	adds	r2, r3, #1
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002eee:	4b66      	ldr	r3, [pc, #408]	; (8003088 <HAL_I2C_Mem_Read+0x4c8>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	08db      	lsrs	r3, r3, #3
 8002ef4:	4a65      	ldr	r2, [pc, #404]	; (800308c <HAL_I2C_Mem_Read+0x4cc>)
 8002ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8002efa:	0a1a      	lsrs	r2, r3, #8
 8002efc:	4613      	mov	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	00da      	lsls	r2, r3, #3
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002f08:	6a3b      	ldr	r3, [r7, #32]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d118      	bne.n	8002f46 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2220      	movs	r2, #32
 8002f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	f043 0220 	orr.w	r2, r3, #32
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002f36:	b662      	cpsie	i
}
 8002f38:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e09a      	b.n	800307c <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	695b      	ldr	r3, [r3, #20]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b04      	cmp	r3, #4
 8002f52:	d1d9      	bne.n	8002f08 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	691a      	ldr	r2, [r3, #16]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f76:	1c5a      	adds	r2, r3, #1
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f80:	3b01      	subs	r3, #1
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	b29a      	uxth	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f96:	b662      	cpsie	i
}
 8002f98:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	691a      	ldr	r2, [r3, #16]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa4:	b2d2      	uxtb	r2, r2
 8002fa6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fac:	1c5a      	adds	r2, r3, #1
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002fcc:	e042      	b.n	8003054 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fd0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 fc60 	bl	8003898 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e04c      	b.n	800307c <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	691a      	ldr	r2, [r3, #16]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fec:	b2d2      	uxtb	r2, r2
 8002fee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff4:	1c5a      	adds	r2, r3, #1
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ffe:	3b01      	subs	r3, #1
 8003000:	b29a      	uxth	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800300a:	b29b      	uxth	r3, r3
 800300c:	3b01      	subs	r3, #1
 800300e:	b29a      	uxth	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	2b04      	cmp	r3, #4
 8003020:	d118      	bne.n	8003054 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	691a      	ldr	r2, [r3, #16]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302c:	b2d2      	uxtb	r2, r2
 800302e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	1c5a      	adds	r2, r3, #1
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800303e:	3b01      	subs	r3, #1
 8003040:	b29a      	uxth	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800304a:	b29b      	uxth	r3, r3
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003058:	2b00      	cmp	r3, #0
 800305a:	f47f ae94 	bne.w	8002d86 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2220      	movs	r2, #32
 8003062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	e000      	b.n	800307c <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800307a:	2302      	movs	r3, #2
  }
}
 800307c:	4618      	mov	r0, r3
 800307e:	3728      	adds	r7, #40	; 0x28
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	00010004 	.word	0x00010004
 8003088:	20000000 	.word	0x20000000
 800308c:	14f8b589 	.word	0x14f8b589

08003090 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b08a      	sub	sp, #40	; 0x28
 8003094:	af02      	add	r7, sp, #8
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	607a      	str	r2, [r7, #4]
 800309a:	603b      	str	r3, [r7, #0]
 800309c:	460b      	mov	r3, r1
 800309e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80030a0:	f7fe fe14 	bl	8001ccc <HAL_GetTick>
 80030a4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80030a6:	2301      	movs	r3, #1
 80030a8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b20      	cmp	r3, #32
 80030b4:	f040 8111 	bne.w	80032da <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	2319      	movs	r3, #25
 80030be:	2201      	movs	r2, #1
 80030c0:	4988      	ldr	r1, [pc, #544]	; (80032e4 <HAL_I2C_IsDeviceReady+0x254>)
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 fa90 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80030ce:	2302      	movs	r3, #2
 80030d0:	e104      	b.n	80032dc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d101      	bne.n	80030e0 <HAL_I2C_IsDeviceReady+0x50>
 80030dc:	2302      	movs	r3, #2
 80030de:	e0fd      	b.n	80032dc <HAL_I2C_IsDeviceReady+0x24c>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d007      	beq.n	8003106 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f042 0201 	orr.w	r2, r2, #1
 8003104:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003114:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2224      	movs	r2, #36	; 0x24
 800311a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4a70      	ldr	r2, [pc, #448]	; (80032e8 <HAL_I2C_IsDeviceReady+0x258>)
 8003128:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003138:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	9300      	str	r3, [sp, #0]
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	2200      	movs	r2, #0
 8003142:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 fa4e 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00d      	beq.n	800316e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003160:	d103      	bne.n	800316a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003168:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e0b6      	b.n	80032dc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800316e:	897b      	ldrh	r3, [r7, #10]
 8003170:	b2db      	uxtb	r3, r3
 8003172:	461a      	mov	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800317c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800317e:	f7fe fda5 	bl	8001ccc <HAL_GetTick>
 8003182:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b02      	cmp	r3, #2
 8003190:	bf0c      	ite	eq
 8003192:	2301      	moveq	r3, #1
 8003194:	2300      	movne	r3, #0
 8003196:	b2db      	uxtb	r3, r3
 8003198:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031a8:	bf0c      	ite	eq
 80031aa:	2301      	moveq	r3, #1
 80031ac:	2300      	movne	r3, #0
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80031b2:	e025      	b.n	8003200 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80031b4:	f7fe fd8a 	bl	8001ccc <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	683a      	ldr	r2, [r7, #0]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d302      	bcc.n	80031ca <HAL_I2C_IsDeviceReady+0x13a>
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d103      	bne.n	80031d2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	22a0      	movs	r2, #160	; 0xa0
 80031ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b02      	cmp	r3, #2
 80031de:	bf0c      	ite	eq
 80031e0:	2301      	moveq	r3, #1
 80031e2:	2300      	movne	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031f6:	bf0c      	ite	eq
 80031f8:	2301      	moveq	r3, #1
 80031fa:	2300      	movne	r3, #0
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2ba0      	cmp	r3, #160	; 0xa0
 800320a:	d005      	beq.n	8003218 <HAL_I2C_IsDeviceReady+0x188>
 800320c:	7dfb      	ldrb	r3, [r7, #23]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d102      	bne.n	8003218 <HAL_I2C_IsDeviceReady+0x188>
 8003212:	7dbb      	ldrb	r3, [r7, #22]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d0cd      	beq.n	80031b4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2220      	movs	r2, #32
 800321c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b02      	cmp	r3, #2
 800322c:	d129      	bne.n	8003282 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800323c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800323e:	2300      	movs	r3, #0
 8003240:	613b      	str	r3, [r7, #16]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	613b      	str	r3, [r7, #16]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	699b      	ldr	r3, [r3, #24]
 8003250:	613b      	str	r3, [r7, #16]
 8003252:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	2319      	movs	r3, #25
 800325a:	2201      	movs	r2, #1
 800325c:	4921      	ldr	r1, [pc, #132]	; (80032e4 <HAL_I2C_IsDeviceReady+0x254>)
 800325e:	68f8      	ldr	r0, [r7, #12]
 8003260:	f000 f9c2 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e036      	b.n	80032dc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2220      	movs	r2, #32
 8003272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800327e:	2300      	movs	r3, #0
 8003280:	e02c      	b.n	80032dc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003290:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800329a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	2319      	movs	r3, #25
 80032a2:	2201      	movs	r2, #1
 80032a4:	490f      	ldr	r1, [pc, #60]	; (80032e4 <HAL_I2C_IsDeviceReady+0x254>)
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 f99e 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e012      	b.n	80032dc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	3301      	adds	r3, #1
 80032ba:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	f4ff af32 	bcc.w	800312a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e000      	b.n	80032dc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80032da:	2302      	movs	r3, #2
  }
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3720      	adds	r7, #32
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	00100002 	.word	0x00100002
 80032e8:	ffff0000 	.word	0xffff0000

080032ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b088      	sub	sp, #32
 80032f0:	af02      	add	r7, sp, #8
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	4608      	mov	r0, r1
 80032f6:	4611      	mov	r1, r2
 80032f8:	461a      	mov	r2, r3
 80032fa:	4603      	mov	r3, r0
 80032fc:	817b      	strh	r3, [r7, #10]
 80032fe:	460b      	mov	r3, r1
 8003300:	813b      	strh	r3, [r7, #8]
 8003302:	4613      	mov	r3, r2
 8003304:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003314:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003318:	9300      	str	r3, [sp, #0]
 800331a:	6a3b      	ldr	r3, [r7, #32]
 800331c:	2200      	movs	r2, #0
 800331e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f000 f960 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00d      	beq.n	800334a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003338:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800333c:	d103      	bne.n	8003346 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003344:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e05f      	b.n	800340a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800334a:	897b      	ldrh	r3, [r7, #10]
 800334c:	b2db      	uxtb	r3, r3
 800334e:	461a      	mov	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003358:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800335a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335c:	6a3a      	ldr	r2, [r7, #32]
 800335e:	492d      	ldr	r1, [pc, #180]	; (8003414 <I2C_RequestMemoryWrite+0x128>)
 8003360:	68f8      	ldr	r0, [r7, #12]
 8003362:	f000 f998 	bl	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e04c      	b.n	800340a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003370:	2300      	movs	r3, #0
 8003372:	617b      	str	r3, [r7, #20]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	617b      	str	r3, [r7, #20]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	617b      	str	r3, [r7, #20]
 8003384:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003388:	6a39      	ldr	r1, [r7, #32]
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 fa02 	bl	8003794 <I2C_WaitOnTXEFlagUntilTimeout>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00d      	beq.n	80033b2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	2b04      	cmp	r3, #4
 800339c:	d107      	bne.n	80033ae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e02b      	b.n	800340a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80033b2:	88fb      	ldrh	r3, [r7, #6]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d105      	bne.n	80033c4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033b8:	893b      	ldrh	r3, [r7, #8]
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	611a      	str	r2, [r3, #16]
 80033c2:	e021      	b.n	8003408 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80033c4:	893b      	ldrh	r3, [r7, #8]
 80033c6:	0a1b      	lsrs	r3, r3, #8
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	b2da      	uxtb	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033d4:	6a39      	ldr	r1, [r7, #32]
 80033d6:	68f8      	ldr	r0, [r7, #12]
 80033d8:	f000 f9dc 	bl	8003794 <I2C_WaitOnTXEFlagUntilTimeout>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00d      	beq.n	80033fe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d107      	bne.n	80033fa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e005      	b.n	800340a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033fe:	893b      	ldrh	r3, [r7, #8]
 8003400:	b2da      	uxtb	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3718      	adds	r7, #24
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	00010002 	.word	0x00010002

08003418 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af02      	add	r7, sp, #8
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	4608      	mov	r0, r1
 8003422:	4611      	mov	r1, r2
 8003424:	461a      	mov	r2, r3
 8003426:	4603      	mov	r3, r0
 8003428:	817b      	strh	r3, [r7, #10]
 800342a:	460b      	mov	r3, r1
 800342c:	813b      	strh	r3, [r7, #8]
 800342e:	4613      	mov	r3, r2
 8003430:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003440:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003450:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	6a3b      	ldr	r3, [r7, #32]
 8003458:	2200      	movs	r2, #0
 800345a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f000 f8c2 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00d      	beq.n	8003486 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003474:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003478:	d103      	bne.n	8003482 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003480:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e0aa      	b.n	80035dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003486:	897b      	ldrh	r3, [r7, #10]
 8003488:	b2db      	uxtb	r3, r3
 800348a:	461a      	mov	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003494:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003498:	6a3a      	ldr	r2, [r7, #32]
 800349a:	4952      	ldr	r1, [pc, #328]	; (80035e4 <I2C_RequestMemoryRead+0x1cc>)
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f000 f8fa 	bl	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e097      	b.n	80035dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ac:	2300      	movs	r3, #0
 80034ae:	617b      	str	r3, [r7, #20]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	617b      	str	r3, [r7, #20]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	617b      	str	r3, [r7, #20]
 80034c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034c4:	6a39      	ldr	r1, [r7, #32]
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f000 f964 	bl	8003794 <I2C_WaitOnTXEFlagUntilTimeout>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00d      	beq.n	80034ee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d107      	bne.n	80034ea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e076      	b.n	80035dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034ee:	88fb      	ldrh	r3, [r7, #6]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d105      	bne.n	8003500 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034f4:	893b      	ldrh	r3, [r7, #8]
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	611a      	str	r2, [r3, #16]
 80034fe:	e021      	b.n	8003544 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003500:	893b      	ldrh	r3, [r7, #8]
 8003502:	0a1b      	lsrs	r3, r3, #8
 8003504:	b29b      	uxth	r3, r3
 8003506:	b2da      	uxtb	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800350e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003510:	6a39      	ldr	r1, [r7, #32]
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f000 f93e 	bl	8003794 <I2C_WaitOnTXEFlagUntilTimeout>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00d      	beq.n	800353a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003522:	2b04      	cmp	r3, #4
 8003524:	d107      	bne.n	8003536 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003534:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e050      	b.n	80035dc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800353a:	893b      	ldrh	r3, [r7, #8]
 800353c:	b2da      	uxtb	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003544:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003546:	6a39      	ldr	r1, [r7, #32]
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f000 f923 	bl	8003794 <I2C_WaitOnTXEFlagUntilTimeout>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00d      	beq.n	8003570 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003558:	2b04      	cmp	r3, #4
 800355a:	d107      	bne.n	800356c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800356a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e035      	b.n	80035dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800357e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003582:	9300      	str	r3, [sp, #0]
 8003584:	6a3b      	ldr	r3, [r7, #32]
 8003586:	2200      	movs	r2, #0
 8003588:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f000 f82b 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d00d      	beq.n	80035b4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035a6:	d103      	bne.n	80035b0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e013      	b.n	80035dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80035b4:	897b      	ldrh	r3, [r7, #10]
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	f043 0301 	orr.w	r3, r3, #1
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c6:	6a3a      	ldr	r2, [r7, #32]
 80035c8:	4906      	ldr	r1, [pc, #24]	; (80035e4 <I2C_RequestMemoryRead+0x1cc>)
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 f863 	bl	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	00010002 	.word	0x00010002

080035e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	603b      	str	r3, [r7, #0]
 80035f4:	4613      	mov	r3, r2
 80035f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035f8:	e025      	b.n	8003646 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003600:	d021      	beq.n	8003646 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003602:	f7fe fb63 	bl	8001ccc <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	429a      	cmp	r2, r3
 8003610:	d302      	bcc.n	8003618 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d116      	bne.n	8003646 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2220      	movs	r2, #32
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	f043 0220 	orr.w	r2, r3, #32
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e023      	b.n	800368e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	0c1b      	lsrs	r3, r3, #16
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2b01      	cmp	r3, #1
 800364e:	d10d      	bne.n	800366c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	43da      	mvns	r2, r3
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	4013      	ands	r3, r2
 800365c:	b29b      	uxth	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	bf0c      	ite	eq
 8003662:	2301      	moveq	r3, #1
 8003664:	2300      	movne	r3, #0
 8003666:	b2db      	uxtb	r3, r3
 8003668:	461a      	mov	r2, r3
 800366a:	e00c      	b.n	8003686 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	43da      	mvns	r2, r3
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4013      	ands	r3, r2
 8003678:	b29b      	uxth	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	bf0c      	ite	eq
 800367e:	2301      	moveq	r3, #1
 8003680:	2300      	movne	r3, #0
 8003682:	b2db      	uxtb	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	429a      	cmp	r2, r3
 800368a:	d0b6      	beq.n	80035fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b084      	sub	sp, #16
 800369a:	af00      	add	r7, sp, #0
 800369c:	60f8      	str	r0, [r7, #12]
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
 80036a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036a4:	e051      	b.n	800374a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036b4:	d123      	bne.n	80036fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2220      	movs	r2, #32
 80036da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ea:	f043 0204 	orr.w	r2, r3, #4
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e046      	b.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003704:	d021      	beq.n	800374a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003706:	f7fe fae1 	bl	8001ccc <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	429a      	cmp	r2, r3
 8003714:	d302      	bcc.n	800371c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d116      	bne.n	800374a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2220      	movs	r2, #32
 8003726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003736:	f043 0220 	orr.w	r2, r3, #32
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e020      	b.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	0c1b      	lsrs	r3, r3, #16
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2b01      	cmp	r3, #1
 8003752:	d10c      	bne.n	800376e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	43da      	mvns	r2, r3
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	4013      	ands	r3, r2
 8003760:	b29b      	uxth	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	bf14      	ite	ne
 8003766:	2301      	movne	r3, #1
 8003768:	2300      	moveq	r3, #0
 800376a:	b2db      	uxtb	r3, r3
 800376c:	e00b      	b.n	8003786 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	43da      	mvns	r2, r3
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	4013      	ands	r3, r2
 800377a:	b29b      	uxth	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	bf14      	ite	ne
 8003780:	2301      	movne	r3, #1
 8003782:	2300      	moveq	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d18d      	bne.n	80036a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037a0:	e02d      	b.n	80037fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f000 f8ce 	bl	8003944 <I2C_IsAcknowledgeFailed>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e02d      	b.n	800380e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b8:	d021      	beq.n	80037fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ba:	f7fe fa87 	bl	8001ccc <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	68ba      	ldr	r2, [r7, #8]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d302      	bcc.n	80037d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d116      	bne.n	80037fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2220      	movs	r2, #32
 80037da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	f043 0220 	orr.w	r2, r3, #32
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e007      	b.n	800380e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003808:	2b80      	cmp	r3, #128	; 0x80
 800380a:	d1ca      	bne.n	80037a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}

08003816 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003816:	b580      	push	{r7, lr}
 8003818:	b084      	sub	sp, #16
 800381a:	af00      	add	r7, sp, #0
 800381c:	60f8      	str	r0, [r7, #12]
 800381e:	60b9      	str	r1, [r7, #8]
 8003820:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003822:	e02d      	b.n	8003880 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f000 f88d 	bl	8003944 <I2C_IsAcknowledgeFailed>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e02d      	b.n	8003890 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800383a:	d021      	beq.n	8003880 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800383c:	f7fe fa46 	bl	8001ccc <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	429a      	cmp	r2, r3
 800384a:	d302      	bcc.n	8003852 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d116      	bne.n	8003880 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2220      	movs	r2, #32
 800385c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	f043 0220 	orr.w	r2, r3, #32
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e007      	b.n	8003890 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	f003 0304 	and.w	r3, r3, #4
 800388a:	2b04      	cmp	r3, #4
 800388c:	d1ca      	bne.n	8003824 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038a4:	e042      	b.n	800392c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	695b      	ldr	r3, [r3, #20]
 80038ac:	f003 0310 	and.w	r3, r3, #16
 80038b0:	2b10      	cmp	r3, #16
 80038b2:	d119      	bne.n	80038e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f06f 0210 	mvn.w	r2, #16
 80038bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2220      	movs	r2, #32
 80038c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e029      	b.n	800393c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038e8:	f7fe f9f0 	bl	8001ccc <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d302      	bcc.n	80038fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d116      	bne.n	800392c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2200      	movs	r2, #0
 8003902:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2220      	movs	r2, #32
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003918:	f043 0220 	orr.w	r2, r3, #32
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e007      	b.n	800393c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003936:	2b40      	cmp	r3, #64	; 0x40
 8003938:	d1b5      	bne.n	80038a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3710      	adds	r7, #16
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003956:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800395a:	d11b      	bne.n	8003994 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003964:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2220      	movs	r2, #32
 8003970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003980:	f043 0204 	orr.w	r2, r3, #4
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e000      	b.n	8003996 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr

080039a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e272      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f000 8087 	beq.w	8003ace <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039c0:	4b92      	ldr	r3, [pc, #584]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f003 030c 	and.w	r3, r3, #12
 80039c8:	2b04      	cmp	r3, #4
 80039ca:	d00c      	beq.n	80039e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039cc:	4b8f      	ldr	r3, [pc, #572]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f003 030c 	and.w	r3, r3, #12
 80039d4:	2b08      	cmp	r3, #8
 80039d6:	d112      	bne.n	80039fe <HAL_RCC_OscConfig+0x5e>
 80039d8:	4b8c      	ldr	r3, [pc, #560]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039e4:	d10b      	bne.n	80039fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e6:	4b89      	ldr	r3, [pc, #548]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d06c      	beq.n	8003acc <HAL_RCC_OscConfig+0x12c>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d168      	bne.n	8003acc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e24c      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a06:	d106      	bne.n	8003a16 <HAL_RCC_OscConfig+0x76>
 8003a08:	4b80      	ldr	r3, [pc, #512]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a7f      	ldr	r2, [pc, #508]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a12:	6013      	str	r3, [r2, #0]
 8003a14:	e02e      	b.n	8003a74 <HAL_RCC_OscConfig+0xd4>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10c      	bne.n	8003a38 <HAL_RCC_OscConfig+0x98>
 8003a1e:	4b7b      	ldr	r3, [pc, #492]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a7a      	ldr	r2, [pc, #488]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	4b78      	ldr	r3, [pc, #480]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a77      	ldr	r2, [pc, #476]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	e01d      	b.n	8003a74 <HAL_RCC_OscConfig+0xd4>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a40:	d10c      	bne.n	8003a5c <HAL_RCC_OscConfig+0xbc>
 8003a42:	4b72      	ldr	r3, [pc, #456]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a71      	ldr	r2, [pc, #452]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	4b6f      	ldr	r3, [pc, #444]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a6e      	ldr	r2, [pc, #440]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a58:	6013      	str	r3, [r2, #0]
 8003a5a:	e00b      	b.n	8003a74 <HAL_RCC_OscConfig+0xd4>
 8003a5c:	4b6b      	ldr	r3, [pc, #428]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a6a      	ldr	r2, [pc, #424]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a66:	6013      	str	r3, [r2, #0]
 8003a68:	4b68      	ldr	r3, [pc, #416]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a67      	ldr	r2, [pc, #412]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d013      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7c:	f7fe f926 	bl	8001ccc <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a82:	e008      	b.n	8003a96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a84:	f7fe f922 	bl	8001ccc <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b64      	cmp	r3, #100	; 0x64
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e200      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a96:	4b5d      	ldr	r3, [pc, #372]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d0f0      	beq.n	8003a84 <HAL_RCC_OscConfig+0xe4>
 8003aa2:	e014      	b.n	8003ace <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa4:	f7fe f912 	bl	8001ccc <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aac:	f7fe f90e 	bl	8001ccc <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b64      	cmp	r3, #100	; 0x64
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e1ec      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003abe:	4b53      	ldr	r3, [pc, #332]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f0      	bne.n	8003aac <HAL_RCC_OscConfig+0x10c>
 8003aca:	e000      	b.n	8003ace <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d063      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ada:	4b4c      	ldr	r3, [pc, #304]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f003 030c 	and.w	r3, r3, #12
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00b      	beq.n	8003afe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ae6:	4b49      	ldr	r3, [pc, #292]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f003 030c 	and.w	r3, r3, #12
 8003aee:	2b08      	cmp	r3, #8
 8003af0:	d11c      	bne.n	8003b2c <HAL_RCC_OscConfig+0x18c>
 8003af2:	4b46      	ldr	r3, [pc, #280]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d116      	bne.n	8003b2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003afe:	4b43      	ldr	r3, [pc, #268]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d005      	beq.n	8003b16 <HAL_RCC_OscConfig+0x176>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d001      	beq.n	8003b16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e1c0      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b16:	4b3d      	ldr	r3, [pc, #244]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	00db      	lsls	r3, r3, #3
 8003b24:	4939      	ldr	r1, [pc, #228]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b2a:	e03a      	b.n	8003ba2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	691b      	ldr	r3, [r3, #16]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d020      	beq.n	8003b76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b34:	4b36      	ldr	r3, [pc, #216]	; (8003c10 <HAL_RCC_OscConfig+0x270>)
 8003b36:	2201      	movs	r2, #1
 8003b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3a:	f7fe f8c7 	bl	8001ccc <HAL_GetTick>
 8003b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b40:	e008      	b.n	8003b54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b42:	f7fe f8c3 	bl	8001ccc <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e1a1      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b54:	4b2d      	ldr	r3, [pc, #180]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d0f0      	beq.n	8003b42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b60:	4b2a      	ldr	r3, [pc, #168]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	695b      	ldr	r3, [r3, #20]
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	4927      	ldr	r1, [pc, #156]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	600b      	str	r3, [r1, #0]
 8003b74:	e015      	b.n	8003ba2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b76:	4b26      	ldr	r3, [pc, #152]	; (8003c10 <HAL_RCC_OscConfig+0x270>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b7c:	f7fe f8a6 	bl	8001ccc <HAL_GetTick>
 8003b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b82:	e008      	b.n	8003b96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b84:	f7fe f8a2 	bl	8001ccc <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e180      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b96:	4b1d      	ldr	r3, [pc, #116]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1f0      	bne.n	8003b84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0308 	and.w	r3, r3, #8
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d03a      	beq.n	8003c24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d019      	beq.n	8003bea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bb6:	4b17      	ldr	r3, [pc, #92]	; (8003c14 <HAL_RCC_OscConfig+0x274>)
 8003bb8:	2201      	movs	r2, #1
 8003bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bbc:	f7fe f886 	bl	8001ccc <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc4:	f7fe f882 	bl	8001ccc <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e160      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bd6:	4b0d      	ldr	r3, [pc, #52]	; (8003c0c <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bda:	f003 0302 	and.w	r3, r3, #2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d0f0      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003be2:	2001      	movs	r0, #1
 8003be4:	f000 fac4 	bl	8004170 <RCC_Delay>
 8003be8:	e01c      	b.n	8003c24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bea:	4b0a      	ldr	r3, [pc, #40]	; (8003c14 <HAL_RCC_OscConfig+0x274>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf0:	f7fe f86c 	bl	8001ccc <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bf6:	e00f      	b.n	8003c18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bf8:	f7fe f868 	bl	8001ccc <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d908      	bls.n	8003c18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e146      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
 8003c0a:	bf00      	nop
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	42420000 	.word	0x42420000
 8003c14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c18:	4b92      	ldr	r3, [pc, #584]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1e9      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0304 	and.w	r3, r3, #4
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f000 80a6 	beq.w	8003d7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c32:	2300      	movs	r3, #0
 8003c34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c36:	4b8b      	ldr	r3, [pc, #556]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d10d      	bne.n	8003c5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c42:	4b88      	ldr	r3, [pc, #544]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	4a87      	ldr	r2, [pc, #540]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	61d3      	str	r3, [r2, #28]
 8003c4e:	4b85      	ldr	r3, [pc, #532]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003c50:	69db      	ldr	r3, [r3, #28]
 8003c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c56:	60bb      	str	r3, [r7, #8]
 8003c58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c5e:	4b82      	ldr	r3, [pc, #520]	; (8003e68 <HAL_RCC_OscConfig+0x4c8>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d118      	bne.n	8003c9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c6a:	4b7f      	ldr	r3, [pc, #508]	; (8003e68 <HAL_RCC_OscConfig+0x4c8>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a7e      	ldr	r2, [pc, #504]	; (8003e68 <HAL_RCC_OscConfig+0x4c8>)
 8003c70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c76:	f7fe f829 	bl	8001ccc <HAL_GetTick>
 8003c7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c7c:	e008      	b.n	8003c90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c7e:	f7fe f825 	bl	8001ccc <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	2b64      	cmp	r3, #100	; 0x64
 8003c8a:	d901      	bls.n	8003c90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e103      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c90:	4b75      	ldr	r3, [pc, #468]	; (8003e68 <HAL_RCC_OscConfig+0x4c8>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d0f0      	beq.n	8003c7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d106      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x312>
 8003ca4:	4b6f      	ldr	r3, [pc, #444]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003ca6:	6a1b      	ldr	r3, [r3, #32]
 8003ca8:	4a6e      	ldr	r2, [pc, #440]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003caa:	f043 0301 	orr.w	r3, r3, #1
 8003cae:	6213      	str	r3, [r2, #32]
 8003cb0:	e02d      	b.n	8003d0e <HAL_RCC_OscConfig+0x36e>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10c      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x334>
 8003cba:	4b6a      	ldr	r3, [pc, #424]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
 8003cbe:	4a69      	ldr	r2, [pc, #420]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003cc0:	f023 0301 	bic.w	r3, r3, #1
 8003cc4:	6213      	str	r3, [r2, #32]
 8003cc6:	4b67      	ldr	r3, [pc, #412]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	4a66      	ldr	r2, [pc, #408]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003ccc:	f023 0304 	bic.w	r3, r3, #4
 8003cd0:	6213      	str	r3, [r2, #32]
 8003cd2:	e01c      	b.n	8003d0e <HAL_RCC_OscConfig+0x36e>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	2b05      	cmp	r3, #5
 8003cda:	d10c      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x356>
 8003cdc:	4b61      	ldr	r3, [pc, #388]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	4a60      	ldr	r2, [pc, #384]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003ce2:	f043 0304 	orr.w	r3, r3, #4
 8003ce6:	6213      	str	r3, [r2, #32]
 8003ce8:	4b5e      	ldr	r3, [pc, #376]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	4a5d      	ldr	r2, [pc, #372]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003cee:	f043 0301 	orr.w	r3, r3, #1
 8003cf2:	6213      	str	r3, [r2, #32]
 8003cf4:	e00b      	b.n	8003d0e <HAL_RCC_OscConfig+0x36e>
 8003cf6:	4b5b      	ldr	r3, [pc, #364]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	4a5a      	ldr	r2, [pc, #360]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003cfc:	f023 0301 	bic.w	r3, r3, #1
 8003d00:	6213      	str	r3, [r2, #32]
 8003d02:	4b58      	ldr	r3, [pc, #352]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	4a57      	ldr	r2, [pc, #348]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003d08:	f023 0304 	bic.w	r3, r3, #4
 8003d0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d015      	beq.n	8003d42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d16:	f7fd ffd9 	bl	8001ccc <HAL_GetTick>
 8003d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d1c:	e00a      	b.n	8003d34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d1e:	f7fd ffd5 	bl	8001ccc <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e0b1      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d34:	4b4b      	ldr	r3, [pc, #300]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0ee      	beq.n	8003d1e <HAL_RCC_OscConfig+0x37e>
 8003d40:	e014      	b.n	8003d6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d42:	f7fd ffc3 	bl	8001ccc <HAL_GetTick>
 8003d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d48:	e00a      	b.n	8003d60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d4a:	f7fd ffbf 	bl	8001ccc <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d901      	bls.n	8003d60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e09b      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d60:	4b40      	ldr	r3, [pc, #256]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003d62:	6a1b      	ldr	r3, [r3, #32]
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d1ee      	bne.n	8003d4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d6c:	7dfb      	ldrb	r3, [r7, #23]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d105      	bne.n	8003d7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d72:	4b3c      	ldr	r3, [pc, #240]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	4a3b      	ldr	r2, [pc, #236]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003d78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f000 8087 	beq.w	8003e96 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d88:	4b36      	ldr	r3, [pc, #216]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f003 030c 	and.w	r3, r3, #12
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d061      	beq.n	8003e58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	69db      	ldr	r3, [r3, #28]
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d146      	bne.n	8003e2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d9c:	4b33      	ldr	r3, [pc, #204]	; (8003e6c <HAL_RCC_OscConfig+0x4cc>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da2:	f7fd ff93 	bl	8001ccc <HAL_GetTick>
 8003da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003da8:	e008      	b.n	8003dbc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003daa:	f7fd ff8f 	bl	8001ccc <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d901      	bls.n	8003dbc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e06d      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dbc:	4b29      	ldr	r3, [pc, #164]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1f0      	bne.n	8003daa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a1b      	ldr	r3, [r3, #32]
 8003dcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dd0:	d108      	bne.n	8003de4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003dd2:	4b24      	ldr	r3, [pc, #144]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	4921      	ldr	r1, [pc, #132]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003de4:	4b1f      	ldr	r3, [pc, #124]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a19      	ldr	r1, [r3, #32]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df4:	430b      	orrs	r3, r1
 8003df6:	491b      	ldr	r1, [pc, #108]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dfc:	4b1b      	ldr	r3, [pc, #108]	; (8003e6c <HAL_RCC_OscConfig+0x4cc>)
 8003dfe:	2201      	movs	r2, #1
 8003e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e02:	f7fd ff63 	bl	8001ccc <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e08:	e008      	b.n	8003e1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e0a:	f7fd ff5f 	bl	8001ccc <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d901      	bls.n	8003e1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e03d      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e1c:	4b11      	ldr	r3, [pc, #68]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d0f0      	beq.n	8003e0a <HAL_RCC_OscConfig+0x46a>
 8003e28:	e035      	b.n	8003e96 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e2a:	4b10      	ldr	r3, [pc, #64]	; (8003e6c <HAL_RCC_OscConfig+0x4cc>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e30:	f7fd ff4c 	bl	8001ccc <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e36:	e008      	b.n	8003e4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e38:	f7fd ff48 	bl	8001ccc <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e026      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e4a:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <HAL_RCC_OscConfig+0x4c4>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1f0      	bne.n	8003e38 <HAL_RCC_OscConfig+0x498>
 8003e56:	e01e      	b.n	8003e96 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	69db      	ldr	r3, [r3, #28]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d107      	bne.n	8003e70 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e019      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
 8003e64:	40021000 	.word	0x40021000
 8003e68:	40007000 	.word	0x40007000
 8003e6c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e70:	4b0b      	ldr	r3, [pc, #44]	; (8003ea0 <HAL_RCC_OscConfig+0x500>)
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d106      	bne.n	8003e92 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d001      	beq.n	8003e96 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e000      	b.n	8003e98 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3718      	adds	r7, #24
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	40021000 	.word	0x40021000

08003ea4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d101      	bne.n	8003eb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e0d0      	b.n	800405a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003eb8:	4b6a      	ldr	r3, [pc, #424]	; (8004064 <HAL_RCC_ClockConfig+0x1c0>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0307 	and.w	r3, r3, #7
 8003ec0:	683a      	ldr	r2, [r7, #0]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d910      	bls.n	8003ee8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ec6:	4b67      	ldr	r3, [pc, #412]	; (8004064 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f023 0207 	bic.w	r2, r3, #7
 8003ece:	4965      	ldr	r1, [pc, #404]	; (8004064 <HAL_RCC_ClockConfig+0x1c0>)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ed6:	4b63      	ldr	r3, [pc, #396]	; (8004064 <HAL_RCC_ClockConfig+0x1c0>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0307 	and.w	r3, r3, #7
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d001      	beq.n	8003ee8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e0b8      	b.n	800405a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0302 	and.w	r3, r3, #2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d020      	beq.n	8003f36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0304 	and.w	r3, r3, #4
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d005      	beq.n	8003f0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f00:	4b59      	ldr	r3, [pc, #356]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	4a58      	ldr	r2, [pc, #352]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f06:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003f0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0308 	and.w	r3, r3, #8
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d005      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f18:	4b53      	ldr	r3, [pc, #332]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	4a52      	ldr	r2, [pc, #328]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003f22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f24:	4b50      	ldr	r3, [pc, #320]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	494d      	ldr	r1, [pc, #308]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d040      	beq.n	8003fc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d107      	bne.n	8003f5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f4a:	4b47      	ldr	r3, [pc, #284]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d115      	bne.n	8003f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e07f      	b.n	800405a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d107      	bne.n	8003f72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f62:	4b41      	ldr	r3, [pc, #260]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d109      	bne.n	8003f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e073      	b.n	800405a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f72:	4b3d      	ldr	r3, [pc, #244]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e06b      	b.n	800405a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f82:	4b39      	ldr	r3, [pc, #228]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f023 0203 	bic.w	r2, r3, #3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	4936      	ldr	r1, [pc, #216]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f94:	f7fd fe9a 	bl	8001ccc <HAL_GetTick>
 8003f98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f9a:	e00a      	b.n	8003fb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f9c:	f7fd fe96 	bl	8001ccc <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e053      	b.n	800405a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fb2:	4b2d      	ldr	r3, [pc, #180]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f003 020c 	and.w	r2, r3, #12
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d1eb      	bne.n	8003f9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fc4:	4b27      	ldr	r3, [pc, #156]	; (8004064 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0307 	and.w	r3, r3, #7
 8003fcc:	683a      	ldr	r2, [r7, #0]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d210      	bcs.n	8003ff4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fd2:	4b24      	ldr	r3, [pc, #144]	; (8004064 <HAL_RCC_ClockConfig+0x1c0>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f023 0207 	bic.w	r2, r3, #7
 8003fda:	4922      	ldr	r1, [pc, #136]	; (8004064 <HAL_RCC_ClockConfig+0x1c0>)
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fe2:	4b20      	ldr	r3, [pc, #128]	; (8004064 <HAL_RCC_ClockConfig+0x1c0>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d001      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e032      	b.n	800405a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d008      	beq.n	8004012 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004000:	4b19      	ldr	r3, [pc, #100]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	4916      	ldr	r1, [pc, #88]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 800400e:	4313      	orrs	r3, r2
 8004010:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0308 	and.w	r3, r3, #8
 800401a:	2b00      	cmp	r3, #0
 800401c:	d009      	beq.n	8004032 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800401e:	4b12      	ldr	r3, [pc, #72]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	490e      	ldr	r1, [pc, #56]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 800402e:	4313      	orrs	r3, r2
 8004030:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004032:	f000 f821 	bl	8004078 <HAL_RCC_GetSysClockFreq>
 8004036:	4602      	mov	r2, r0
 8004038:	4b0b      	ldr	r3, [pc, #44]	; (8004068 <HAL_RCC_ClockConfig+0x1c4>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	091b      	lsrs	r3, r3, #4
 800403e:	f003 030f 	and.w	r3, r3, #15
 8004042:	490a      	ldr	r1, [pc, #40]	; (800406c <HAL_RCC_ClockConfig+0x1c8>)
 8004044:	5ccb      	ldrb	r3, [r1, r3]
 8004046:	fa22 f303 	lsr.w	r3, r2, r3
 800404a:	4a09      	ldr	r2, [pc, #36]	; (8004070 <HAL_RCC_ClockConfig+0x1cc>)
 800404c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800404e:	4b09      	ldr	r3, [pc, #36]	; (8004074 <HAL_RCC_ClockConfig+0x1d0>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4618      	mov	r0, r3
 8004054:	f7fd fdf8 	bl	8001c48 <HAL_InitTick>

  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	40022000 	.word	0x40022000
 8004068:	40021000 	.word	0x40021000
 800406c:	080070a0 	.word	0x080070a0
 8004070:	20000000 	.word	0x20000000
 8004074:	20000004 	.word	0x20000004

08004078 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004078:	b490      	push	{r4, r7}
 800407a:	b08a      	sub	sp, #40	; 0x28
 800407c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800407e:	4b29      	ldr	r3, [pc, #164]	; (8004124 <HAL_RCC_GetSysClockFreq+0xac>)
 8004080:	1d3c      	adds	r4, r7, #4
 8004082:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004084:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004088:	f240 2301 	movw	r3, #513	; 0x201
 800408c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800408e:	2300      	movs	r3, #0
 8004090:	61fb      	str	r3, [r7, #28]
 8004092:	2300      	movs	r3, #0
 8004094:	61bb      	str	r3, [r7, #24]
 8004096:	2300      	movs	r3, #0
 8004098:	627b      	str	r3, [r7, #36]	; 0x24
 800409a:	2300      	movs	r3, #0
 800409c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800409e:	2300      	movs	r3, #0
 80040a0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80040a2:	4b21      	ldr	r3, [pc, #132]	; (8004128 <HAL_RCC_GetSysClockFreq+0xb0>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	f003 030c 	and.w	r3, r3, #12
 80040ae:	2b04      	cmp	r3, #4
 80040b0:	d002      	beq.n	80040b8 <HAL_RCC_GetSysClockFreq+0x40>
 80040b2:	2b08      	cmp	r3, #8
 80040b4:	d003      	beq.n	80040be <HAL_RCC_GetSysClockFreq+0x46>
 80040b6:	e02b      	b.n	8004110 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040b8:	4b1c      	ldr	r3, [pc, #112]	; (800412c <HAL_RCC_GetSysClockFreq+0xb4>)
 80040ba:	623b      	str	r3, [r7, #32]
      break;
 80040bc:	e02b      	b.n	8004116 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	0c9b      	lsrs	r3, r3, #18
 80040c2:	f003 030f 	and.w	r3, r3, #15
 80040c6:	3328      	adds	r3, #40	; 0x28
 80040c8:	443b      	add	r3, r7
 80040ca:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80040ce:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d012      	beq.n	8004100 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040da:	4b13      	ldr	r3, [pc, #76]	; (8004128 <HAL_RCC_GetSysClockFreq+0xb0>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	0c5b      	lsrs	r3, r3, #17
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	3328      	adds	r3, #40	; 0x28
 80040e6:	443b      	add	r3, r7
 80040e8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80040ec:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	4a0e      	ldr	r2, [pc, #56]	; (800412c <HAL_RCC_GetSysClockFreq+0xb4>)
 80040f2:	fb03 f202 	mul.w	r2, r3, r2
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040fc:	627b      	str	r3, [r7, #36]	; 0x24
 80040fe:	e004      	b.n	800410a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	4a0b      	ldr	r2, [pc, #44]	; (8004130 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004104:	fb02 f303 	mul.w	r3, r2, r3
 8004108:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800410a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410c:	623b      	str	r3, [r7, #32]
      break;
 800410e:	e002      	b.n	8004116 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004110:	4b06      	ldr	r3, [pc, #24]	; (800412c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004112:	623b      	str	r3, [r7, #32]
      break;
 8004114:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004116:	6a3b      	ldr	r3, [r7, #32]
}
 8004118:	4618      	mov	r0, r3
 800411a:	3728      	adds	r7, #40	; 0x28
 800411c:	46bd      	mov	sp, r7
 800411e:	bc90      	pop	{r4, r7}
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	08007090 	.word	0x08007090
 8004128:	40021000 	.word	0x40021000
 800412c:	007a1200 	.word	0x007a1200
 8004130:	003d0900 	.word	0x003d0900

08004134 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004138:	4b02      	ldr	r3, [pc, #8]	; (8004144 <HAL_RCC_GetHCLKFreq+0x10>)
 800413a:	681b      	ldr	r3, [r3, #0]
}
 800413c:	4618      	mov	r0, r3
 800413e:	46bd      	mov	sp, r7
 8004140:	bc80      	pop	{r7}
 8004142:	4770      	bx	lr
 8004144:	20000000 	.word	0x20000000

08004148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800414c:	f7ff fff2 	bl	8004134 <HAL_RCC_GetHCLKFreq>
 8004150:	4602      	mov	r2, r0
 8004152:	4b05      	ldr	r3, [pc, #20]	; (8004168 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	0a1b      	lsrs	r3, r3, #8
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	4903      	ldr	r1, [pc, #12]	; (800416c <HAL_RCC_GetPCLK1Freq+0x24>)
 800415e:	5ccb      	ldrb	r3, [r1, r3]
 8004160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004164:	4618      	mov	r0, r3
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40021000 	.word	0x40021000
 800416c:	080070b0 	.word	0x080070b0

08004170 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004178:	4b0a      	ldr	r3, [pc, #40]	; (80041a4 <RCC_Delay+0x34>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a0a      	ldr	r2, [pc, #40]	; (80041a8 <RCC_Delay+0x38>)
 800417e:	fba2 2303 	umull	r2, r3, r2, r3
 8004182:	0a5b      	lsrs	r3, r3, #9
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	fb02 f303 	mul.w	r3, r2, r3
 800418a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800418c:	bf00      	nop
  }
  while (Delay --);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	1e5a      	subs	r2, r3, #1
 8004192:	60fa      	str	r2, [r7, #12]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1f9      	bne.n	800418c <RCC_Delay+0x1c>
}
 8004198:	bf00      	nop
 800419a:	bf00      	nop
 800419c:	3714      	adds	r7, #20
 800419e:	46bd      	mov	sp, r7
 80041a0:	bc80      	pop	{r7}
 80041a2:	4770      	bx	lr
 80041a4:	20000000 	.word	0x20000000
 80041a8:	10624dd3 	.word	0x10624dd3

080041ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e041      	b.n	8004242 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d106      	bne.n	80041d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7fd fc32 	bl	8001a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2202      	movs	r2, #2
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	3304      	adds	r3, #4
 80041e8:	4619      	mov	r1, r3
 80041ea:	4610      	mov	r0, r2
 80041ec:	f000 fd44 	bl	8004c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}

0800424a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800424a:	b580      	push	{r7, lr}
 800424c:	b082      	sub	sp, #8
 800424e:	af00      	add	r7, sp, #0
 8004250:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d101      	bne.n	800425c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e041      	b.n	80042e0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	d106      	bne.n	8004276 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 f839 	bl	80042e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2202      	movs	r2, #2
 800427a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	3304      	adds	r3, #4
 8004286:	4619      	mov	r1, r3
 8004288:	4610      	mov	r0, r2
 800428a:	f000 fcf5 	bl	8004c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2201      	movs	r2, #1
 80042ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2201      	movs	r2, #1
 80042da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042de:	2300      	movs	r3, #0
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3708      	adds	r7, #8
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bc80      	pop	{r7}
 80042f8:	4770      	bx	lr
	...

080042fc <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	60b9      	str	r1, [r7, #8]
 8004306:	607a      	str	r2, [r7, #4]
 8004308:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d109      	bne.n	8004324 <HAL_TIM_PWM_Start_DMA+0x28>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004316:	b2db      	uxtb	r3, r3
 8004318:	2b02      	cmp	r3, #2
 800431a:	bf0c      	ite	eq
 800431c:	2301      	moveq	r3, #1
 800431e:	2300      	movne	r3, #0
 8004320:	b2db      	uxtb	r3, r3
 8004322:	e022      	b.n	800436a <HAL_TIM_PWM_Start_DMA+0x6e>
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2b04      	cmp	r3, #4
 8004328:	d109      	bne.n	800433e <HAL_TIM_PWM_Start_DMA+0x42>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	bf0c      	ite	eq
 8004336:	2301      	moveq	r3, #1
 8004338:	2300      	movne	r3, #0
 800433a:	b2db      	uxtb	r3, r3
 800433c:	e015      	b.n	800436a <HAL_TIM_PWM_Start_DMA+0x6e>
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	2b08      	cmp	r3, #8
 8004342:	d109      	bne.n	8004358 <HAL_TIM_PWM_Start_DMA+0x5c>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800434a:	b2db      	uxtb	r3, r3
 800434c:	2b02      	cmp	r3, #2
 800434e:	bf0c      	ite	eq
 8004350:	2301      	moveq	r3, #1
 8004352:	2300      	movne	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	e008      	b.n	800436a <HAL_TIM_PWM_Start_DMA+0x6e>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b02      	cmp	r3, #2
 8004362:	bf0c      	ite	eq
 8004364:	2301      	moveq	r3, #1
 8004366:	2300      	movne	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <HAL_TIM_PWM_Start_DMA+0x76>
  {
    return HAL_BUSY;
 800436e:	2302      	movs	r3, #2
 8004370:	e14e      	b.n	8004610 <HAL_TIM_PWM_Start_DMA+0x314>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d109      	bne.n	800438c <HAL_TIM_PWM_Start_DMA+0x90>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800437e:	b2db      	uxtb	r3, r3
 8004380:	2b01      	cmp	r3, #1
 8004382:	bf0c      	ite	eq
 8004384:	2301      	moveq	r3, #1
 8004386:	2300      	movne	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	e022      	b.n	80043d2 <HAL_TIM_PWM_Start_DMA+0xd6>
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2b04      	cmp	r3, #4
 8004390:	d109      	bne.n	80043a6 <HAL_TIM_PWM_Start_DMA+0xaa>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b01      	cmp	r3, #1
 800439c:	bf0c      	ite	eq
 800439e:	2301      	moveq	r3, #1
 80043a0:	2300      	movne	r3, #0
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	e015      	b.n	80043d2 <HAL_TIM_PWM_Start_DMA+0xd6>
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d109      	bne.n	80043c0 <HAL_TIM_PWM_Start_DMA+0xc4>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	bf0c      	ite	eq
 80043b8:	2301      	moveq	r3, #1
 80043ba:	2300      	movne	r3, #0
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	e008      	b.n	80043d2 <HAL_TIM_PWM_Start_DMA+0xd6>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	bf0c      	ite	eq
 80043cc:	2301      	moveq	r3, #1
 80043ce:	2300      	movne	r3, #0
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d024      	beq.n	8004420 <HAL_TIM_PWM_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d104      	bne.n	80043e6 <HAL_TIM_PWM_Start_DMA+0xea>
 80043dc:	887b      	ldrh	r3, [r7, #2]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d001      	beq.n	80043e6 <HAL_TIM_PWM_Start_DMA+0xea>
    {
      return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e114      	b.n	8004610 <HAL_TIM_PWM_Start_DMA+0x314>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d104      	bne.n	80043f6 <HAL_TIM_PWM_Start_DMA+0xfa>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2202      	movs	r2, #2
 80043f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043f4:	e016      	b.n	8004424 <HAL_TIM_PWM_Start_DMA+0x128>
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	2b04      	cmp	r3, #4
 80043fa:	d104      	bne.n	8004406 <HAL_TIM_PWM_Start_DMA+0x10a>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2202      	movs	r2, #2
 8004400:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004404:	e00e      	b.n	8004424 <HAL_TIM_PWM_Start_DMA+0x128>
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	2b08      	cmp	r3, #8
 800440a:	d104      	bne.n	8004416 <HAL_TIM_PWM_Start_DMA+0x11a>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2202      	movs	r2, #2
 8004410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004414:	e006      	b.n	8004424 <HAL_TIM_PWM_Start_DMA+0x128>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2202      	movs	r2, #2
 800441a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800441e:	e001      	b.n	8004424 <HAL_TIM_PWM_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e0f5      	b.n	8004610 <HAL_TIM_PWM_Start_DMA+0x314>
  }

  switch (Channel)
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	2b0c      	cmp	r3, #12
 8004428:	f200 80ae 	bhi.w	8004588 <HAL_TIM_PWM_Start_DMA+0x28c>
 800442c:	a201      	add	r2, pc, #4	; (adr r2, 8004434 <HAL_TIM_PWM_Start_DMA+0x138>)
 800442e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004432:	bf00      	nop
 8004434:	08004469 	.word	0x08004469
 8004438:	08004589 	.word	0x08004589
 800443c:	08004589 	.word	0x08004589
 8004440:	08004589 	.word	0x08004589
 8004444:	080044b1 	.word	0x080044b1
 8004448:	08004589 	.word	0x08004589
 800444c:	08004589 	.word	0x08004589
 8004450:	08004589 	.word	0x08004589
 8004454:	080044f9 	.word	0x080044f9
 8004458:	08004589 	.word	0x08004589
 800445c:	08004589 	.word	0x08004589
 8004460:	08004589 	.word	0x08004589
 8004464:	08004541 	.word	0x08004541
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446c:	4a6a      	ldr	r2, [pc, #424]	; (8004618 <HAL_TIM_PWM_Start_DMA+0x31c>)
 800446e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004474:	4a69      	ldr	r2, [pc, #420]	; (800461c <HAL_TIM_PWM_Start_DMA+0x320>)
 8004476:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447c:	4a68      	ldr	r2, [pc, #416]	; (8004620 <HAL_TIM_PWM_Start_DMA+0x324>)
 800447e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004484:	6879      	ldr	r1, [r7, #4]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	3334      	adds	r3, #52	; 0x34
 800448c:	461a      	mov	r2, r3
 800448e:	887b      	ldrh	r3, [r7, #2]
 8004490:	f7fd fdb2 	bl	8001ff8 <HAL_DMA_Start_IT>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <HAL_TIM_PWM_Start_DMA+0x1a2>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e0b8      	b.n	8004610 <HAL_TIM_PWM_Start_DMA+0x314>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	68da      	ldr	r2, [r3, #12]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044ac:	60da      	str	r2, [r3, #12]
      break;
 80044ae:	e06c      	b.n	800458a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044b4:	4a58      	ldr	r2, [pc, #352]	; (8004618 <HAL_TIM_PWM_Start_DMA+0x31c>)
 80044b6:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044bc:	4a57      	ldr	r2, [pc, #348]	; (800461c <HAL_TIM_PWM_Start_DMA+0x320>)
 80044be:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c4:	4a56      	ldr	r2, [pc, #344]	; (8004620 <HAL_TIM_PWM_Start_DMA+0x324>)
 80044c6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80044cc:	6879      	ldr	r1, [r7, #4]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	3338      	adds	r3, #56	; 0x38
 80044d4:	461a      	mov	r2, r3
 80044d6:	887b      	ldrh	r3, [r7, #2]
 80044d8:	f7fd fd8e 	bl	8001ff8 <HAL_DMA_Start_IT>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d001      	beq.n	80044e6 <HAL_TIM_PWM_Start_DMA+0x1ea>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e094      	b.n	8004610 <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68da      	ldr	r2, [r3, #12]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80044f4:	60da      	str	r2, [r3, #12]
      break;
 80044f6:	e048      	b.n	800458a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fc:	4a46      	ldr	r2, [pc, #280]	; (8004618 <HAL_TIM_PWM_Start_DMA+0x31c>)
 80044fe:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004504:	4a45      	ldr	r2, [pc, #276]	; (800461c <HAL_TIM_PWM_Start_DMA+0x320>)
 8004506:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800450c:	4a44      	ldr	r2, [pc, #272]	; (8004620 <HAL_TIM_PWM_Start_DMA+0x324>)
 800450e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	333c      	adds	r3, #60	; 0x3c
 800451c:	461a      	mov	r2, r3
 800451e:	887b      	ldrh	r3, [r7, #2]
 8004520:	f7fd fd6a 	bl	8001ff8 <HAL_DMA_Start_IT>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d001      	beq.n	800452e <HAL_TIM_PWM_Start_DMA+0x232>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e070      	b.n	8004610 <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68da      	ldr	r2, [r3, #12]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800453c:	60da      	str	r2, [r3, #12]
      break;
 800453e:	e024      	b.n	800458a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004544:	4a34      	ldr	r2, [pc, #208]	; (8004618 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8004546:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454c:	4a33      	ldr	r2, [pc, #204]	; (800461c <HAL_TIM_PWM_Start_DMA+0x320>)
 800454e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004554:	4a32      	ldr	r2, [pc, #200]	; (8004620 <HAL_TIM_PWM_Start_DMA+0x324>)
 8004556:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800455c:	6879      	ldr	r1, [r7, #4]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	3340      	adds	r3, #64	; 0x40
 8004564:	461a      	mov	r2, r3
 8004566:	887b      	ldrh	r3, [r7, #2]
 8004568:	f7fd fd46 	bl	8001ff8 <HAL_DMA_Start_IT>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d001      	beq.n	8004576 <HAL_TIM_PWM_Start_DMA+0x27a>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e04c      	b.n	8004610 <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68da      	ldr	r2, [r3, #12]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004584:	60da      	str	r2, [r3, #12]
      break;
 8004586:	e000      	b.n	800458a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    default:
      break;
 8004588:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2201      	movs	r2, #1
 8004590:	68b9      	ldr	r1, [r7, #8]
 8004592:	4618      	mov	r0, r3
 8004594:	f000 fdf0 	bl	8005178 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a21      	ldr	r2, [pc, #132]	; (8004624 <HAL_TIM_PWM_Start_DMA+0x328>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d107      	bne.n	80045b2 <HAL_TIM_PWM_Start_DMA+0x2b6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a1b      	ldr	r2, [pc, #108]	; (8004624 <HAL_TIM_PWM_Start_DMA+0x328>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d00e      	beq.n	80045da <HAL_TIM_PWM_Start_DMA+0x2de>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c4:	d009      	beq.n	80045da <HAL_TIM_PWM_Start_DMA+0x2de>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a17      	ldr	r2, [pc, #92]	; (8004628 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d004      	beq.n	80045da <HAL_TIM_PWM_Start_DMA+0x2de>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a15      	ldr	r2, [pc, #84]	; (800462c <HAL_TIM_PWM_Start_DMA+0x330>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d111      	bne.n	80045fe <HAL_TIM_PWM_Start_DMA+0x302>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 0307 	and.w	r3, r3, #7
 80045e4:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	2b06      	cmp	r3, #6
 80045ea:	d010      	beq.n	800460e <HAL_TIM_PWM_Start_DMA+0x312>
    {
      __HAL_TIM_ENABLE(htim);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f042 0201 	orr.w	r2, r2, #1
 80045fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045fc:	e007      	b.n	800460e <HAL_TIM_PWM_Start_DMA+0x312>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f042 0201 	orr.w	r2, r2, #1
 800460c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3718      	adds	r7, #24
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}
 8004618:	08004b67 	.word	0x08004b67
 800461c:	08004c0f 	.word	0x08004c0f
 8004620:	08004ad5 	.word	0x08004ad5
 8004624:	40012c00 	.word	0x40012c00
 8004628:	40000400 	.word	0x40000400
 800462c:	40000800 	.word	0x40000800

08004630 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b0c      	cmp	r3, #12
 800463e:	d855      	bhi.n	80046ec <HAL_TIM_PWM_Stop_DMA+0xbc>
 8004640:	a201      	add	r2, pc, #4	; (adr r2, 8004648 <HAL_TIM_PWM_Stop_DMA+0x18>)
 8004642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004646:	bf00      	nop
 8004648:	0800467d 	.word	0x0800467d
 800464c:	080046ed 	.word	0x080046ed
 8004650:	080046ed 	.word	0x080046ed
 8004654:	080046ed 	.word	0x080046ed
 8004658:	08004699 	.word	0x08004699
 800465c:	080046ed 	.word	0x080046ed
 8004660:	080046ed 	.word	0x080046ed
 8004664:	080046ed 	.word	0x080046ed
 8004668:	080046b5 	.word	0x080046b5
 800466c:	080046ed 	.word	0x080046ed
 8004670:	080046ed 	.word	0x080046ed
 8004674:	080046ed 	.word	0x080046ed
 8004678:	080046d1 	.word	0x080046d1
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68da      	ldr	r2, [r3, #12]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800468a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004690:	4618      	mov	r0, r3
 8004692:	f7fd fd11 	bl	80020b8 <HAL_DMA_Abort_IT>
      break;
 8004696:	e02a      	b.n	80046ee <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68da      	ldr	r2, [r3, #12]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046a6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ac:	4618      	mov	r0, r3
 80046ae:	f7fd fd03 	bl	80020b8 <HAL_DMA_Abort_IT>
      break;
 80046b2:	e01c      	b.n	80046ee <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68da      	ldr	r2, [r3, #12]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046c2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7fd fcf5 	bl	80020b8 <HAL_DMA_Abort_IT>
      break;
 80046ce:	e00e      	b.n	80046ee <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80046de:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7fd fce7 	bl	80020b8 <HAL_DMA_Abort_IT>
      break;
 80046ea:	e000      	b.n	80046ee <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 80046ec:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2200      	movs	r2, #0
 80046f4:	6839      	ldr	r1, [r7, #0]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 fd3e 	bl	8005178 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a29      	ldr	r2, [pc, #164]	; (80047a8 <HAL_TIM_PWM_Stop_DMA+0x178>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d117      	bne.n	8004736 <HAL_TIM_PWM_Stop_DMA+0x106>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6a1a      	ldr	r2, [r3, #32]
 800470c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004710:	4013      	ands	r3, r2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d10f      	bne.n	8004736 <HAL_TIM_PWM_Stop_DMA+0x106>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6a1a      	ldr	r2, [r3, #32]
 800471c:	f240 4344 	movw	r3, #1092	; 0x444
 8004720:	4013      	ands	r3, r2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d107      	bne.n	8004736 <HAL_TIM_PWM_Stop_DMA+0x106>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004734:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	6a1a      	ldr	r2, [r3, #32]
 800473c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004740:	4013      	ands	r3, r2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d10f      	bne.n	8004766 <HAL_TIM_PWM_Stop_DMA+0x136>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	6a1a      	ldr	r2, [r3, #32]
 800474c:	f240 4344 	movw	r3, #1092	; 0x444
 8004750:	4013      	ands	r3, r2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d107      	bne.n	8004766 <HAL_TIM_PWM_Stop_DMA+0x136>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0201 	bic.w	r2, r2, #1
 8004764:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d104      	bne.n	8004776 <HAL_TIM_PWM_Stop_DMA+0x146>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004774:	e013      	b.n	800479e <HAL_TIM_PWM_Stop_DMA+0x16e>
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	2b04      	cmp	r3, #4
 800477a:	d104      	bne.n	8004786 <HAL_TIM_PWM_Stop_DMA+0x156>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004784:	e00b      	b.n	800479e <HAL_TIM_PWM_Stop_DMA+0x16e>
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	2b08      	cmp	r3, #8
 800478a:	d104      	bne.n	8004796 <HAL_TIM_PWM_Stop_DMA+0x166>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004794:	e003      	b.n	800479e <HAL_TIM_PWM_Stop_DMA+0x16e>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3708      	adds	r7, #8
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	40012c00 	.word	0x40012c00

080047ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d101      	bne.n	80047c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80047c2:	2302      	movs	r3, #2
 80047c4:	e0ac      	b.n	8004920 <HAL_TIM_PWM_ConfigChannel+0x174>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2b0c      	cmp	r3, #12
 80047d2:	f200 809f 	bhi.w	8004914 <HAL_TIM_PWM_ConfigChannel+0x168>
 80047d6:	a201      	add	r2, pc, #4	; (adr r2, 80047dc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80047d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047dc:	08004811 	.word	0x08004811
 80047e0:	08004915 	.word	0x08004915
 80047e4:	08004915 	.word	0x08004915
 80047e8:	08004915 	.word	0x08004915
 80047ec:	08004851 	.word	0x08004851
 80047f0:	08004915 	.word	0x08004915
 80047f4:	08004915 	.word	0x08004915
 80047f8:	08004915 	.word	0x08004915
 80047fc:	08004893 	.word	0x08004893
 8004800:	08004915 	.word	0x08004915
 8004804:	08004915 	.word	0x08004915
 8004808:	08004915 	.word	0x08004915
 800480c:	080048d3 	.word	0x080048d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68b9      	ldr	r1, [r7, #8]
 8004816:	4618      	mov	r0, r3
 8004818:	f000 fa90 	bl	8004d3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	699a      	ldr	r2, [r3, #24]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f042 0208 	orr.w	r2, r2, #8
 800482a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	699a      	ldr	r2, [r3, #24]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f022 0204 	bic.w	r2, r2, #4
 800483a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	6999      	ldr	r1, [r3, #24]
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	691a      	ldr	r2, [r3, #16]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	619a      	str	r2, [r3, #24]
      break;
 800484e:	e062      	b.n	8004916 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68b9      	ldr	r1, [r7, #8]
 8004856:	4618      	mov	r0, r3
 8004858:	f000 fad6 	bl	8004e08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	699a      	ldr	r2, [r3, #24]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800486a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	699a      	ldr	r2, [r3, #24]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800487a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	6999      	ldr	r1, [r3, #24]
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	691b      	ldr	r3, [r3, #16]
 8004886:	021a      	lsls	r2, r3, #8
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	430a      	orrs	r2, r1
 800488e:	619a      	str	r2, [r3, #24]
      break;
 8004890:	e041      	b.n	8004916 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	68b9      	ldr	r1, [r7, #8]
 8004898:	4618      	mov	r0, r3
 800489a:	f000 fb1f 	bl	8004edc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	69da      	ldr	r2, [r3, #28]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f042 0208 	orr.w	r2, r2, #8
 80048ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	69da      	ldr	r2, [r3, #28]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f022 0204 	bic.w	r2, r2, #4
 80048bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	69d9      	ldr	r1, [r3, #28]
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	691a      	ldr	r2, [r3, #16]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	61da      	str	r2, [r3, #28]
      break;
 80048d0:	e021      	b.n	8004916 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68b9      	ldr	r1, [r7, #8]
 80048d8:	4618      	mov	r0, r3
 80048da:	f000 fb69 	bl	8004fb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	69da      	ldr	r2, [r3, #28]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	69da      	ldr	r2, [r3, #28]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	69d9      	ldr	r1, [r3, #28]
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	021a      	lsls	r2, r3, #8
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	430a      	orrs	r2, r1
 8004910:	61da      	str	r2, [r3, #28]
      break;
 8004912:	e000      	b.n	8004916 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004914:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	3710      	adds	r7, #16
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}

08004928 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004938:	2b01      	cmp	r3, #1
 800493a:	d101      	bne.n	8004940 <HAL_TIM_ConfigClockSource+0x18>
 800493c:	2302      	movs	r3, #2
 800493e:	e0b3      	b.n	8004aa8 <HAL_TIM_ConfigClockSource+0x180>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2202      	movs	r2, #2
 800494c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800495e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004966:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004978:	d03e      	beq.n	80049f8 <HAL_TIM_ConfigClockSource+0xd0>
 800497a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800497e:	f200 8087 	bhi.w	8004a90 <HAL_TIM_ConfigClockSource+0x168>
 8004982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004986:	f000 8085 	beq.w	8004a94 <HAL_TIM_ConfigClockSource+0x16c>
 800498a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800498e:	d87f      	bhi.n	8004a90 <HAL_TIM_ConfigClockSource+0x168>
 8004990:	2b70      	cmp	r3, #112	; 0x70
 8004992:	d01a      	beq.n	80049ca <HAL_TIM_ConfigClockSource+0xa2>
 8004994:	2b70      	cmp	r3, #112	; 0x70
 8004996:	d87b      	bhi.n	8004a90 <HAL_TIM_ConfigClockSource+0x168>
 8004998:	2b60      	cmp	r3, #96	; 0x60
 800499a:	d050      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0x116>
 800499c:	2b60      	cmp	r3, #96	; 0x60
 800499e:	d877      	bhi.n	8004a90 <HAL_TIM_ConfigClockSource+0x168>
 80049a0:	2b50      	cmp	r3, #80	; 0x50
 80049a2:	d03c      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0xf6>
 80049a4:	2b50      	cmp	r3, #80	; 0x50
 80049a6:	d873      	bhi.n	8004a90 <HAL_TIM_ConfigClockSource+0x168>
 80049a8:	2b40      	cmp	r3, #64	; 0x40
 80049aa:	d058      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0x136>
 80049ac:	2b40      	cmp	r3, #64	; 0x40
 80049ae:	d86f      	bhi.n	8004a90 <HAL_TIM_ConfigClockSource+0x168>
 80049b0:	2b30      	cmp	r3, #48	; 0x30
 80049b2:	d064      	beq.n	8004a7e <HAL_TIM_ConfigClockSource+0x156>
 80049b4:	2b30      	cmp	r3, #48	; 0x30
 80049b6:	d86b      	bhi.n	8004a90 <HAL_TIM_ConfigClockSource+0x168>
 80049b8:	2b20      	cmp	r3, #32
 80049ba:	d060      	beq.n	8004a7e <HAL_TIM_ConfigClockSource+0x156>
 80049bc:	2b20      	cmp	r3, #32
 80049be:	d867      	bhi.n	8004a90 <HAL_TIM_ConfigClockSource+0x168>
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d05c      	beq.n	8004a7e <HAL_TIM_ConfigClockSource+0x156>
 80049c4:	2b10      	cmp	r3, #16
 80049c6:	d05a      	beq.n	8004a7e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80049c8:	e062      	b.n	8004a90 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6818      	ldr	r0, [r3, #0]
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	6899      	ldr	r1, [r3, #8]
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	f000 fbae 	bl	800513a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80049ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	609a      	str	r2, [r3, #8]
      break;
 80049f6:	e04e      	b.n	8004a96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6818      	ldr	r0, [r3, #0]
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	6899      	ldr	r1, [r3, #8]
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	f000 fb97 	bl	800513a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a1a:	609a      	str	r2, [r3, #8]
      break;
 8004a1c:	e03b      	b.n	8004a96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6818      	ldr	r0, [r3, #0]
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	6859      	ldr	r1, [r3, #4]
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	f000 fb0e 	bl	800504c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2150      	movs	r1, #80	; 0x50
 8004a36:	4618      	mov	r0, r3
 8004a38:	f000 fb65 	bl	8005106 <TIM_ITRx_SetConfig>
      break;
 8004a3c:	e02b      	b.n	8004a96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6818      	ldr	r0, [r3, #0]
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	6859      	ldr	r1, [r3, #4]
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	f000 fb2c 	bl	80050a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2160      	movs	r1, #96	; 0x60
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 fb55 	bl	8005106 <TIM_ITRx_SetConfig>
      break;
 8004a5c:	e01b      	b.n	8004a96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6818      	ldr	r0, [r3, #0]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	6859      	ldr	r1, [r3, #4]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	f000 faee 	bl	800504c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2140      	movs	r1, #64	; 0x40
 8004a76:	4618      	mov	r0, r3
 8004a78:	f000 fb45 	bl	8005106 <TIM_ITRx_SetConfig>
      break;
 8004a7c:	e00b      	b.n	8004a96 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4619      	mov	r1, r3
 8004a88:	4610      	mov	r0, r2
 8004a8a:	f000 fb3c 	bl	8005106 <TIM_ITRx_SetConfig>
        break;
 8004a8e:	e002      	b.n	8004a96 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004a90:	bf00      	nop
 8004a92:	e000      	b.n	8004a96 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004a94:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004ab8:	bf00      	nop
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bc80      	pop	{r7}
 8004ac0:	4770      	bx	lr

08004ac2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ac2:	b480      	push	{r7}
 8004ac4:	b083      	sub	sp, #12
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004aca:	bf00      	nop
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bc80      	pop	{r7}
 8004ad2:	4770      	bx	lr

08004ad4 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d107      	bne.n	8004afc <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2201      	movs	r2, #1
 8004af0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004afa:	e02a      	b.n	8004b52 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d107      	bne.n	8004b16 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2202      	movs	r2, #2
 8004b0a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b14:	e01d      	b.n	8004b52 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d107      	bne.n	8004b30 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2204      	movs	r2, #4
 8004b24:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b2e:	e010      	b.n	8004b52 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d107      	bne.n	8004b4a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2208      	movs	r2, #8
 8004b3e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b48:	e003      	b.n	8004b52 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f7ff ffb5 	bl	8004ac2 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	771a      	strb	r2, [r3, #28]
}
 8004b5e:	bf00      	nop
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b084      	sub	sp, #16
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b72:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d10b      	bne.n	8004b96 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2201      	movs	r2, #1
 8004b82:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d136      	bne.n	8004bfa <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b94:	e031      	b.n	8004bfa <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d10b      	bne.n	8004bb8 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d125      	bne.n	8004bfa <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bb6:	e020      	b.n	8004bfa <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d10b      	bne.n	8004bda <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2204      	movs	r2, #4
 8004bc6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d114      	bne.n	8004bfa <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bd8:	e00f      	b.n	8004bfa <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d10a      	bne.n	8004bfa <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2208      	movs	r2, #8
 8004be8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d103      	bne.n	8004bfa <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f7fc fc8e 	bl	800151c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	771a      	strb	r2, [r3, #28]
}
 8004c06:	bf00      	nop
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}

08004c0e <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004c0e:	b580      	push	{r7, lr}
 8004c10:	b084      	sub	sp, #16
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d103      	bne.n	8004c2e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	771a      	strb	r2, [r3, #28]
 8004c2c:	e019      	b.n	8004c62 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d103      	bne.n	8004c40 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	771a      	strb	r2, [r3, #28]
 8004c3e:	e010      	b.n	8004c62 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d103      	bne.n	8004c52 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2204      	movs	r2, #4
 8004c4e:	771a      	strb	r2, [r3, #28]
 8004c50:	e007      	b.n	8004c62 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d102      	bne.n	8004c62 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2208      	movs	r2, #8
 8004c60:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004c62:	68f8      	ldr	r0, [r7, #12]
 8004c64:	f7ff ff24 	bl	8004ab0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	771a      	strb	r2, [r3, #28]
}
 8004c6e:	bf00      	nop
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
	...

08004c78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a29      	ldr	r2, [pc, #164]	; (8004d30 <TIM_Base_SetConfig+0xb8>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d00b      	beq.n	8004ca8 <TIM_Base_SetConfig+0x30>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c96:	d007      	beq.n	8004ca8 <TIM_Base_SetConfig+0x30>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a26      	ldr	r2, [pc, #152]	; (8004d34 <TIM_Base_SetConfig+0xbc>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d003      	beq.n	8004ca8 <TIM_Base_SetConfig+0x30>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a25      	ldr	r2, [pc, #148]	; (8004d38 <TIM_Base_SetConfig+0xc0>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d108      	bne.n	8004cba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a1c      	ldr	r2, [pc, #112]	; (8004d30 <TIM_Base_SetConfig+0xb8>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d00b      	beq.n	8004cda <TIM_Base_SetConfig+0x62>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cc8:	d007      	beq.n	8004cda <TIM_Base_SetConfig+0x62>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a19      	ldr	r2, [pc, #100]	; (8004d34 <TIM_Base_SetConfig+0xbc>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d003      	beq.n	8004cda <TIM_Base_SetConfig+0x62>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a18      	ldr	r2, [pc, #96]	; (8004d38 <TIM_Base_SetConfig+0xc0>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d108      	bne.n	8004cec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	68fa      	ldr	r2, [r7, #12]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68fa      	ldr	r2, [r7, #12]
 8004cfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	689a      	ldr	r2, [r3, #8]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a07      	ldr	r2, [pc, #28]	; (8004d30 <TIM_Base_SetConfig+0xb8>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d103      	bne.n	8004d20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	691a      	ldr	r2, [r3, #16]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	615a      	str	r2, [r3, #20]
}
 8004d26:	bf00      	nop
 8004d28:	3714      	adds	r7, #20
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bc80      	pop	{r7}
 8004d2e:	4770      	bx	lr
 8004d30:	40012c00 	.word	0x40012c00
 8004d34:	40000400 	.word	0x40000400
 8004d38:	40000800 	.word	0x40000800

08004d3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b087      	sub	sp, #28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	f023 0201 	bic.w	r2, r3, #1
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a1b      	ldr	r3, [r3, #32]
 8004d56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0303 	bic.w	r3, r3, #3
 8004d72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	f023 0302 	bic.w	r3, r3, #2
 8004d84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a1c      	ldr	r2, [pc, #112]	; (8004e04 <TIM_OC1_SetConfig+0xc8>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d10c      	bne.n	8004db2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	f023 0308 	bic.w	r3, r3, #8
 8004d9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	697a      	ldr	r2, [r7, #20]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	f023 0304 	bic.w	r3, r3, #4
 8004db0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a13      	ldr	r2, [pc, #76]	; (8004e04 <TIM_OC1_SetConfig+0xc8>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d111      	bne.n	8004dde <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004dc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004dc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	693a      	ldr	r2, [r7, #16]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	693a      	ldr	r2, [r7, #16]
 8004de2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	621a      	str	r2, [r3, #32]
}
 8004df8:	bf00      	nop
 8004dfa:	371c      	adds	r7, #28
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bc80      	pop	{r7}
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	40012c00 	.word	0x40012c00

08004e08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	f023 0210 	bic.w	r2, r3, #16
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	021b      	lsls	r3, r3, #8
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	f023 0320 	bic.w	r3, r3, #32
 8004e52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a1d      	ldr	r2, [pc, #116]	; (8004ed8 <TIM_OC2_SetConfig+0xd0>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d10d      	bne.n	8004e84 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	011b      	lsls	r3, r3, #4
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a14      	ldr	r2, [pc, #80]	; (8004ed8 <TIM_OC2_SetConfig+0xd0>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d113      	bne.n	8004eb4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	695b      	ldr	r3, [r3, #20]
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	699b      	ldr	r3, [r3, #24]
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	693a      	ldr	r2, [r7, #16]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	621a      	str	r2, [r3, #32]
}
 8004ece:	bf00      	nop
 8004ed0:	371c      	adds	r7, #28
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bc80      	pop	{r7}
 8004ed6:	4770      	bx	lr
 8004ed8:	40012c00 	.word	0x40012c00

08004edc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b087      	sub	sp, #28
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6a1b      	ldr	r3, [r3, #32]
 8004ef6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	69db      	ldr	r3, [r3, #28]
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f023 0303 	bic.w	r3, r3, #3
 8004f12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	021b      	lsls	r3, r3, #8
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a1d      	ldr	r2, [pc, #116]	; (8004fac <TIM_OC3_SetConfig+0xd0>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d10d      	bne.n	8004f56 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	021b      	lsls	r3, r3, #8
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a14      	ldr	r2, [pc, #80]	; (8004fac <TIM_OC3_SetConfig+0xd0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d113      	bne.n	8004f86 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	695b      	ldr	r3, [r3, #20]
 8004f72:	011b      	lsls	r3, r3, #4
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	011b      	lsls	r3, r3, #4
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	685a      	ldr	r2, [r3, #4]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	697a      	ldr	r2, [r7, #20]
 8004f9e:	621a      	str	r2, [r3, #32]
}
 8004fa0:	bf00      	nop
 8004fa2:	371c      	adds	r7, #28
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bc80      	pop	{r7}
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	40012c00 	.word	0x40012c00

08004fb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b087      	sub	sp, #28
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a1b      	ldr	r3, [r3, #32]
 8004fbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	69db      	ldr	r3, [r3, #28]
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fe6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	021b      	lsls	r3, r3, #8
 8004fee:	68fa      	ldr	r2, [r7, #12]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ffa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	031b      	lsls	r3, r3, #12
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	4313      	orrs	r3, r2
 8005006:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a0f      	ldr	r2, [pc, #60]	; (8005048 <TIM_OC4_SetConfig+0x98>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d109      	bne.n	8005024 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005016:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
 800501c:	019b      	lsls	r3, r3, #6
 800501e:	697a      	ldr	r2, [r7, #20]
 8005020:	4313      	orrs	r3, r2
 8005022:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	697a      	ldr	r2, [r7, #20]
 8005028:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	621a      	str	r2, [r3, #32]
}
 800503e:	bf00      	nop
 8005040:	371c      	adds	r7, #28
 8005042:	46bd      	mov	sp, r7
 8005044:	bc80      	pop	{r7}
 8005046:	4770      	bx	lr
 8005048:	40012c00 	.word	0x40012c00

0800504c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800504c:	b480      	push	{r7}
 800504e:	b087      	sub	sp, #28
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	f023 0201 	bic.w	r2, r3, #1
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005076:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	011b      	lsls	r3, r3, #4
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	4313      	orrs	r3, r2
 8005080:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	f023 030a 	bic.w	r3, r3, #10
 8005088:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	4313      	orrs	r3, r2
 8005090:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	693a      	ldr	r2, [r7, #16]
 8005096:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	697a      	ldr	r2, [r7, #20]
 800509c:	621a      	str	r2, [r3, #32]
}
 800509e:	bf00      	nop
 80050a0:	371c      	adds	r7, #28
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bc80      	pop	{r7}
 80050a6:	4770      	bx	lr

080050a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b087      	sub	sp, #28
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6a1b      	ldr	r3, [r3, #32]
 80050b8:	f023 0210 	bic.w	r2, r3, #16
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050d2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	031b      	lsls	r3, r3, #12
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	4313      	orrs	r3, r2
 80050dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80050e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	011b      	lsls	r3, r3, #4
 80050ea:	693a      	ldr	r2, [r7, #16]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	693a      	ldr	r2, [r7, #16]
 80050fa:	621a      	str	r2, [r3, #32]
}
 80050fc:	bf00      	nop
 80050fe:	371c      	adds	r7, #28
 8005100:	46bd      	mov	sp, r7
 8005102:	bc80      	pop	{r7}
 8005104:	4770      	bx	lr

08005106 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005106:	b480      	push	{r7}
 8005108:	b085      	sub	sp, #20
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
 800510e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800511c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800511e:	683a      	ldr	r2, [r7, #0]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4313      	orrs	r3, r2
 8005124:	f043 0307 	orr.w	r3, r3, #7
 8005128:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	609a      	str	r2, [r3, #8]
}
 8005130:	bf00      	nop
 8005132:	3714      	adds	r7, #20
 8005134:	46bd      	mov	sp, r7
 8005136:	bc80      	pop	{r7}
 8005138:	4770      	bx	lr

0800513a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800513a:	b480      	push	{r7}
 800513c:	b087      	sub	sp, #28
 800513e:	af00      	add	r7, sp, #0
 8005140:	60f8      	str	r0, [r7, #12]
 8005142:	60b9      	str	r1, [r7, #8]
 8005144:	607a      	str	r2, [r7, #4]
 8005146:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005154:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	021a      	lsls	r2, r3, #8
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	431a      	orrs	r2, r3
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	4313      	orrs	r3, r2
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	4313      	orrs	r3, r2
 8005166:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	609a      	str	r2, [r3, #8]
}
 800516e:	bf00      	nop
 8005170:	371c      	adds	r7, #28
 8005172:	46bd      	mov	sp, r7
 8005174:	bc80      	pop	{r7}
 8005176:	4770      	bx	lr

08005178 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005178:	b480      	push	{r7}
 800517a:	b087      	sub	sp, #28
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f003 031f 	and.w	r3, r3, #31
 800518a:	2201      	movs	r2, #1
 800518c:	fa02 f303 	lsl.w	r3, r2, r3
 8005190:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a1a      	ldr	r2, [r3, #32]
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	43db      	mvns	r3, r3
 800519a:	401a      	ands	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6a1a      	ldr	r2, [r3, #32]
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	f003 031f 	and.w	r3, r3, #31
 80051aa:	6879      	ldr	r1, [r7, #4]
 80051ac:	fa01 f303 	lsl.w	r3, r1, r3
 80051b0:	431a      	orrs	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	621a      	str	r2, [r3, #32]
}
 80051b6:	bf00      	nop
 80051b8:	371c      	adds	r7, #28
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr

080051c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d101      	bne.n	80051d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051d4:	2302      	movs	r3, #2
 80051d6:	e046      	b.n	8005266 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	4313      	orrs	r3, r2
 8005208:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a16      	ldr	r2, [pc, #88]	; (8005270 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d00e      	beq.n	800523a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005224:	d009      	beq.n	800523a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a12      	ldr	r2, [pc, #72]	; (8005274 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d004      	beq.n	800523a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a10      	ldr	r2, [pc, #64]	; (8005278 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d10c      	bne.n	8005254 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005240:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	68ba      	ldr	r2, [r7, #8]
 8005248:	4313      	orrs	r3, r2
 800524a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	68ba      	ldr	r2, [r7, #8]
 8005252:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3714      	adds	r7, #20
 800526a:	46bd      	mov	sp, r7
 800526c:	bc80      	pop	{r7}
 800526e:	4770      	bx	lr
 8005270:	40012c00 	.word	0x40012c00
 8005274:	40000400 	.word	0x40000400
 8005278:	40000800 	.word	0x40000800

0800527c <__errno>:
 800527c:	4b01      	ldr	r3, [pc, #4]	; (8005284 <__errno+0x8>)
 800527e:	6818      	ldr	r0, [r3, #0]
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	2000000c 	.word	0x2000000c

08005288 <__libc_init_array>:
 8005288:	b570      	push	{r4, r5, r6, lr}
 800528a:	2600      	movs	r6, #0
 800528c:	4d0c      	ldr	r5, [pc, #48]	; (80052c0 <__libc_init_array+0x38>)
 800528e:	4c0d      	ldr	r4, [pc, #52]	; (80052c4 <__libc_init_array+0x3c>)
 8005290:	1b64      	subs	r4, r4, r5
 8005292:	10a4      	asrs	r4, r4, #2
 8005294:	42a6      	cmp	r6, r4
 8005296:	d109      	bne.n	80052ac <__libc_init_array+0x24>
 8005298:	f001 feec 	bl	8007074 <_init>
 800529c:	2600      	movs	r6, #0
 800529e:	4d0a      	ldr	r5, [pc, #40]	; (80052c8 <__libc_init_array+0x40>)
 80052a0:	4c0a      	ldr	r4, [pc, #40]	; (80052cc <__libc_init_array+0x44>)
 80052a2:	1b64      	subs	r4, r4, r5
 80052a4:	10a4      	asrs	r4, r4, #2
 80052a6:	42a6      	cmp	r6, r4
 80052a8:	d105      	bne.n	80052b6 <__libc_init_array+0x2e>
 80052aa:	bd70      	pop	{r4, r5, r6, pc}
 80052ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80052b0:	4798      	blx	r3
 80052b2:	3601      	adds	r6, #1
 80052b4:	e7ee      	b.n	8005294 <__libc_init_array+0xc>
 80052b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80052ba:	4798      	blx	r3
 80052bc:	3601      	adds	r6, #1
 80052be:	e7f2      	b.n	80052a6 <__libc_init_array+0x1e>
 80052c0:	080072c0 	.word	0x080072c0
 80052c4:	080072c0 	.word	0x080072c0
 80052c8:	080072c0 	.word	0x080072c0
 80052cc:	080072c4 	.word	0x080072c4

080052d0 <memset>:
 80052d0:	4603      	mov	r3, r0
 80052d2:	4402      	add	r2, r0
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d100      	bne.n	80052da <memset+0xa>
 80052d8:	4770      	bx	lr
 80052da:	f803 1b01 	strb.w	r1, [r3], #1
 80052de:	e7f9      	b.n	80052d4 <memset+0x4>

080052e0 <tan>:
 80052e0:	b530      	push	{r4, r5, lr}
 80052e2:	4a12      	ldr	r2, [pc, #72]	; (800532c <tan+0x4c>)
 80052e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80052e8:	4293      	cmp	r3, r2
 80052ea:	b087      	sub	sp, #28
 80052ec:	dc06      	bgt.n	80052fc <tan+0x1c>
 80052ee:	2301      	movs	r3, #1
 80052f0:	2200      	movs	r2, #0
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	2300      	movs	r3, #0
 80052f6:	f001 fb8b 	bl	8006a10 <__kernel_tan>
 80052fa:	e006      	b.n	800530a <tan+0x2a>
 80052fc:	4a0c      	ldr	r2, [pc, #48]	; (8005330 <tan+0x50>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	dd05      	ble.n	800530e <tan+0x2e>
 8005302:	4602      	mov	r2, r0
 8005304:	460b      	mov	r3, r1
 8005306:	f7fa ff27 	bl	8000158 <__aeabi_dsub>
 800530a:	b007      	add	sp, #28
 800530c:	bd30      	pop	{r4, r5, pc}
 800530e:	aa02      	add	r2, sp, #8
 8005310:	f000 fd92 	bl	8005e38 <__ieee754_rem_pio2>
 8005314:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005318:	0040      	lsls	r0, r0, #1
 800531a:	f000 0002 	and.w	r0, r0, #2
 800531e:	f1c0 0001 	rsb	r0, r0, #1
 8005322:	9000      	str	r0, [sp, #0]
 8005324:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005328:	e7e5      	b.n	80052f6 <tan+0x16>
 800532a:	bf00      	nop
 800532c:	3fe921fb 	.word	0x3fe921fb
 8005330:	7fefffff 	.word	0x7fefffff

08005334 <pow>:
 8005334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005338:	4614      	mov	r4, r2
 800533a:	461d      	mov	r5, r3
 800533c:	4680      	mov	r8, r0
 800533e:	4689      	mov	r9, r1
 8005340:	f000 f862 	bl	8005408 <__ieee754_pow>
 8005344:	4622      	mov	r2, r4
 8005346:	4606      	mov	r6, r0
 8005348:	460f      	mov	r7, r1
 800534a:	462b      	mov	r3, r5
 800534c:	4620      	mov	r0, r4
 800534e:	4629      	mov	r1, r5
 8005350:	f7fb fb54 	bl	80009fc <__aeabi_dcmpun>
 8005354:	bbc8      	cbnz	r0, 80053ca <pow+0x96>
 8005356:	2200      	movs	r2, #0
 8005358:	2300      	movs	r3, #0
 800535a:	4640      	mov	r0, r8
 800535c:	4649      	mov	r1, r9
 800535e:	f7fb fb1b 	bl	8000998 <__aeabi_dcmpeq>
 8005362:	b1b8      	cbz	r0, 8005394 <pow+0x60>
 8005364:	2200      	movs	r2, #0
 8005366:	2300      	movs	r3, #0
 8005368:	4620      	mov	r0, r4
 800536a:	4629      	mov	r1, r5
 800536c:	f7fb fb14 	bl	8000998 <__aeabi_dcmpeq>
 8005370:	2800      	cmp	r0, #0
 8005372:	d141      	bne.n	80053f8 <pow+0xc4>
 8005374:	4620      	mov	r0, r4
 8005376:	4629      	mov	r1, r5
 8005378:	f001 fd75 	bl	8006e66 <finite>
 800537c:	b328      	cbz	r0, 80053ca <pow+0x96>
 800537e:	2200      	movs	r2, #0
 8005380:	2300      	movs	r3, #0
 8005382:	4620      	mov	r0, r4
 8005384:	4629      	mov	r1, r5
 8005386:	f7fb fb11 	bl	80009ac <__aeabi_dcmplt>
 800538a:	b1f0      	cbz	r0, 80053ca <pow+0x96>
 800538c:	f7ff ff76 	bl	800527c <__errno>
 8005390:	2322      	movs	r3, #34	; 0x22
 8005392:	e019      	b.n	80053c8 <pow+0x94>
 8005394:	4630      	mov	r0, r6
 8005396:	4639      	mov	r1, r7
 8005398:	f001 fd65 	bl	8006e66 <finite>
 800539c:	b9c8      	cbnz	r0, 80053d2 <pow+0x9e>
 800539e:	4640      	mov	r0, r8
 80053a0:	4649      	mov	r1, r9
 80053a2:	f001 fd60 	bl	8006e66 <finite>
 80053a6:	b1a0      	cbz	r0, 80053d2 <pow+0x9e>
 80053a8:	4620      	mov	r0, r4
 80053aa:	4629      	mov	r1, r5
 80053ac:	f001 fd5b 	bl	8006e66 <finite>
 80053b0:	b178      	cbz	r0, 80053d2 <pow+0x9e>
 80053b2:	4632      	mov	r2, r6
 80053b4:	463b      	mov	r3, r7
 80053b6:	4630      	mov	r0, r6
 80053b8:	4639      	mov	r1, r7
 80053ba:	f7fb fb1f 	bl	80009fc <__aeabi_dcmpun>
 80053be:	2800      	cmp	r0, #0
 80053c0:	d0e4      	beq.n	800538c <pow+0x58>
 80053c2:	f7ff ff5b 	bl	800527c <__errno>
 80053c6:	2321      	movs	r3, #33	; 0x21
 80053c8:	6003      	str	r3, [r0, #0]
 80053ca:	4630      	mov	r0, r6
 80053cc:	4639      	mov	r1, r7
 80053ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053d2:	2200      	movs	r2, #0
 80053d4:	2300      	movs	r3, #0
 80053d6:	4630      	mov	r0, r6
 80053d8:	4639      	mov	r1, r7
 80053da:	f7fb fadd 	bl	8000998 <__aeabi_dcmpeq>
 80053de:	2800      	cmp	r0, #0
 80053e0:	d0f3      	beq.n	80053ca <pow+0x96>
 80053e2:	4640      	mov	r0, r8
 80053e4:	4649      	mov	r1, r9
 80053e6:	f001 fd3e 	bl	8006e66 <finite>
 80053ea:	2800      	cmp	r0, #0
 80053ec:	d0ed      	beq.n	80053ca <pow+0x96>
 80053ee:	4620      	mov	r0, r4
 80053f0:	4629      	mov	r1, r5
 80053f2:	f001 fd38 	bl	8006e66 <finite>
 80053f6:	e7c8      	b.n	800538a <pow+0x56>
 80053f8:	2600      	movs	r6, #0
 80053fa:	4f01      	ldr	r7, [pc, #4]	; (8005400 <pow+0xcc>)
 80053fc:	e7e5      	b.n	80053ca <pow+0x96>
 80053fe:	bf00      	nop
 8005400:	3ff00000 	.word	0x3ff00000
 8005404:	00000000 	.word	0x00000000

08005408 <__ieee754_pow>:
 8005408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800540c:	b093      	sub	sp, #76	; 0x4c
 800540e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005412:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8005416:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800541a:	4689      	mov	r9, r1
 800541c:	ea56 0102 	orrs.w	r1, r6, r2
 8005420:	4680      	mov	r8, r0
 8005422:	d111      	bne.n	8005448 <__ieee754_pow+0x40>
 8005424:	1803      	adds	r3, r0, r0
 8005426:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800542a:	4152      	adcs	r2, r2
 800542c:	4299      	cmp	r1, r3
 800542e:	4b82      	ldr	r3, [pc, #520]	; (8005638 <__ieee754_pow+0x230>)
 8005430:	4193      	sbcs	r3, r2
 8005432:	f080 84b9 	bcs.w	8005da8 <__ieee754_pow+0x9a0>
 8005436:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800543a:	4640      	mov	r0, r8
 800543c:	4649      	mov	r1, r9
 800543e:	f7fa fe8d 	bl	800015c <__adddf3>
 8005442:	4683      	mov	fp, r0
 8005444:	468c      	mov	ip, r1
 8005446:	e06f      	b.n	8005528 <__ieee754_pow+0x120>
 8005448:	4b7c      	ldr	r3, [pc, #496]	; (800563c <__ieee754_pow+0x234>)
 800544a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800544e:	429c      	cmp	r4, r3
 8005450:	464d      	mov	r5, r9
 8005452:	4682      	mov	sl, r0
 8005454:	dc06      	bgt.n	8005464 <__ieee754_pow+0x5c>
 8005456:	d101      	bne.n	800545c <__ieee754_pow+0x54>
 8005458:	2800      	cmp	r0, #0
 800545a:	d1ec      	bne.n	8005436 <__ieee754_pow+0x2e>
 800545c:	429e      	cmp	r6, r3
 800545e:	dc01      	bgt.n	8005464 <__ieee754_pow+0x5c>
 8005460:	d10f      	bne.n	8005482 <__ieee754_pow+0x7a>
 8005462:	b172      	cbz	r2, 8005482 <__ieee754_pow+0x7a>
 8005464:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8005468:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800546c:	ea55 050a 	orrs.w	r5, r5, sl
 8005470:	d1e1      	bne.n	8005436 <__ieee754_pow+0x2e>
 8005472:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005476:	18db      	adds	r3, r3, r3
 8005478:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800547c:	4152      	adcs	r2, r2
 800547e:	429d      	cmp	r5, r3
 8005480:	e7d5      	b.n	800542e <__ieee754_pow+0x26>
 8005482:	2d00      	cmp	r5, #0
 8005484:	da39      	bge.n	80054fa <__ieee754_pow+0xf2>
 8005486:	4b6e      	ldr	r3, [pc, #440]	; (8005640 <__ieee754_pow+0x238>)
 8005488:	429e      	cmp	r6, r3
 800548a:	dc52      	bgt.n	8005532 <__ieee754_pow+0x12a>
 800548c:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8005490:	429e      	cmp	r6, r3
 8005492:	f340 849c 	ble.w	8005dce <__ieee754_pow+0x9c6>
 8005496:	1533      	asrs	r3, r6, #20
 8005498:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800549c:	2b14      	cmp	r3, #20
 800549e:	dd0f      	ble.n	80054c0 <__ieee754_pow+0xb8>
 80054a0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80054a4:	fa22 f103 	lsr.w	r1, r2, r3
 80054a8:	fa01 f303 	lsl.w	r3, r1, r3
 80054ac:	4293      	cmp	r3, r2
 80054ae:	f040 848e 	bne.w	8005dce <__ieee754_pow+0x9c6>
 80054b2:	f001 0101 	and.w	r1, r1, #1
 80054b6:	f1c1 0302 	rsb	r3, r1, #2
 80054ba:	9300      	str	r3, [sp, #0]
 80054bc:	b182      	cbz	r2, 80054e0 <__ieee754_pow+0xd8>
 80054be:	e05d      	b.n	800557c <__ieee754_pow+0x174>
 80054c0:	2a00      	cmp	r2, #0
 80054c2:	d159      	bne.n	8005578 <__ieee754_pow+0x170>
 80054c4:	f1c3 0314 	rsb	r3, r3, #20
 80054c8:	fa46 f103 	asr.w	r1, r6, r3
 80054cc:	fa01 f303 	lsl.w	r3, r1, r3
 80054d0:	42b3      	cmp	r3, r6
 80054d2:	f040 8479 	bne.w	8005dc8 <__ieee754_pow+0x9c0>
 80054d6:	f001 0101 	and.w	r1, r1, #1
 80054da:	f1c1 0302 	rsb	r3, r1, #2
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	4b58      	ldr	r3, [pc, #352]	; (8005644 <__ieee754_pow+0x23c>)
 80054e2:	429e      	cmp	r6, r3
 80054e4:	d132      	bne.n	800554c <__ieee754_pow+0x144>
 80054e6:	2f00      	cmp	r7, #0
 80054e8:	f280 846a 	bge.w	8005dc0 <__ieee754_pow+0x9b8>
 80054ec:	4642      	mov	r2, r8
 80054ee:	464b      	mov	r3, r9
 80054f0:	2000      	movs	r0, #0
 80054f2:	4954      	ldr	r1, [pc, #336]	; (8005644 <__ieee754_pow+0x23c>)
 80054f4:	f7fb f912 	bl	800071c <__aeabi_ddiv>
 80054f8:	e7a3      	b.n	8005442 <__ieee754_pow+0x3a>
 80054fa:	2300      	movs	r3, #0
 80054fc:	9300      	str	r3, [sp, #0]
 80054fe:	2a00      	cmp	r2, #0
 8005500:	d13c      	bne.n	800557c <__ieee754_pow+0x174>
 8005502:	4b4e      	ldr	r3, [pc, #312]	; (800563c <__ieee754_pow+0x234>)
 8005504:	429e      	cmp	r6, r3
 8005506:	d1eb      	bne.n	80054e0 <__ieee754_pow+0xd8>
 8005508:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800550c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005510:	ea53 030a 	orrs.w	r3, r3, sl
 8005514:	f000 8448 	beq.w	8005da8 <__ieee754_pow+0x9a0>
 8005518:	4b4b      	ldr	r3, [pc, #300]	; (8005648 <__ieee754_pow+0x240>)
 800551a:	429c      	cmp	r4, r3
 800551c:	dd0b      	ble.n	8005536 <__ieee754_pow+0x12e>
 800551e:	2f00      	cmp	r7, #0
 8005520:	f2c0 8448 	blt.w	8005db4 <__ieee754_pow+0x9ac>
 8005524:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005528:	4658      	mov	r0, fp
 800552a:	4661      	mov	r1, ip
 800552c:	b013      	add	sp, #76	; 0x4c
 800552e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005532:	2302      	movs	r3, #2
 8005534:	e7e2      	b.n	80054fc <__ieee754_pow+0xf4>
 8005536:	2f00      	cmp	r7, #0
 8005538:	f04f 0b00 	mov.w	fp, #0
 800553c:	f04f 0c00 	mov.w	ip, #0
 8005540:	daf2      	bge.n	8005528 <__ieee754_pow+0x120>
 8005542:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8005546:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800554a:	e7ed      	b.n	8005528 <__ieee754_pow+0x120>
 800554c:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8005550:	d106      	bne.n	8005560 <__ieee754_pow+0x158>
 8005552:	4642      	mov	r2, r8
 8005554:	464b      	mov	r3, r9
 8005556:	4640      	mov	r0, r8
 8005558:	4649      	mov	r1, r9
 800555a:	f7fa ffb5 	bl	80004c8 <__aeabi_dmul>
 800555e:	e770      	b.n	8005442 <__ieee754_pow+0x3a>
 8005560:	4b3a      	ldr	r3, [pc, #232]	; (800564c <__ieee754_pow+0x244>)
 8005562:	429f      	cmp	r7, r3
 8005564:	d10a      	bne.n	800557c <__ieee754_pow+0x174>
 8005566:	2d00      	cmp	r5, #0
 8005568:	db08      	blt.n	800557c <__ieee754_pow+0x174>
 800556a:	4640      	mov	r0, r8
 800556c:	4649      	mov	r1, r9
 800556e:	b013      	add	sp, #76	; 0x4c
 8005570:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005574:	f000 be58 	b.w	8006228 <__ieee754_sqrt>
 8005578:	2300      	movs	r3, #0
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	4640      	mov	r0, r8
 800557e:	4649      	mov	r1, r9
 8005580:	f001 fc6e 	bl	8006e60 <fabs>
 8005584:	4683      	mov	fp, r0
 8005586:	468c      	mov	ip, r1
 8005588:	f1ba 0f00 	cmp.w	sl, #0
 800558c:	d128      	bne.n	80055e0 <__ieee754_pow+0x1d8>
 800558e:	b124      	cbz	r4, 800559a <__ieee754_pow+0x192>
 8005590:	4b2c      	ldr	r3, [pc, #176]	; (8005644 <__ieee754_pow+0x23c>)
 8005592:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8005596:	429a      	cmp	r2, r3
 8005598:	d122      	bne.n	80055e0 <__ieee754_pow+0x1d8>
 800559a:	2f00      	cmp	r7, #0
 800559c:	da07      	bge.n	80055ae <__ieee754_pow+0x1a6>
 800559e:	465a      	mov	r2, fp
 80055a0:	4663      	mov	r3, ip
 80055a2:	2000      	movs	r0, #0
 80055a4:	4927      	ldr	r1, [pc, #156]	; (8005644 <__ieee754_pow+0x23c>)
 80055a6:	f7fb f8b9 	bl	800071c <__aeabi_ddiv>
 80055aa:	4683      	mov	fp, r0
 80055ac:	468c      	mov	ip, r1
 80055ae:	2d00      	cmp	r5, #0
 80055b0:	daba      	bge.n	8005528 <__ieee754_pow+0x120>
 80055b2:	9b00      	ldr	r3, [sp, #0]
 80055b4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80055b8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80055bc:	4323      	orrs	r3, r4
 80055be:	d108      	bne.n	80055d2 <__ieee754_pow+0x1ca>
 80055c0:	465a      	mov	r2, fp
 80055c2:	4663      	mov	r3, ip
 80055c4:	4658      	mov	r0, fp
 80055c6:	4661      	mov	r1, ip
 80055c8:	f7fa fdc6 	bl	8000158 <__aeabi_dsub>
 80055cc:	4602      	mov	r2, r0
 80055ce:	460b      	mov	r3, r1
 80055d0:	e790      	b.n	80054f4 <__ieee754_pow+0xec>
 80055d2:	9b00      	ldr	r3, [sp, #0]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d1a7      	bne.n	8005528 <__ieee754_pow+0x120>
 80055d8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80055dc:	469c      	mov	ip, r3
 80055de:	e7a3      	b.n	8005528 <__ieee754_pow+0x120>
 80055e0:	0feb      	lsrs	r3, r5, #31
 80055e2:	3b01      	subs	r3, #1
 80055e4:	930c      	str	r3, [sp, #48]	; 0x30
 80055e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80055e8:	9b00      	ldr	r3, [sp, #0]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	d104      	bne.n	80055f8 <__ieee754_pow+0x1f0>
 80055ee:	4642      	mov	r2, r8
 80055f0:	464b      	mov	r3, r9
 80055f2:	4640      	mov	r0, r8
 80055f4:	4649      	mov	r1, r9
 80055f6:	e7e7      	b.n	80055c8 <__ieee754_pow+0x1c0>
 80055f8:	4b15      	ldr	r3, [pc, #84]	; (8005650 <__ieee754_pow+0x248>)
 80055fa:	429e      	cmp	r6, r3
 80055fc:	f340 80f6 	ble.w	80057ec <__ieee754_pow+0x3e4>
 8005600:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005604:	429e      	cmp	r6, r3
 8005606:	4b10      	ldr	r3, [pc, #64]	; (8005648 <__ieee754_pow+0x240>)
 8005608:	dd09      	ble.n	800561e <__ieee754_pow+0x216>
 800560a:	429c      	cmp	r4, r3
 800560c:	dc0c      	bgt.n	8005628 <__ieee754_pow+0x220>
 800560e:	2f00      	cmp	r7, #0
 8005610:	da0c      	bge.n	800562c <__ieee754_pow+0x224>
 8005612:	2000      	movs	r0, #0
 8005614:	b013      	add	sp, #76	; 0x4c
 8005616:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800561a:	f001 bc1c 	b.w	8006e56 <__math_oflow>
 800561e:	429c      	cmp	r4, r3
 8005620:	dbf5      	blt.n	800560e <__ieee754_pow+0x206>
 8005622:	4b08      	ldr	r3, [pc, #32]	; (8005644 <__ieee754_pow+0x23c>)
 8005624:	429c      	cmp	r4, r3
 8005626:	dd15      	ble.n	8005654 <__ieee754_pow+0x24c>
 8005628:	2f00      	cmp	r7, #0
 800562a:	dcf2      	bgt.n	8005612 <__ieee754_pow+0x20a>
 800562c:	2000      	movs	r0, #0
 800562e:	b013      	add	sp, #76	; 0x4c
 8005630:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005634:	f001 bc0a 	b.w	8006e4c <__math_uflow>
 8005638:	fff00000 	.word	0xfff00000
 800563c:	7ff00000 	.word	0x7ff00000
 8005640:	433fffff 	.word	0x433fffff
 8005644:	3ff00000 	.word	0x3ff00000
 8005648:	3fefffff 	.word	0x3fefffff
 800564c:	3fe00000 	.word	0x3fe00000
 8005650:	41e00000 	.word	0x41e00000
 8005654:	4661      	mov	r1, ip
 8005656:	2200      	movs	r2, #0
 8005658:	4658      	mov	r0, fp
 800565a:	4b5f      	ldr	r3, [pc, #380]	; (80057d8 <__ieee754_pow+0x3d0>)
 800565c:	f7fa fd7c 	bl	8000158 <__aeabi_dsub>
 8005660:	a355      	add	r3, pc, #340	; (adr r3, 80057b8 <__ieee754_pow+0x3b0>)
 8005662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005666:	4604      	mov	r4, r0
 8005668:	460d      	mov	r5, r1
 800566a:	f7fa ff2d 	bl	80004c8 <__aeabi_dmul>
 800566e:	a354      	add	r3, pc, #336	; (adr r3, 80057c0 <__ieee754_pow+0x3b8>)
 8005670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005674:	4606      	mov	r6, r0
 8005676:	460f      	mov	r7, r1
 8005678:	4620      	mov	r0, r4
 800567a:	4629      	mov	r1, r5
 800567c:	f7fa ff24 	bl	80004c8 <__aeabi_dmul>
 8005680:	2200      	movs	r2, #0
 8005682:	4682      	mov	sl, r0
 8005684:	468b      	mov	fp, r1
 8005686:	4620      	mov	r0, r4
 8005688:	4629      	mov	r1, r5
 800568a:	4b54      	ldr	r3, [pc, #336]	; (80057dc <__ieee754_pow+0x3d4>)
 800568c:	f7fa ff1c 	bl	80004c8 <__aeabi_dmul>
 8005690:	4602      	mov	r2, r0
 8005692:	460b      	mov	r3, r1
 8005694:	a14c      	add	r1, pc, #304	; (adr r1, 80057c8 <__ieee754_pow+0x3c0>)
 8005696:	e9d1 0100 	ldrd	r0, r1, [r1]
 800569a:	f7fa fd5d 	bl	8000158 <__aeabi_dsub>
 800569e:	4622      	mov	r2, r4
 80056a0:	462b      	mov	r3, r5
 80056a2:	f7fa ff11 	bl	80004c8 <__aeabi_dmul>
 80056a6:	4602      	mov	r2, r0
 80056a8:	460b      	mov	r3, r1
 80056aa:	2000      	movs	r0, #0
 80056ac:	494c      	ldr	r1, [pc, #304]	; (80057e0 <__ieee754_pow+0x3d8>)
 80056ae:	f7fa fd53 	bl	8000158 <__aeabi_dsub>
 80056b2:	4622      	mov	r2, r4
 80056b4:	462b      	mov	r3, r5
 80056b6:	4680      	mov	r8, r0
 80056b8:	4689      	mov	r9, r1
 80056ba:	4620      	mov	r0, r4
 80056bc:	4629      	mov	r1, r5
 80056be:	f7fa ff03 	bl	80004c8 <__aeabi_dmul>
 80056c2:	4602      	mov	r2, r0
 80056c4:	460b      	mov	r3, r1
 80056c6:	4640      	mov	r0, r8
 80056c8:	4649      	mov	r1, r9
 80056ca:	f7fa fefd 	bl	80004c8 <__aeabi_dmul>
 80056ce:	a340      	add	r3, pc, #256	; (adr r3, 80057d0 <__ieee754_pow+0x3c8>)
 80056d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d4:	f7fa fef8 	bl	80004c8 <__aeabi_dmul>
 80056d8:	4602      	mov	r2, r0
 80056da:	460b      	mov	r3, r1
 80056dc:	4650      	mov	r0, sl
 80056de:	4659      	mov	r1, fp
 80056e0:	f7fa fd3a 	bl	8000158 <__aeabi_dsub>
 80056e4:	f04f 0a00 	mov.w	sl, #0
 80056e8:	4602      	mov	r2, r0
 80056ea:	460b      	mov	r3, r1
 80056ec:	4604      	mov	r4, r0
 80056ee:	460d      	mov	r5, r1
 80056f0:	4630      	mov	r0, r6
 80056f2:	4639      	mov	r1, r7
 80056f4:	f7fa fd32 	bl	800015c <__adddf3>
 80056f8:	4632      	mov	r2, r6
 80056fa:	463b      	mov	r3, r7
 80056fc:	4650      	mov	r0, sl
 80056fe:	468b      	mov	fp, r1
 8005700:	f7fa fd2a 	bl	8000158 <__aeabi_dsub>
 8005704:	4602      	mov	r2, r0
 8005706:	460b      	mov	r3, r1
 8005708:	4620      	mov	r0, r4
 800570a:	4629      	mov	r1, r5
 800570c:	f7fa fd24 	bl	8000158 <__aeabi_dsub>
 8005710:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005714:	9b00      	ldr	r3, [sp, #0]
 8005716:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005718:	3b01      	subs	r3, #1
 800571a:	4313      	orrs	r3, r2
 800571c:	f04f 0600 	mov.w	r6, #0
 8005720:	f04f 0200 	mov.w	r2, #0
 8005724:	bf0c      	ite	eq
 8005726:	4b2f      	ldreq	r3, [pc, #188]	; (80057e4 <__ieee754_pow+0x3dc>)
 8005728:	4b2b      	ldrne	r3, [pc, #172]	; (80057d8 <__ieee754_pow+0x3d0>)
 800572a:	4604      	mov	r4, r0
 800572c:	460d      	mov	r5, r1
 800572e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005732:	e9cd 2300 	strd	r2, r3, [sp]
 8005736:	4632      	mov	r2, r6
 8005738:	463b      	mov	r3, r7
 800573a:	f7fa fd0d 	bl	8000158 <__aeabi_dsub>
 800573e:	4652      	mov	r2, sl
 8005740:	465b      	mov	r3, fp
 8005742:	f7fa fec1 	bl	80004c8 <__aeabi_dmul>
 8005746:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800574a:	4680      	mov	r8, r0
 800574c:	4689      	mov	r9, r1
 800574e:	4620      	mov	r0, r4
 8005750:	4629      	mov	r1, r5
 8005752:	f7fa feb9 	bl	80004c8 <__aeabi_dmul>
 8005756:	4602      	mov	r2, r0
 8005758:	460b      	mov	r3, r1
 800575a:	4640      	mov	r0, r8
 800575c:	4649      	mov	r1, r9
 800575e:	f7fa fcfd 	bl	800015c <__adddf3>
 8005762:	4632      	mov	r2, r6
 8005764:	463b      	mov	r3, r7
 8005766:	4680      	mov	r8, r0
 8005768:	4689      	mov	r9, r1
 800576a:	4650      	mov	r0, sl
 800576c:	4659      	mov	r1, fp
 800576e:	f7fa feab 	bl	80004c8 <__aeabi_dmul>
 8005772:	4604      	mov	r4, r0
 8005774:	460d      	mov	r5, r1
 8005776:	460b      	mov	r3, r1
 8005778:	4602      	mov	r2, r0
 800577a:	4649      	mov	r1, r9
 800577c:	4640      	mov	r0, r8
 800577e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005782:	f7fa fceb 	bl	800015c <__adddf3>
 8005786:	4b18      	ldr	r3, [pc, #96]	; (80057e8 <__ieee754_pow+0x3e0>)
 8005788:	4682      	mov	sl, r0
 800578a:	4299      	cmp	r1, r3
 800578c:	460f      	mov	r7, r1
 800578e:	460e      	mov	r6, r1
 8005790:	f340 82e5 	ble.w	8005d5e <__ieee754_pow+0x956>
 8005794:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005798:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800579c:	4303      	orrs	r3, r0
 800579e:	f000 81df 	beq.w	8005b60 <__ieee754_pow+0x758>
 80057a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057a6:	2200      	movs	r2, #0
 80057a8:	2300      	movs	r3, #0
 80057aa:	f7fb f8ff 	bl	80009ac <__aeabi_dcmplt>
 80057ae:	3800      	subs	r0, #0
 80057b0:	bf18      	it	ne
 80057b2:	2001      	movne	r0, #1
 80057b4:	e72e      	b.n	8005614 <__ieee754_pow+0x20c>
 80057b6:	bf00      	nop
 80057b8:	60000000 	.word	0x60000000
 80057bc:	3ff71547 	.word	0x3ff71547
 80057c0:	f85ddf44 	.word	0xf85ddf44
 80057c4:	3e54ae0b 	.word	0x3e54ae0b
 80057c8:	55555555 	.word	0x55555555
 80057cc:	3fd55555 	.word	0x3fd55555
 80057d0:	652b82fe 	.word	0x652b82fe
 80057d4:	3ff71547 	.word	0x3ff71547
 80057d8:	3ff00000 	.word	0x3ff00000
 80057dc:	3fd00000 	.word	0x3fd00000
 80057e0:	3fe00000 	.word	0x3fe00000
 80057e4:	bff00000 	.word	0xbff00000
 80057e8:	408fffff 	.word	0x408fffff
 80057ec:	4bd2      	ldr	r3, [pc, #840]	; (8005b38 <__ieee754_pow+0x730>)
 80057ee:	2200      	movs	r2, #0
 80057f0:	402b      	ands	r3, r5
 80057f2:	b943      	cbnz	r3, 8005806 <__ieee754_pow+0x3fe>
 80057f4:	4658      	mov	r0, fp
 80057f6:	4661      	mov	r1, ip
 80057f8:	4bd0      	ldr	r3, [pc, #832]	; (8005b3c <__ieee754_pow+0x734>)
 80057fa:	f7fa fe65 	bl	80004c8 <__aeabi_dmul>
 80057fe:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005802:	4683      	mov	fp, r0
 8005804:	460c      	mov	r4, r1
 8005806:	1523      	asrs	r3, r4, #20
 8005808:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800580c:	4413      	add	r3, r2
 800580e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005810:	4bcb      	ldr	r3, [pc, #812]	; (8005b40 <__ieee754_pow+0x738>)
 8005812:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005816:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800581a:	429c      	cmp	r4, r3
 800581c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005820:	dd08      	ble.n	8005834 <__ieee754_pow+0x42c>
 8005822:	4bc8      	ldr	r3, [pc, #800]	; (8005b44 <__ieee754_pow+0x73c>)
 8005824:	429c      	cmp	r4, r3
 8005826:	f340 8199 	ble.w	8005b5c <__ieee754_pow+0x754>
 800582a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800582c:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005830:	3301      	adds	r3, #1
 8005832:	930b      	str	r3, [sp, #44]	; 0x2c
 8005834:	2600      	movs	r6, #0
 8005836:	00f3      	lsls	r3, r6, #3
 8005838:	930d      	str	r3, [sp, #52]	; 0x34
 800583a:	4bc3      	ldr	r3, [pc, #780]	; (8005b48 <__ieee754_pow+0x740>)
 800583c:	4658      	mov	r0, fp
 800583e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005842:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005846:	4629      	mov	r1, r5
 8005848:	461a      	mov	r2, r3
 800584a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800584e:	4623      	mov	r3, r4
 8005850:	f7fa fc82 	bl	8000158 <__aeabi_dsub>
 8005854:	46da      	mov	sl, fp
 8005856:	462b      	mov	r3, r5
 8005858:	4652      	mov	r2, sl
 800585a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800585e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005862:	f7fa fc7b 	bl	800015c <__adddf3>
 8005866:	4602      	mov	r2, r0
 8005868:	460b      	mov	r3, r1
 800586a:	2000      	movs	r0, #0
 800586c:	49b7      	ldr	r1, [pc, #732]	; (8005b4c <__ieee754_pow+0x744>)
 800586e:	f7fa ff55 	bl	800071c <__aeabi_ddiv>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800587a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800587e:	f7fa fe23 	bl	80004c8 <__aeabi_dmul>
 8005882:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005886:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800588a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800588e:	2300      	movs	r3, #0
 8005890:	2200      	movs	r2, #0
 8005892:	46ab      	mov	fp, r5
 8005894:	106d      	asrs	r5, r5, #1
 8005896:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800589a:	9304      	str	r3, [sp, #16]
 800589c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80058a0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80058a4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80058a8:	4640      	mov	r0, r8
 80058aa:	4649      	mov	r1, r9
 80058ac:	4614      	mov	r4, r2
 80058ae:	461d      	mov	r5, r3
 80058b0:	f7fa fe0a 	bl	80004c8 <__aeabi_dmul>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80058bc:	f7fa fc4c 	bl	8000158 <__aeabi_dsub>
 80058c0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80058c4:	4606      	mov	r6, r0
 80058c6:	460f      	mov	r7, r1
 80058c8:	4620      	mov	r0, r4
 80058ca:	4629      	mov	r1, r5
 80058cc:	f7fa fc44 	bl	8000158 <__aeabi_dsub>
 80058d0:	4602      	mov	r2, r0
 80058d2:	460b      	mov	r3, r1
 80058d4:	4650      	mov	r0, sl
 80058d6:	4659      	mov	r1, fp
 80058d8:	f7fa fc3e 	bl	8000158 <__aeabi_dsub>
 80058dc:	4642      	mov	r2, r8
 80058de:	464b      	mov	r3, r9
 80058e0:	f7fa fdf2 	bl	80004c8 <__aeabi_dmul>
 80058e4:	4602      	mov	r2, r0
 80058e6:	460b      	mov	r3, r1
 80058e8:	4630      	mov	r0, r6
 80058ea:	4639      	mov	r1, r7
 80058ec:	f7fa fc34 	bl	8000158 <__aeabi_dsub>
 80058f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80058f4:	f7fa fde8 	bl	80004c8 <__aeabi_dmul>
 80058f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058fc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005900:	4610      	mov	r0, r2
 8005902:	4619      	mov	r1, r3
 8005904:	f7fa fde0 	bl	80004c8 <__aeabi_dmul>
 8005908:	a379      	add	r3, pc, #484	; (adr r3, 8005af0 <__ieee754_pow+0x6e8>)
 800590a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590e:	4604      	mov	r4, r0
 8005910:	460d      	mov	r5, r1
 8005912:	f7fa fdd9 	bl	80004c8 <__aeabi_dmul>
 8005916:	a378      	add	r3, pc, #480	; (adr r3, 8005af8 <__ieee754_pow+0x6f0>)
 8005918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591c:	f7fa fc1e 	bl	800015c <__adddf3>
 8005920:	4622      	mov	r2, r4
 8005922:	462b      	mov	r3, r5
 8005924:	f7fa fdd0 	bl	80004c8 <__aeabi_dmul>
 8005928:	a375      	add	r3, pc, #468	; (adr r3, 8005b00 <__ieee754_pow+0x6f8>)
 800592a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800592e:	f7fa fc15 	bl	800015c <__adddf3>
 8005932:	4622      	mov	r2, r4
 8005934:	462b      	mov	r3, r5
 8005936:	f7fa fdc7 	bl	80004c8 <__aeabi_dmul>
 800593a:	a373      	add	r3, pc, #460	; (adr r3, 8005b08 <__ieee754_pow+0x700>)
 800593c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005940:	f7fa fc0c 	bl	800015c <__adddf3>
 8005944:	4622      	mov	r2, r4
 8005946:	462b      	mov	r3, r5
 8005948:	f7fa fdbe 	bl	80004c8 <__aeabi_dmul>
 800594c:	a370      	add	r3, pc, #448	; (adr r3, 8005b10 <__ieee754_pow+0x708>)
 800594e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005952:	f7fa fc03 	bl	800015c <__adddf3>
 8005956:	4622      	mov	r2, r4
 8005958:	462b      	mov	r3, r5
 800595a:	f7fa fdb5 	bl	80004c8 <__aeabi_dmul>
 800595e:	a36e      	add	r3, pc, #440	; (adr r3, 8005b18 <__ieee754_pow+0x710>)
 8005960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005964:	f7fa fbfa 	bl	800015c <__adddf3>
 8005968:	4622      	mov	r2, r4
 800596a:	4606      	mov	r6, r0
 800596c:	460f      	mov	r7, r1
 800596e:	462b      	mov	r3, r5
 8005970:	4620      	mov	r0, r4
 8005972:	4629      	mov	r1, r5
 8005974:	f7fa fda8 	bl	80004c8 <__aeabi_dmul>
 8005978:	4602      	mov	r2, r0
 800597a:	460b      	mov	r3, r1
 800597c:	4630      	mov	r0, r6
 800597e:	4639      	mov	r1, r7
 8005980:	f7fa fda2 	bl	80004c8 <__aeabi_dmul>
 8005984:	4604      	mov	r4, r0
 8005986:	460d      	mov	r5, r1
 8005988:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800598c:	4642      	mov	r2, r8
 800598e:	464b      	mov	r3, r9
 8005990:	f7fa fbe4 	bl	800015c <__adddf3>
 8005994:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005998:	f7fa fd96 	bl	80004c8 <__aeabi_dmul>
 800599c:	4622      	mov	r2, r4
 800599e:	462b      	mov	r3, r5
 80059a0:	f7fa fbdc 	bl	800015c <__adddf3>
 80059a4:	4642      	mov	r2, r8
 80059a6:	4606      	mov	r6, r0
 80059a8:	460f      	mov	r7, r1
 80059aa:	464b      	mov	r3, r9
 80059ac:	4640      	mov	r0, r8
 80059ae:	4649      	mov	r1, r9
 80059b0:	f7fa fd8a 	bl	80004c8 <__aeabi_dmul>
 80059b4:	2200      	movs	r2, #0
 80059b6:	4b66      	ldr	r3, [pc, #408]	; (8005b50 <__ieee754_pow+0x748>)
 80059b8:	4682      	mov	sl, r0
 80059ba:	468b      	mov	fp, r1
 80059bc:	f7fa fbce 	bl	800015c <__adddf3>
 80059c0:	4632      	mov	r2, r6
 80059c2:	463b      	mov	r3, r7
 80059c4:	f7fa fbca 	bl	800015c <__adddf3>
 80059c8:	2400      	movs	r4, #0
 80059ca:	460d      	mov	r5, r1
 80059cc:	4622      	mov	r2, r4
 80059ce:	460b      	mov	r3, r1
 80059d0:	4640      	mov	r0, r8
 80059d2:	4649      	mov	r1, r9
 80059d4:	f7fa fd78 	bl	80004c8 <__aeabi_dmul>
 80059d8:	2200      	movs	r2, #0
 80059da:	4680      	mov	r8, r0
 80059dc:	4689      	mov	r9, r1
 80059de:	4620      	mov	r0, r4
 80059e0:	4629      	mov	r1, r5
 80059e2:	4b5b      	ldr	r3, [pc, #364]	; (8005b50 <__ieee754_pow+0x748>)
 80059e4:	f7fa fbb8 	bl	8000158 <__aeabi_dsub>
 80059e8:	4652      	mov	r2, sl
 80059ea:	465b      	mov	r3, fp
 80059ec:	f7fa fbb4 	bl	8000158 <__aeabi_dsub>
 80059f0:	4602      	mov	r2, r0
 80059f2:	460b      	mov	r3, r1
 80059f4:	4630      	mov	r0, r6
 80059f6:	4639      	mov	r1, r7
 80059f8:	f7fa fbae 	bl	8000158 <__aeabi_dsub>
 80059fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a00:	f7fa fd62 	bl	80004c8 <__aeabi_dmul>
 8005a04:	4622      	mov	r2, r4
 8005a06:	4606      	mov	r6, r0
 8005a08:	460f      	mov	r7, r1
 8005a0a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005a0e:	462b      	mov	r3, r5
 8005a10:	f7fa fd5a 	bl	80004c8 <__aeabi_dmul>
 8005a14:	4602      	mov	r2, r0
 8005a16:	460b      	mov	r3, r1
 8005a18:	4630      	mov	r0, r6
 8005a1a:	4639      	mov	r1, r7
 8005a1c:	f7fa fb9e 	bl	800015c <__adddf3>
 8005a20:	2400      	movs	r4, #0
 8005a22:	4606      	mov	r6, r0
 8005a24:	460f      	mov	r7, r1
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	4640      	mov	r0, r8
 8005a2c:	4649      	mov	r1, r9
 8005a2e:	f7fa fb95 	bl	800015c <__adddf3>
 8005a32:	a33b      	add	r3, pc, #236	; (adr r3, 8005b20 <__ieee754_pow+0x718>)
 8005a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a38:	4620      	mov	r0, r4
 8005a3a:	460d      	mov	r5, r1
 8005a3c:	f7fa fd44 	bl	80004c8 <__aeabi_dmul>
 8005a40:	4642      	mov	r2, r8
 8005a42:	464b      	mov	r3, r9
 8005a44:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a48:	4620      	mov	r0, r4
 8005a4a:	4629      	mov	r1, r5
 8005a4c:	f7fa fb84 	bl	8000158 <__aeabi_dsub>
 8005a50:	4602      	mov	r2, r0
 8005a52:	460b      	mov	r3, r1
 8005a54:	4630      	mov	r0, r6
 8005a56:	4639      	mov	r1, r7
 8005a58:	f7fa fb7e 	bl	8000158 <__aeabi_dsub>
 8005a5c:	a332      	add	r3, pc, #200	; (adr r3, 8005b28 <__ieee754_pow+0x720>)
 8005a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a62:	f7fa fd31 	bl	80004c8 <__aeabi_dmul>
 8005a66:	a332      	add	r3, pc, #200	; (adr r3, 8005b30 <__ieee754_pow+0x728>)
 8005a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6c:	4606      	mov	r6, r0
 8005a6e:	460f      	mov	r7, r1
 8005a70:	4620      	mov	r0, r4
 8005a72:	4629      	mov	r1, r5
 8005a74:	f7fa fd28 	bl	80004c8 <__aeabi_dmul>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	460b      	mov	r3, r1
 8005a7c:	4630      	mov	r0, r6
 8005a7e:	4639      	mov	r1, r7
 8005a80:	f7fa fb6c 	bl	800015c <__adddf3>
 8005a84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a86:	4b33      	ldr	r3, [pc, #204]	; (8005b54 <__ieee754_pow+0x74c>)
 8005a88:	f04f 0a00 	mov.w	sl, #0
 8005a8c:	4413      	add	r3, r2
 8005a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a92:	f7fa fb63 	bl	800015c <__adddf3>
 8005a96:	4680      	mov	r8, r0
 8005a98:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005a9a:	4689      	mov	r9, r1
 8005a9c:	f7fa fcaa 	bl	80003f4 <__aeabi_i2d>
 8005aa0:	4604      	mov	r4, r0
 8005aa2:	460d      	mov	r5, r1
 8005aa4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005aa6:	4b2c      	ldr	r3, [pc, #176]	; (8005b58 <__ieee754_pow+0x750>)
 8005aa8:	4413      	add	r3, r2
 8005aaa:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005aae:	4642      	mov	r2, r8
 8005ab0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ab4:	464b      	mov	r3, r9
 8005ab6:	f7fa fb51 	bl	800015c <__adddf3>
 8005aba:	4632      	mov	r2, r6
 8005abc:	463b      	mov	r3, r7
 8005abe:	f7fa fb4d 	bl	800015c <__adddf3>
 8005ac2:	4622      	mov	r2, r4
 8005ac4:	462b      	mov	r3, r5
 8005ac6:	f7fa fb49 	bl	800015c <__adddf3>
 8005aca:	4622      	mov	r2, r4
 8005acc:	462b      	mov	r3, r5
 8005ace:	4650      	mov	r0, sl
 8005ad0:	468b      	mov	fp, r1
 8005ad2:	f7fa fb41 	bl	8000158 <__aeabi_dsub>
 8005ad6:	4632      	mov	r2, r6
 8005ad8:	463b      	mov	r3, r7
 8005ada:	f7fa fb3d 	bl	8000158 <__aeabi_dsub>
 8005ade:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ae2:	f7fa fb39 	bl	8000158 <__aeabi_dsub>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	460b      	mov	r3, r1
 8005aea:	4640      	mov	r0, r8
 8005aec:	4649      	mov	r1, r9
 8005aee:	e60d      	b.n	800570c <__ieee754_pow+0x304>
 8005af0:	4a454eef 	.word	0x4a454eef
 8005af4:	3fca7e28 	.word	0x3fca7e28
 8005af8:	93c9db65 	.word	0x93c9db65
 8005afc:	3fcd864a 	.word	0x3fcd864a
 8005b00:	a91d4101 	.word	0xa91d4101
 8005b04:	3fd17460 	.word	0x3fd17460
 8005b08:	518f264d 	.word	0x518f264d
 8005b0c:	3fd55555 	.word	0x3fd55555
 8005b10:	db6fabff 	.word	0xdb6fabff
 8005b14:	3fdb6db6 	.word	0x3fdb6db6
 8005b18:	33333303 	.word	0x33333303
 8005b1c:	3fe33333 	.word	0x3fe33333
 8005b20:	e0000000 	.word	0xe0000000
 8005b24:	3feec709 	.word	0x3feec709
 8005b28:	dc3a03fd 	.word	0xdc3a03fd
 8005b2c:	3feec709 	.word	0x3feec709
 8005b30:	145b01f5 	.word	0x145b01f5
 8005b34:	be3e2fe0 	.word	0xbe3e2fe0
 8005b38:	7ff00000 	.word	0x7ff00000
 8005b3c:	43400000 	.word	0x43400000
 8005b40:	0003988e 	.word	0x0003988e
 8005b44:	000bb679 	.word	0x000bb679
 8005b48:	080070b8 	.word	0x080070b8
 8005b4c:	3ff00000 	.word	0x3ff00000
 8005b50:	40080000 	.word	0x40080000
 8005b54:	080070d8 	.word	0x080070d8
 8005b58:	080070c8 	.word	0x080070c8
 8005b5c:	2601      	movs	r6, #1
 8005b5e:	e66a      	b.n	8005836 <__ieee754_pow+0x42e>
 8005b60:	a39d      	add	r3, pc, #628	; (adr r3, 8005dd8 <__ieee754_pow+0x9d0>)
 8005b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b66:	4640      	mov	r0, r8
 8005b68:	4649      	mov	r1, r9
 8005b6a:	f7fa faf7 	bl	800015c <__adddf3>
 8005b6e:	4622      	mov	r2, r4
 8005b70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b74:	462b      	mov	r3, r5
 8005b76:	4650      	mov	r0, sl
 8005b78:	4639      	mov	r1, r7
 8005b7a:	f7fa faed 	bl	8000158 <__aeabi_dsub>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	460b      	mov	r3, r1
 8005b82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b86:	f7fa ff2f 	bl	80009e8 <__aeabi_dcmpgt>
 8005b8a:	2800      	cmp	r0, #0
 8005b8c:	f47f ae09 	bne.w	80057a2 <__ieee754_pow+0x39a>
 8005b90:	4aa3      	ldr	r2, [pc, #652]	; (8005e20 <__ieee754_pow+0xa18>)
 8005b92:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8005b96:	4293      	cmp	r3, r2
 8005b98:	f340 8101 	ble.w	8005d9e <__ieee754_pow+0x996>
 8005b9c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005ba0:	2000      	movs	r0, #0
 8005ba2:	151b      	asrs	r3, r3, #20
 8005ba4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005ba8:	fa4a f303 	asr.w	r3, sl, r3
 8005bac:	4433      	add	r3, r6
 8005bae:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005bb2:	4f9c      	ldr	r7, [pc, #624]	; (8005e24 <__ieee754_pow+0xa1c>)
 8005bb4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005bb8:	4117      	asrs	r7, r2
 8005bba:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005bbe:	ea23 0107 	bic.w	r1, r3, r7
 8005bc2:	f1c2 0214 	rsb	r2, r2, #20
 8005bc6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005bca:	460b      	mov	r3, r1
 8005bcc:	fa4a fa02 	asr.w	sl, sl, r2
 8005bd0:	2e00      	cmp	r6, #0
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	4629      	mov	r1, r5
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	bfb8      	it	lt
 8005bda:	f1ca 0a00 	rsblt	sl, sl, #0
 8005bde:	f7fa fabb 	bl	8000158 <__aeabi_dsub>
 8005be2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005be6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bea:	2400      	movs	r4, #0
 8005bec:	4642      	mov	r2, r8
 8005bee:	464b      	mov	r3, r9
 8005bf0:	f7fa fab4 	bl	800015c <__adddf3>
 8005bf4:	a37a      	add	r3, pc, #488	; (adr r3, 8005de0 <__ieee754_pow+0x9d8>)
 8005bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bfa:	4620      	mov	r0, r4
 8005bfc:	460d      	mov	r5, r1
 8005bfe:	f7fa fc63 	bl	80004c8 <__aeabi_dmul>
 8005c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c06:	4606      	mov	r6, r0
 8005c08:	460f      	mov	r7, r1
 8005c0a:	4620      	mov	r0, r4
 8005c0c:	4629      	mov	r1, r5
 8005c0e:	f7fa faa3 	bl	8000158 <__aeabi_dsub>
 8005c12:	4602      	mov	r2, r0
 8005c14:	460b      	mov	r3, r1
 8005c16:	4640      	mov	r0, r8
 8005c18:	4649      	mov	r1, r9
 8005c1a:	f7fa fa9d 	bl	8000158 <__aeabi_dsub>
 8005c1e:	a372      	add	r3, pc, #456	; (adr r3, 8005de8 <__ieee754_pow+0x9e0>)
 8005c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c24:	f7fa fc50 	bl	80004c8 <__aeabi_dmul>
 8005c28:	a371      	add	r3, pc, #452	; (adr r3, 8005df0 <__ieee754_pow+0x9e8>)
 8005c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2e:	4680      	mov	r8, r0
 8005c30:	4689      	mov	r9, r1
 8005c32:	4620      	mov	r0, r4
 8005c34:	4629      	mov	r1, r5
 8005c36:	f7fa fc47 	bl	80004c8 <__aeabi_dmul>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	4640      	mov	r0, r8
 8005c40:	4649      	mov	r1, r9
 8005c42:	f7fa fa8b 	bl	800015c <__adddf3>
 8005c46:	4604      	mov	r4, r0
 8005c48:	460d      	mov	r5, r1
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	4630      	mov	r0, r6
 8005c50:	4639      	mov	r1, r7
 8005c52:	f7fa fa83 	bl	800015c <__adddf3>
 8005c56:	4632      	mov	r2, r6
 8005c58:	463b      	mov	r3, r7
 8005c5a:	4680      	mov	r8, r0
 8005c5c:	4689      	mov	r9, r1
 8005c5e:	f7fa fa7b 	bl	8000158 <__aeabi_dsub>
 8005c62:	4602      	mov	r2, r0
 8005c64:	460b      	mov	r3, r1
 8005c66:	4620      	mov	r0, r4
 8005c68:	4629      	mov	r1, r5
 8005c6a:	f7fa fa75 	bl	8000158 <__aeabi_dsub>
 8005c6e:	4642      	mov	r2, r8
 8005c70:	4606      	mov	r6, r0
 8005c72:	460f      	mov	r7, r1
 8005c74:	464b      	mov	r3, r9
 8005c76:	4640      	mov	r0, r8
 8005c78:	4649      	mov	r1, r9
 8005c7a:	f7fa fc25 	bl	80004c8 <__aeabi_dmul>
 8005c7e:	a35e      	add	r3, pc, #376	; (adr r3, 8005df8 <__ieee754_pow+0x9f0>)
 8005c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c84:	4604      	mov	r4, r0
 8005c86:	460d      	mov	r5, r1
 8005c88:	f7fa fc1e 	bl	80004c8 <__aeabi_dmul>
 8005c8c:	a35c      	add	r3, pc, #368	; (adr r3, 8005e00 <__ieee754_pow+0x9f8>)
 8005c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c92:	f7fa fa61 	bl	8000158 <__aeabi_dsub>
 8005c96:	4622      	mov	r2, r4
 8005c98:	462b      	mov	r3, r5
 8005c9a:	f7fa fc15 	bl	80004c8 <__aeabi_dmul>
 8005c9e:	a35a      	add	r3, pc, #360	; (adr r3, 8005e08 <__ieee754_pow+0xa00>)
 8005ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca4:	f7fa fa5a 	bl	800015c <__adddf3>
 8005ca8:	4622      	mov	r2, r4
 8005caa:	462b      	mov	r3, r5
 8005cac:	f7fa fc0c 	bl	80004c8 <__aeabi_dmul>
 8005cb0:	a357      	add	r3, pc, #348	; (adr r3, 8005e10 <__ieee754_pow+0xa08>)
 8005cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb6:	f7fa fa4f 	bl	8000158 <__aeabi_dsub>
 8005cba:	4622      	mov	r2, r4
 8005cbc:	462b      	mov	r3, r5
 8005cbe:	f7fa fc03 	bl	80004c8 <__aeabi_dmul>
 8005cc2:	a355      	add	r3, pc, #340	; (adr r3, 8005e18 <__ieee754_pow+0xa10>)
 8005cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc8:	f7fa fa48 	bl	800015c <__adddf3>
 8005ccc:	4622      	mov	r2, r4
 8005cce:	462b      	mov	r3, r5
 8005cd0:	f7fa fbfa 	bl	80004c8 <__aeabi_dmul>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4640      	mov	r0, r8
 8005cda:	4649      	mov	r1, r9
 8005cdc:	f7fa fa3c 	bl	8000158 <__aeabi_dsub>
 8005ce0:	4604      	mov	r4, r0
 8005ce2:	460d      	mov	r5, r1
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	4640      	mov	r0, r8
 8005cea:	4649      	mov	r1, r9
 8005cec:	f7fa fbec 	bl	80004c8 <__aeabi_dmul>
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cf6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	4629      	mov	r1, r5
 8005cfe:	f7fa fa2b 	bl	8000158 <__aeabi_dsub>
 8005d02:	4602      	mov	r2, r0
 8005d04:	460b      	mov	r3, r1
 8005d06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d0a:	f7fa fd07 	bl	800071c <__aeabi_ddiv>
 8005d0e:	4632      	mov	r2, r6
 8005d10:	4604      	mov	r4, r0
 8005d12:	460d      	mov	r5, r1
 8005d14:	463b      	mov	r3, r7
 8005d16:	4640      	mov	r0, r8
 8005d18:	4649      	mov	r1, r9
 8005d1a:	f7fa fbd5 	bl	80004c8 <__aeabi_dmul>
 8005d1e:	4632      	mov	r2, r6
 8005d20:	463b      	mov	r3, r7
 8005d22:	f7fa fa1b 	bl	800015c <__adddf3>
 8005d26:	4602      	mov	r2, r0
 8005d28:	460b      	mov	r3, r1
 8005d2a:	4620      	mov	r0, r4
 8005d2c:	4629      	mov	r1, r5
 8005d2e:	f7fa fa13 	bl	8000158 <__aeabi_dsub>
 8005d32:	4642      	mov	r2, r8
 8005d34:	464b      	mov	r3, r9
 8005d36:	f7fa fa0f 	bl	8000158 <__aeabi_dsub>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	2000      	movs	r0, #0
 8005d40:	4939      	ldr	r1, [pc, #228]	; (8005e28 <__ieee754_pow+0xa20>)
 8005d42:	f7fa fa09 	bl	8000158 <__aeabi_dsub>
 8005d46:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005d4a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005d4e:	da29      	bge.n	8005da4 <__ieee754_pow+0x99c>
 8005d50:	4652      	mov	r2, sl
 8005d52:	f001 f911 	bl	8006f78 <scalbn>
 8005d56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d5a:	f7ff bbfe 	b.w	800555a <__ieee754_pow+0x152>
 8005d5e:	4b33      	ldr	r3, [pc, #204]	; (8005e2c <__ieee754_pow+0xa24>)
 8005d60:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8005d64:	429f      	cmp	r7, r3
 8005d66:	f77f af13 	ble.w	8005b90 <__ieee754_pow+0x788>
 8005d6a:	4b31      	ldr	r3, [pc, #196]	; (8005e30 <__ieee754_pow+0xa28>)
 8005d6c:	440b      	add	r3, r1
 8005d6e:	4303      	orrs	r3, r0
 8005d70:	d009      	beq.n	8005d86 <__ieee754_pow+0x97e>
 8005d72:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d76:	2200      	movs	r2, #0
 8005d78:	2300      	movs	r3, #0
 8005d7a:	f7fa fe17 	bl	80009ac <__aeabi_dcmplt>
 8005d7e:	3800      	subs	r0, #0
 8005d80:	bf18      	it	ne
 8005d82:	2001      	movne	r0, #1
 8005d84:	e453      	b.n	800562e <__ieee754_pow+0x226>
 8005d86:	4622      	mov	r2, r4
 8005d88:	462b      	mov	r3, r5
 8005d8a:	f7fa f9e5 	bl	8000158 <__aeabi_dsub>
 8005d8e:	4642      	mov	r2, r8
 8005d90:	464b      	mov	r3, r9
 8005d92:	f7fa fe1f 	bl	80009d4 <__aeabi_dcmpge>
 8005d96:	2800      	cmp	r0, #0
 8005d98:	f43f aefa 	beq.w	8005b90 <__ieee754_pow+0x788>
 8005d9c:	e7e9      	b.n	8005d72 <__ieee754_pow+0x96a>
 8005d9e:	f04f 0a00 	mov.w	sl, #0
 8005da2:	e720      	b.n	8005be6 <__ieee754_pow+0x7de>
 8005da4:	4621      	mov	r1, r4
 8005da6:	e7d6      	b.n	8005d56 <__ieee754_pow+0x94e>
 8005da8:	f04f 0b00 	mov.w	fp, #0
 8005dac:	f8df c078 	ldr.w	ip, [pc, #120]	; 8005e28 <__ieee754_pow+0xa20>
 8005db0:	f7ff bbba 	b.w	8005528 <__ieee754_pow+0x120>
 8005db4:	f04f 0b00 	mov.w	fp, #0
 8005db8:	f04f 0c00 	mov.w	ip, #0
 8005dbc:	f7ff bbb4 	b.w	8005528 <__ieee754_pow+0x120>
 8005dc0:	4640      	mov	r0, r8
 8005dc2:	4649      	mov	r1, r9
 8005dc4:	f7ff bb3d 	b.w	8005442 <__ieee754_pow+0x3a>
 8005dc8:	9200      	str	r2, [sp, #0]
 8005dca:	f7ff bb89 	b.w	80054e0 <__ieee754_pow+0xd8>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	f7ff bb73 	b.w	80054ba <__ieee754_pow+0xb2>
 8005dd4:	f3af 8000 	nop.w
 8005dd8:	652b82fe 	.word	0x652b82fe
 8005ddc:	3c971547 	.word	0x3c971547
 8005de0:	00000000 	.word	0x00000000
 8005de4:	3fe62e43 	.word	0x3fe62e43
 8005de8:	fefa39ef 	.word	0xfefa39ef
 8005dec:	3fe62e42 	.word	0x3fe62e42
 8005df0:	0ca86c39 	.word	0x0ca86c39
 8005df4:	be205c61 	.word	0xbe205c61
 8005df8:	72bea4d0 	.word	0x72bea4d0
 8005dfc:	3e663769 	.word	0x3e663769
 8005e00:	c5d26bf1 	.word	0xc5d26bf1
 8005e04:	3ebbbd41 	.word	0x3ebbbd41
 8005e08:	af25de2c 	.word	0xaf25de2c
 8005e0c:	3f11566a 	.word	0x3f11566a
 8005e10:	16bebd93 	.word	0x16bebd93
 8005e14:	3f66c16c 	.word	0x3f66c16c
 8005e18:	5555553e 	.word	0x5555553e
 8005e1c:	3fc55555 	.word	0x3fc55555
 8005e20:	3fe00000 	.word	0x3fe00000
 8005e24:	000fffff 	.word	0x000fffff
 8005e28:	3ff00000 	.word	0x3ff00000
 8005e2c:	4090cbff 	.word	0x4090cbff
 8005e30:	3f6f3400 	.word	0x3f6f3400
 8005e34:	00000000 	.word	0x00000000

08005e38 <__ieee754_rem_pio2>:
 8005e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e3c:	4614      	mov	r4, r2
 8005e3e:	4ac4      	ldr	r2, [pc, #784]	; (8006150 <__ieee754_rem_pio2+0x318>)
 8005e40:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8005e44:	b08d      	sub	sp, #52	; 0x34
 8005e46:	4592      	cmp	sl, r2
 8005e48:	9104      	str	r1, [sp, #16]
 8005e4a:	dc07      	bgt.n	8005e5c <__ieee754_rem_pio2+0x24>
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	2300      	movs	r3, #0
 8005e50:	e9c4 0100 	strd	r0, r1, [r4]
 8005e54:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8005e58:	2500      	movs	r5, #0
 8005e5a:	e024      	b.n	8005ea6 <__ieee754_rem_pio2+0x6e>
 8005e5c:	4abd      	ldr	r2, [pc, #756]	; (8006154 <__ieee754_rem_pio2+0x31c>)
 8005e5e:	4592      	cmp	sl, r2
 8005e60:	dc72      	bgt.n	8005f48 <__ieee754_rem_pio2+0x110>
 8005e62:	9b04      	ldr	r3, [sp, #16]
 8005e64:	4dbc      	ldr	r5, [pc, #752]	; (8006158 <__ieee754_rem_pio2+0x320>)
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	a3ab      	add	r3, pc, #684	; (adr r3, 8006118 <__ieee754_rem_pio2+0x2e0>)
 8005e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6e:	dd36      	ble.n	8005ede <__ieee754_rem_pio2+0xa6>
 8005e70:	f7fa f972 	bl	8000158 <__aeabi_dsub>
 8005e74:	45aa      	cmp	sl, r5
 8005e76:	4606      	mov	r6, r0
 8005e78:	460f      	mov	r7, r1
 8005e7a:	d018      	beq.n	8005eae <__ieee754_rem_pio2+0x76>
 8005e7c:	a3a8      	add	r3, pc, #672	; (adr r3, 8006120 <__ieee754_rem_pio2+0x2e8>)
 8005e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e82:	f7fa f969 	bl	8000158 <__aeabi_dsub>
 8005e86:	4602      	mov	r2, r0
 8005e88:	460b      	mov	r3, r1
 8005e8a:	4630      	mov	r0, r6
 8005e8c:	e9c4 2300 	strd	r2, r3, [r4]
 8005e90:	4639      	mov	r1, r7
 8005e92:	f7fa f961 	bl	8000158 <__aeabi_dsub>
 8005e96:	a3a2      	add	r3, pc, #648	; (adr r3, 8006120 <__ieee754_rem_pio2+0x2e8>)
 8005e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9c:	f7fa f95c 	bl	8000158 <__aeabi_dsub>
 8005ea0:	2501      	movs	r5, #1
 8005ea2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	b00d      	add	sp, #52	; 0x34
 8005eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eae:	a39e      	add	r3, pc, #632	; (adr r3, 8006128 <__ieee754_rem_pio2+0x2f0>)
 8005eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb4:	f7fa f950 	bl	8000158 <__aeabi_dsub>
 8005eb8:	a39d      	add	r3, pc, #628	; (adr r3, 8006130 <__ieee754_rem_pio2+0x2f8>)
 8005eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebe:	4606      	mov	r6, r0
 8005ec0:	460f      	mov	r7, r1
 8005ec2:	f7fa f949 	bl	8000158 <__aeabi_dsub>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	460b      	mov	r3, r1
 8005eca:	4630      	mov	r0, r6
 8005ecc:	e9c4 2300 	strd	r2, r3, [r4]
 8005ed0:	4639      	mov	r1, r7
 8005ed2:	f7fa f941 	bl	8000158 <__aeabi_dsub>
 8005ed6:	a396      	add	r3, pc, #600	; (adr r3, 8006130 <__ieee754_rem_pio2+0x2f8>)
 8005ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005edc:	e7de      	b.n	8005e9c <__ieee754_rem_pio2+0x64>
 8005ede:	f7fa f93d 	bl	800015c <__adddf3>
 8005ee2:	45aa      	cmp	sl, r5
 8005ee4:	4606      	mov	r6, r0
 8005ee6:	460f      	mov	r7, r1
 8005ee8:	d016      	beq.n	8005f18 <__ieee754_rem_pio2+0xe0>
 8005eea:	a38d      	add	r3, pc, #564	; (adr r3, 8006120 <__ieee754_rem_pio2+0x2e8>)
 8005eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef0:	f7fa f934 	bl	800015c <__adddf3>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	460b      	mov	r3, r1
 8005ef8:	4630      	mov	r0, r6
 8005efa:	e9c4 2300 	strd	r2, r3, [r4]
 8005efe:	4639      	mov	r1, r7
 8005f00:	f7fa f92a 	bl	8000158 <__aeabi_dsub>
 8005f04:	a386      	add	r3, pc, #536	; (adr r3, 8006120 <__ieee754_rem_pio2+0x2e8>)
 8005f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0a:	f7fa f927 	bl	800015c <__adddf3>
 8005f0e:	f04f 35ff 	mov.w	r5, #4294967295
 8005f12:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005f16:	e7c6      	b.n	8005ea6 <__ieee754_rem_pio2+0x6e>
 8005f18:	a383      	add	r3, pc, #524	; (adr r3, 8006128 <__ieee754_rem_pio2+0x2f0>)
 8005f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1e:	f7fa f91d 	bl	800015c <__adddf3>
 8005f22:	a383      	add	r3, pc, #524	; (adr r3, 8006130 <__ieee754_rem_pio2+0x2f8>)
 8005f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f28:	4606      	mov	r6, r0
 8005f2a:	460f      	mov	r7, r1
 8005f2c:	f7fa f916 	bl	800015c <__adddf3>
 8005f30:	4602      	mov	r2, r0
 8005f32:	460b      	mov	r3, r1
 8005f34:	4630      	mov	r0, r6
 8005f36:	e9c4 2300 	strd	r2, r3, [r4]
 8005f3a:	4639      	mov	r1, r7
 8005f3c:	f7fa f90c 	bl	8000158 <__aeabi_dsub>
 8005f40:	a37b      	add	r3, pc, #492	; (adr r3, 8006130 <__ieee754_rem_pio2+0x2f8>)
 8005f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f46:	e7e0      	b.n	8005f0a <__ieee754_rem_pio2+0xd2>
 8005f48:	4a84      	ldr	r2, [pc, #528]	; (800615c <__ieee754_rem_pio2+0x324>)
 8005f4a:	4592      	cmp	sl, r2
 8005f4c:	f300 80d5 	bgt.w	80060fa <__ieee754_rem_pio2+0x2c2>
 8005f50:	f000 ff86 	bl	8006e60 <fabs>
 8005f54:	a378      	add	r3, pc, #480	; (adr r3, 8006138 <__ieee754_rem_pio2+0x300>)
 8005f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f5a:	4606      	mov	r6, r0
 8005f5c:	460f      	mov	r7, r1
 8005f5e:	f7fa fab3 	bl	80004c8 <__aeabi_dmul>
 8005f62:	2200      	movs	r2, #0
 8005f64:	4b7e      	ldr	r3, [pc, #504]	; (8006160 <__ieee754_rem_pio2+0x328>)
 8005f66:	f7fa f8f9 	bl	800015c <__adddf3>
 8005f6a:	f7fa fd5d 	bl	8000a28 <__aeabi_d2iz>
 8005f6e:	4605      	mov	r5, r0
 8005f70:	f7fa fa40 	bl	80003f4 <__aeabi_i2d>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005f7c:	a366      	add	r3, pc, #408	; (adr r3, 8006118 <__ieee754_rem_pio2+0x2e0>)
 8005f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f82:	f7fa faa1 	bl	80004c8 <__aeabi_dmul>
 8005f86:	4602      	mov	r2, r0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4630      	mov	r0, r6
 8005f8c:	4639      	mov	r1, r7
 8005f8e:	f7fa f8e3 	bl	8000158 <__aeabi_dsub>
 8005f92:	a363      	add	r3, pc, #396	; (adr r3, 8006120 <__ieee754_rem_pio2+0x2e8>)
 8005f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f98:	4680      	mov	r8, r0
 8005f9a:	4689      	mov	r9, r1
 8005f9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fa0:	f7fa fa92 	bl	80004c8 <__aeabi_dmul>
 8005fa4:	2d1f      	cmp	r5, #31
 8005fa6:	4606      	mov	r6, r0
 8005fa8:	460f      	mov	r7, r1
 8005faa:	dc0e      	bgt.n	8005fca <__ieee754_rem_pio2+0x192>
 8005fac:	4b6d      	ldr	r3, [pc, #436]	; (8006164 <__ieee754_rem_pio2+0x32c>)
 8005fae:	1e6a      	subs	r2, r5, #1
 8005fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb4:	4553      	cmp	r3, sl
 8005fb6:	d008      	beq.n	8005fca <__ieee754_rem_pio2+0x192>
 8005fb8:	4632      	mov	r2, r6
 8005fba:	463b      	mov	r3, r7
 8005fbc:	4640      	mov	r0, r8
 8005fbe:	4649      	mov	r1, r9
 8005fc0:	f7fa f8ca 	bl	8000158 <__aeabi_dsub>
 8005fc4:	e9c4 0100 	strd	r0, r1, [r4]
 8005fc8:	e013      	b.n	8005ff2 <__ieee754_rem_pio2+0x1ba>
 8005fca:	463b      	mov	r3, r7
 8005fcc:	4632      	mov	r2, r6
 8005fce:	4640      	mov	r0, r8
 8005fd0:	4649      	mov	r1, r9
 8005fd2:	f7fa f8c1 	bl	8000158 <__aeabi_dsub>
 8005fd6:	ea4f 532a 	mov.w	r3, sl, asr #20
 8005fda:	9305      	str	r3, [sp, #20]
 8005fdc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005fe0:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 8005fe4:	f1ba 0f10 	cmp.w	sl, #16
 8005fe8:	dc1f      	bgt.n	800602a <__ieee754_rem_pio2+0x1f2>
 8005fea:	4602      	mov	r2, r0
 8005fec:	460b      	mov	r3, r1
 8005fee:	e9c4 2300 	strd	r2, r3, [r4]
 8005ff2:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8005ff6:	4640      	mov	r0, r8
 8005ff8:	4653      	mov	r3, sl
 8005ffa:	4649      	mov	r1, r9
 8005ffc:	f7fa f8ac 	bl	8000158 <__aeabi_dsub>
 8006000:	4632      	mov	r2, r6
 8006002:	463b      	mov	r3, r7
 8006004:	f7fa f8a8 	bl	8000158 <__aeabi_dsub>
 8006008:	460b      	mov	r3, r1
 800600a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800600e:	9904      	ldr	r1, [sp, #16]
 8006010:	4602      	mov	r2, r0
 8006012:	2900      	cmp	r1, #0
 8006014:	f6bf af47 	bge.w	8005ea6 <__ieee754_rem_pio2+0x6e>
 8006018:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800601c:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8006020:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006024:	60e3      	str	r3, [r4, #12]
 8006026:	426d      	negs	r5, r5
 8006028:	e73d      	b.n	8005ea6 <__ieee754_rem_pio2+0x6e>
 800602a:	a33f      	add	r3, pc, #252	; (adr r3, 8006128 <__ieee754_rem_pio2+0x2f0>)
 800602c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006030:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006034:	f7fa fa48 	bl	80004c8 <__aeabi_dmul>
 8006038:	4606      	mov	r6, r0
 800603a:	460f      	mov	r7, r1
 800603c:	4602      	mov	r2, r0
 800603e:	460b      	mov	r3, r1
 8006040:	4640      	mov	r0, r8
 8006042:	4649      	mov	r1, r9
 8006044:	f7fa f888 	bl	8000158 <__aeabi_dsub>
 8006048:	4602      	mov	r2, r0
 800604a:	460b      	mov	r3, r1
 800604c:	4682      	mov	sl, r0
 800604e:	468b      	mov	fp, r1
 8006050:	4640      	mov	r0, r8
 8006052:	4649      	mov	r1, r9
 8006054:	f7fa f880 	bl	8000158 <__aeabi_dsub>
 8006058:	4632      	mov	r2, r6
 800605a:	463b      	mov	r3, r7
 800605c:	f7fa f87c 	bl	8000158 <__aeabi_dsub>
 8006060:	a333      	add	r3, pc, #204	; (adr r3, 8006130 <__ieee754_rem_pio2+0x2f8>)
 8006062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006066:	4606      	mov	r6, r0
 8006068:	460f      	mov	r7, r1
 800606a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800606e:	f7fa fa2b 	bl	80004c8 <__aeabi_dmul>
 8006072:	4632      	mov	r2, r6
 8006074:	463b      	mov	r3, r7
 8006076:	f7fa f86f 	bl	8000158 <__aeabi_dsub>
 800607a:	4602      	mov	r2, r0
 800607c:	460b      	mov	r3, r1
 800607e:	4606      	mov	r6, r0
 8006080:	460f      	mov	r7, r1
 8006082:	4650      	mov	r0, sl
 8006084:	4659      	mov	r1, fp
 8006086:	f7fa f867 	bl	8000158 <__aeabi_dsub>
 800608a:	9a05      	ldr	r2, [sp, #20]
 800608c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b31      	cmp	r3, #49	; 0x31
 8006094:	dc06      	bgt.n	80060a4 <__ieee754_rem_pio2+0x26c>
 8006096:	4602      	mov	r2, r0
 8006098:	460b      	mov	r3, r1
 800609a:	46d0      	mov	r8, sl
 800609c:	46d9      	mov	r9, fp
 800609e:	e9c4 2300 	strd	r2, r3, [r4]
 80060a2:	e7a6      	b.n	8005ff2 <__ieee754_rem_pio2+0x1ba>
 80060a4:	a326      	add	r3, pc, #152	; (adr r3, 8006140 <__ieee754_rem_pio2+0x308>)
 80060a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060ae:	f7fa fa0b 	bl	80004c8 <__aeabi_dmul>
 80060b2:	4606      	mov	r6, r0
 80060b4:	460f      	mov	r7, r1
 80060b6:	4602      	mov	r2, r0
 80060b8:	460b      	mov	r3, r1
 80060ba:	4650      	mov	r0, sl
 80060bc:	4659      	mov	r1, fp
 80060be:	f7fa f84b 	bl	8000158 <__aeabi_dsub>
 80060c2:	4602      	mov	r2, r0
 80060c4:	460b      	mov	r3, r1
 80060c6:	4680      	mov	r8, r0
 80060c8:	4689      	mov	r9, r1
 80060ca:	4650      	mov	r0, sl
 80060cc:	4659      	mov	r1, fp
 80060ce:	f7fa f843 	bl	8000158 <__aeabi_dsub>
 80060d2:	4632      	mov	r2, r6
 80060d4:	463b      	mov	r3, r7
 80060d6:	f7fa f83f 	bl	8000158 <__aeabi_dsub>
 80060da:	a31b      	add	r3, pc, #108	; (adr r3, 8006148 <__ieee754_rem_pio2+0x310>)
 80060dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e0:	4606      	mov	r6, r0
 80060e2:	460f      	mov	r7, r1
 80060e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060e8:	f7fa f9ee 	bl	80004c8 <__aeabi_dmul>
 80060ec:	4632      	mov	r2, r6
 80060ee:	463b      	mov	r3, r7
 80060f0:	f7fa f832 	bl	8000158 <__aeabi_dsub>
 80060f4:	4606      	mov	r6, r0
 80060f6:	460f      	mov	r7, r1
 80060f8:	e75e      	b.n	8005fb8 <__ieee754_rem_pio2+0x180>
 80060fa:	4a1b      	ldr	r2, [pc, #108]	; (8006168 <__ieee754_rem_pio2+0x330>)
 80060fc:	4592      	cmp	sl, r2
 80060fe:	dd35      	ble.n	800616c <__ieee754_rem_pio2+0x334>
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	f7fa f828 	bl	8000158 <__aeabi_dsub>
 8006108:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800610c:	e9c4 0100 	strd	r0, r1, [r4]
 8006110:	e6a2      	b.n	8005e58 <__ieee754_rem_pio2+0x20>
 8006112:	bf00      	nop
 8006114:	f3af 8000 	nop.w
 8006118:	54400000 	.word	0x54400000
 800611c:	3ff921fb 	.word	0x3ff921fb
 8006120:	1a626331 	.word	0x1a626331
 8006124:	3dd0b461 	.word	0x3dd0b461
 8006128:	1a600000 	.word	0x1a600000
 800612c:	3dd0b461 	.word	0x3dd0b461
 8006130:	2e037073 	.word	0x2e037073
 8006134:	3ba3198a 	.word	0x3ba3198a
 8006138:	6dc9c883 	.word	0x6dc9c883
 800613c:	3fe45f30 	.word	0x3fe45f30
 8006140:	2e000000 	.word	0x2e000000
 8006144:	3ba3198a 	.word	0x3ba3198a
 8006148:	252049c1 	.word	0x252049c1
 800614c:	397b839a 	.word	0x397b839a
 8006150:	3fe921fb 	.word	0x3fe921fb
 8006154:	4002d97b 	.word	0x4002d97b
 8006158:	3ff921fb 	.word	0x3ff921fb
 800615c:	413921fb 	.word	0x413921fb
 8006160:	3fe00000 	.word	0x3fe00000
 8006164:	080070e8 	.word	0x080070e8
 8006168:	7fefffff 	.word	0x7fefffff
 800616c:	ea4f 552a 	mov.w	r5, sl, asr #20
 8006170:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8006174:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8006178:	460f      	mov	r7, r1
 800617a:	4606      	mov	r6, r0
 800617c:	f7fa fc54 	bl	8000a28 <__aeabi_d2iz>
 8006180:	f7fa f938 	bl	80003f4 <__aeabi_i2d>
 8006184:	4602      	mov	r2, r0
 8006186:	460b      	mov	r3, r1
 8006188:	4630      	mov	r0, r6
 800618a:	4639      	mov	r1, r7
 800618c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006190:	f7f9 ffe2 	bl	8000158 <__aeabi_dsub>
 8006194:	2200      	movs	r2, #0
 8006196:	4b22      	ldr	r3, [pc, #136]	; (8006220 <__ieee754_rem_pio2+0x3e8>)
 8006198:	f7fa f996 	bl	80004c8 <__aeabi_dmul>
 800619c:	460f      	mov	r7, r1
 800619e:	4606      	mov	r6, r0
 80061a0:	f7fa fc42 	bl	8000a28 <__aeabi_d2iz>
 80061a4:	f7fa f926 	bl	80003f4 <__aeabi_i2d>
 80061a8:	4602      	mov	r2, r0
 80061aa:	460b      	mov	r3, r1
 80061ac:	4630      	mov	r0, r6
 80061ae:	4639      	mov	r1, r7
 80061b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80061b4:	f7f9 ffd0 	bl	8000158 <__aeabi_dsub>
 80061b8:	2200      	movs	r2, #0
 80061ba:	4b19      	ldr	r3, [pc, #100]	; (8006220 <__ieee754_rem_pio2+0x3e8>)
 80061bc:	f7fa f984 	bl	80004c8 <__aeabi_dmul>
 80061c0:	f04f 0803 	mov.w	r8, #3
 80061c4:	2600      	movs	r6, #0
 80061c6:	2700      	movs	r7, #0
 80061c8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80061cc:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 80061d0:	4632      	mov	r2, r6
 80061d2:	e879 0102 	ldrd	r0, r1, [r9], #-8
 80061d6:	463b      	mov	r3, r7
 80061d8:	46c2      	mov	sl, r8
 80061da:	f108 38ff 	add.w	r8, r8, #4294967295
 80061de:	f7fa fbdb 	bl	8000998 <__aeabi_dcmpeq>
 80061e2:	2800      	cmp	r0, #0
 80061e4:	d1f4      	bne.n	80061d0 <__ieee754_rem_pio2+0x398>
 80061e6:	4b0f      	ldr	r3, [pc, #60]	; (8006224 <__ieee754_rem_pio2+0x3ec>)
 80061e8:	462a      	mov	r2, r5
 80061ea:	9301      	str	r3, [sp, #4]
 80061ec:	2302      	movs	r3, #2
 80061ee:	4621      	mov	r1, r4
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	a806      	add	r0, sp, #24
 80061f4:	4653      	mov	r3, sl
 80061f6:	f000 f8c7 	bl	8006388 <__kernel_rem_pio2>
 80061fa:	9b04      	ldr	r3, [sp, #16]
 80061fc:	4605      	mov	r5, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f6bf ae51 	bge.w	8005ea6 <__ieee754_rem_pio2+0x6e>
 8006204:	e9d4 2100 	ldrd	r2, r1, [r4]
 8006208:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800620c:	e9c4 2300 	strd	r2, r3, [r4]
 8006210:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8006214:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006218:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800621c:	e703      	b.n	8006026 <__ieee754_rem_pio2+0x1ee>
 800621e:	bf00      	nop
 8006220:	41700000 	.word	0x41700000
 8006224:	08007168 	.word	0x08007168

08006228 <__ieee754_sqrt>:
 8006228:	f8df c158 	ldr.w	ip, [pc, #344]	; 8006384 <__ieee754_sqrt+0x15c>
 800622c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006230:	ea3c 0c01 	bics.w	ip, ip, r1
 8006234:	4606      	mov	r6, r0
 8006236:	460d      	mov	r5, r1
 8006238:	460c      	mov	r4, r1
 800623a:	460a      	mov	r2, r1
 800623c:	4607      	mov	r7, r0
 800623e:	4603      	mov	r3, r0
 8006240:	d10f      	bne.n	8006262 <__ieee754_sqrt+0x3a>
 8006242:	4602      	mov	r2, r0
 8006244:	460b      	mov	r3, r1
 8006246:	f7fa f93f 	bl	80004c8 <__aeabi_dmul>
 800624a:	4602      	mov	r2, r0
 800624c:	460b      	mov	r3, r1
 800624e:	4630      	mov	r0, r6
 8006250:	4629      	mov	r1, r5
 8006252:	f7f9 ff83 	bl	800015c <__adddf3>
 8006256:	4606      	mov	r6, r0
 8006258:	460d      	mov	r5, r1
 800625a:	4630      	mov	r0, r6
 800625c:	4629      	mov	r1, r5
 800625e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006262:	2900      	cmp	r1, #0
 8006264:	dc0e      	bgt.n	8006284 <__ieee754_sqrt+0x5c>
 8006266:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800626a:	ea5c 0707 	orrs.w	r7, ip, r7
 800626e:	d0f4      	beq.n	800625a <__ieee754_sqrt+0x32>
 8006270:	b141      	cbz	r1, 8006284 <__ieee754_sqrt+0x5c>
 8006272:	4602      	mov	r2, r0
 8006274:	460b      	mov	r3, r1
 8006276:	f7f9 ff6f 	bl	8000158 <__aeabi_dsub>
 800627a:	4602      	mov	r2, r0
 800627c:	460b      	mov	r3, r1
 800627e:	f7fa fa4d 	bl	800071c <__aeabi_ddiv>
 8006282:	e7e8      	b.n	8006256 <__ieee754_sqrt+0x2e>
 8006284:	1521      	asrs	r1, r4, #20
 8006286:	d075      	beq.n	8006374 <__ieee754_sqrt+0x14c>
 8006288:	07cc      	lsls	r4, r1, #31
 800628a:	f04f 0400 	mov.w	r4, #0
 800628e:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006292:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8006296:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800629a:	bf5e      	ittt	pl
 800629c:	0fd9      	lsrpl	r1, r3, #31
 800629e:	005b      	lslpl	r3, r3, #1
 80062a0:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 80062a4:	0fd9      	lsrs	r1, r3, #31
 80062a6:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80062aa:	2516      	movs	r5, #22
 80062ac:	4620      	mov	r0, r4
 80062ae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80062b2:	107f      	asrs	r7, r7, #1
 80062b4:	005b      	lsls	r3, r3, #1
 80062b6:	1846      	adds	r6, r0, r1
 80062b8:	4296      	cmp	r6, r2
 80062ba:	bfde      	ittt	le
 80062bc:	1b92      	suble	r2, r2, r6
 80062be:	1870      	addle	r0, r6, r1
 80062c0:	1864      	addle	r4, r4, r1
 80062c2:	0052      	lsls	r2, r2, #1
 80062c4:	3d01      	subs	r5, #1
 80062c6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80062ca:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80062ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80062d2:	d1f0      	bne.n	80062b6 <__ieee754_sqrt+0x8e>
 80062d4:	4629      	mov	r1, r5
 80062d6:	f04f 0e20 	mov.w	lr, #32
 80062da:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80062de:	4282      	cmp	r2, r0
 80062e0:	eb06 0c05 	add.w	ip, r6, r5
 80062e4:	dc02      	bgt.n	80062ec <__ieee754_sqrt+0xc4>
 80062e6:	d113      	bne.n	8006310 <__ieee754_sqrt+0xe8>
 80062e8:	459c      	cmp	ip, r3
 80062ea:	d811      	bhi.n	8006310 <__ieee754_sqrt+0xe8>
 80062ec:	f1bc 0f00 	cmp.w	ip, #0
 80062f0:	eb0c 0506 	add.w	r5, ip, r6
 80062f4:	da43      	bge.n	800637e <__ieee754_sqrt+0x156>
 80062f6:	2d00      	cmp	r5, #0
 80062f8:	db41      	blt.n	800637e <__ieee754_sqrt+0x156>
 80062fa:	f100 0801 	add.w	r8, r0, #1
 80062fe:	1a12      	subs	r2, r2, r0
 8006300:	4640      	mov	r0, r8
 8006302:	459c      	cmp	ip, r3
 8006304:	bf88      	it	hi
 8006306:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800630a:	eba3 030c 	sub.w	r3, r3, ip
 800630e:	4431      	add	r1, r6
 8006310:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8006314:	f1be 0e01 	subs.w	lr, lr, #1
 8006318:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 800631c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006320:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006324:	d1db      	bne.n	80062de <__ieee754_sqrt+0xb6>
 8006326:	4313      	orrs	r3, r2
 8006328:	d006      	beq.n	8006338 <__ieee754_sqrt+0x110>
 800632a:	1c48      	adds	r0, r1, #1
 800632c:	bf0b      	itete	eq
 800632e:	4671      	moveq	r1, lr
 8006330:	3101      	addne	r1, #1
 8006332:	3401      	addeq	r4, #1
 8006334:	f021 0101 	bicne.w	r1, r1, #1
 8006338:	1063      	asrs	r3, r4, #1
 800633a:	0849      	lsrs	r1, r1, #1
 800633c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006340:	07e2      	lsls	r2, r4, #31
 8006342:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006346:	bf48      	it	mi
 8006348:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800634c:	460e      	mov	r6, r1
 800634e:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8006352:	e782      	b.n	800625a <__ieee754_sqrt+0x32>
 8006354:	0ada      	lsrs	r2, r3, #11
 8006356:	3815      	subs	r0, #21
 8006358:	055b      	lsls	r3, r3, #21
 800635a:	2a00      	cmp	r2, #0
 800635c:	d0fa      	beq.n	8006354 <__ieee754_sqrt+0x12c>
 800635e:	02d5      	lsls	r5, r2, #11
 8006360:	d50a      	bpl.n	8006378 <__ieee754_sqrt+0x150>
 8006362:	f1c1 0420 	rsb	r4, r1, #32
 8006366:	fa23 f404 	lsr.w	r4, r3, r4
 800636a:	1e4d      	subs	r5, r1, #1
 800636c:	408b      	lsls	r3, r1
 800636e:	4322      	orrs	r2, r4
 8006370:	1b41      	subs	r1, r0, r5
 8006372:	e789      	b.n	8006288 <__ieee754_sqrt+0x60>
 8006374:	4608      	mov	r0, r1
 8006376:	e7f0      	b.n	800635a <__ieee754_sqrt+0x132>
 8006378:	0052      	lsls	r2, r2, #1
 800637a:	3101      	adds	r1, #1
 800637c:	e7ef      	b.n	800635e <__ieee754_sqrt+0x136>
 800637e:	4680      	mov	r8, r0
 8006380:	e7bd      	b.n	80062fe <__ieee754_sqrt+0xd6>
 8006382:	bf00      	nop
 8006384:	7ff00000 	.word	0x7ff00000

08006388 <__kernel_rem_pio2>:
 8006388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800638c:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8006390:	9308      	str	r3, [sp, #32]
 8006392:	9106      	str	r1, [sp, #24]
 8006394:	4bb6      	ldr	r3, [pc, #728]	; (8006670 <__kernel_rem_pio2+0x2e8>)
 8006396:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8006398:	f112 0f14 	cmn.w	r2, #20
 800639c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80063a0:	bfa8      	it	ge
 80063a2:	1ed4      	subge	r4, r2, #3
 80063a4:	9302      	str	r3, [sp, #8]
 80063a6:	9b08      	ldr	r3, [sp, #32]
 80063a8:	bfb8      	it	lt
 80063aa:	2400      	movlt	r4, #0
 80063ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80063b0:	9307      	str	r3, [sp, #28]
 80063b2:	bfa4      	itt	ge
 80063b4:	2318      	movge	r3, #24
 80063b6:	fb94 f4f3 	sdivge	r4, r4, r3
 80063ba:	f06f 0317 	mvn.w	r3, #23
 80063be:	fb04 3303 	mla	r3, r4, r3, r3
 80063c2:	eb03 0b02 	add.w	fp, r3, r2
 80063c6:	9a07      	ldr	r2, [sp, #28]
 80063c8:	9b02      	ldr	r3, [sp, #8]
 80063ca:	1aa7      	subs	r7, r4, r2
 80063cc:	eb03 0802 	add.w	r8, r3, r2
 80063d0:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80063d2:	2500      	movs	r5, #0
 80063d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80063d8:	2200      	movs	r2, #0
 80063da:	2300      	movs	r3, #0
 80063dc:	9009      	str	r0, [sp, #36]	; 0x24
 80063de:	ae20      	add	r6, sp, #128	; 0x80
 80063e0:	4545      	cmp	r5, r8
 80063e2:	dd14      	ble.n	800640e <__kernel_rem_pio2+0x86>
 80063e4:	f04f 0800 	mov.w	r8, #0
 80063e8:	9a08      	ldr	r2, [sp, #32]
 80063ea:	ab20      	add	r3, sp, #128	; 0x80
 80063ec:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 80063f0:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 80063f4:	9b02      	ldr	r3, [sp, #8]
 80063f6:	4598      	cmp	r8, r3
 80063f8:	dc35      	bgt.n	8006466 <__kernel_rem_pio2+0xde>
 80063fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063fc:	2200      	movs	r2, #0
 80063fe:	f1a3 0908 	sub.w	r9, r3, #8
 8006402:	2300      	movs	r3, #0
 8006404:	462f      	mov	r7, r5
 8006406:	2600      	movs	r6, #0
 8006408:	e9cd 2300 	strd	r2, r3, [sp]
 800640c:	e01f      	b.n	800644e <__kernel_rem_pio2+0xc6>
 800640e:	42ef      	cmn	r7, r5
 8006410:	d40b      	bmi.n	800642a <__kernel_rem_pio2+0xa2>
 8006412:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006416:	e9cd 2300 	strd	r2, r3, [sp]
 800641a:	f7f9 ffeb 	bl	80003f4 <__aeabi_i2d>
 800641e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006422:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006426:	3501      	adds	r5, #1
 8006428:	e7da      	b.n	80063e0 <__kernel_rem_pio2+0x58>
 800642a:	4610      	mov	r0, r2
 800642c:	4619      	mov	r1, r3
 800642e:	e7f8      	b.n	8006422 <__kernel_rem_pio2+0x9a>
 8006430:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006434:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8006438:	f7fa f846 	bl	80004c8 <__aeabi_dmul>
 800643c:	4602      	mov	r2, r0
 800643e:	460b      	mov	r3, r1
 8006440:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006444:	f7f9 fe8a 	bl	800015c <__adddf3>
 8006448:	e9cd 0100 	strd	r0, r1, [sp]
 800644c:	3601      	adds	r6, #1
 800644e:	9b07      	ldr	r3, [sp, #28]
 8006450:	3f08      	subs	r7, #8
 8006452:	429e      	cmp	r6, r3
 8006454:	ddec      	ble.n	8006430 <__kernel_rem_pio2+0xa8>
 8006456:	e9dd 2300 	ldrd	r2, r3, [sp]
 800645a:	f108 0801 	add.w	r8, r8, #1
 800645e:	e8ea 2302 	strd	r2, r3, [sl], #8
 8006462:	3508      	adds	r5, #8
 8006464:	e7c6      	b.n	80063f4 <__kernel_rem_pio2+0x6c>
 8006466:	9b02      	ldr	r3, [sp, #8]
 8006468:	aa0c      	add	r2, sp, #48	; 0x30
 800646a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800646e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006470:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8006472:	9e02      	ldr	r6, [sp, #8]
 8006474:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006478:	930a      	str	r3, [sp, #40]	; 0x28
 800647a:	ab98      	add	r3, sp, #608	; 0x260
 800647c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006480:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8006484:	ab70      	add	r3, sp, #448	; 0x1c0
 8006486:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800648a:	46d0      	mov	r8, sl
 800648c:	46b1      	mov	r9, r6
 800648e:	af0c      	add	r7, sp, #48	; 0x30
 8006490:	9700      	str	r7, [sp, #0]
 8006492:	f1b9 0f00 	cmp.w	r9, #0
 8006496:	f1a8 0808 	sub.w	r8, r8, #8
 800649a:	dc71      	bgt.n	8006580 <__kernel_rem_pio2+0x1f8>
 800649c:	465a      	mov	r2, fp
 800649e:	4620      	mov	r0, r4
 80064a0:	4629      	mov	r1, r5
 80064a2:	f000 fd69 	bl	8006f78 <scalbn>
 80064a6:	2200      	movs	r2, #0
 80064a8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80064ac:	4604      	mov	r4, r0
 80064ae:	460d      	mov	r5, r1
 80064b0:	f7fa f80a 	bl	80004c8 <__aeabi_dmul>
 80064b4:	f000 fce0 	bl	8006e78 <floor>
 80064b8:	2200      	movs	r2, #0
 80064ba:	4b6e      	ldr	r3, [pc, #440]	; (8006674 <__kernel_rem_pio2+0x2ec>)
 80064bc:	f7fa f804 	bl	80004c8 <__aeabi_dmul>
 80064c0:	4602      	mov	r2, r0
 80064c2:	460b      	mov	r3, r1
 80064c4:	4620      	mov	r0, r4
 80064c6:	4629      	mov	r1, r5
 80064c8:	f7f9 fe46 	bl	8000158 <__aeabi_dsub>
 80064cc:	460d      	mov	r5, r1
 80064ce:	4604      	mov	r4, r0
 80064d0:	f7fa faaa 	bl	8000a28 <__aeabi_d2iz>
 80064d4:	9004      	str	r0, [sp, #16]
 80064d6:	f7f9 ff8d 	bl	80003f4 <__aeabi_i2d>
 80064da:	4602      	mov	r2, r0
 80064dc:	460b      	mov	r3, r1
 80064de:	4620      	mov	r0, r4
 80064e0:	4629      	mov	r1, r5
 80064e2:	f7f9 fe39 	bl	8000158 <__aeabi_dsub>
 80064e6:	f1bb 0f00 	cmp.w	fp, #0
 80064ea:	4680      	mov	r8, r0
 80064ec:	4689      	mov	r9, r1
 80064ee:	dd70      	ble.n	80065d2 <__kernel_rem_pio2+0x24a>
 80064f0:	1e72      	subs	r2, r6, #1
 80064f2:	ab0c      	add	r3, sp, #48	; 0x30
 80064f4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80064f8:	9c04      	ldr	r4, [sp, #16]
 80064fa:	f1cb 0118 	rsb	r1, fp, #24
 80064fe:	fa40 f301 	asr.w	r3, r0, r1
 8006502:	441c      	add	r4, r3
 8006504:	408b      	lsls	r3, r1
 8006506:	1ac0      	subs	r0, r0, r3
 8006508:	ab0c      	add	r3, sp, #48	; 0x30
 800650a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800650e:	f1cb 0317 	rsb	r3, fp, #23
 8006512:	9404      	str	r4, [sp, #16]
 8006514:	fa40 f303 	asr.w	r3, r0, r3
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	9b00      	ldr	r3, [sp, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	dd66      	ble.n	80065ee <__kernel_rem_pio2+0x266>
 8006520:	2200      	movs	r2, #0
 8006522:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8006526:	4614      	mov	r4, r2
 8006528:	9b04      	ldr	r3, [sp, #16]
 800652a:	3301      	adds	r3, #1
 800652c:	9304      	str	r3, [sp, #16]
 800652e:	4296      	cmp	r6, r2
 8006530:	f300 80ac 	bgt.w	800668c <__kernel_rem_pio2+0x304>
 8006534:	f1bb 0f00 	cmp.w	fp, #0
 8006538:	dd07      	ble.n	800654a <__kernel_rem_pio2+0x1c2>
 800653a:	f1bb 0f01 	cmp.w	fp, #1
 800653e:	f000 80b4 	beq.w	80066aa <__kernel_rem_pio2+0x322>
 8006542:	f1bb 0f02 	cmp.w	fp, #2
 8006546:	f000 80ba 	beq.w	80066be <__kernel_rem_pio2+0x336>
 800654a:	9b00      	ldr	r3, [sp, #0]
 800654c:	2b02      	cmp	r3, #2
 800654e:	d14e      	bne.n	80065ee <__kernel_rem_pio2+0x266>
 8006550:	4642      	mov	r2, r8
 8006552:	464b      	mov	r3, r9
 8006554:	2000      	movs	r0, #0
 8006556:	4948      	ldr	r1, [pc, #288]	; (8006678 <__kernel_rem_pio2+0x2f0>)
 8006558:	f7f9 fdfe 	bl	8000158 <__aeabi_dsub>
 800655c:	4680      	mov	r8, r0
 800655e:	4689      	mov	r9, r1
 8006560:	2c00      	cmp	r4, #0
 8006562:	d044      	beq.n	80065ee <__kernel_rem_pio2+0x266>
 8006564:	465a      	mov	r2, fp
 8006566:	2000      	movs	r0, #0
 8006568:	4943      	ldr	r1, [pc, #268]	; (8006678 <__kernel_rem_pio2+0x2f0>)
 800656a:	f000 fd05 	bl	8006f78 <scalbn>
 800656e:	4602      	mov	r2, r0
 8006570:	460b      	mov	r3, r1
 8006572:	4640      	mov	r0, r8
 8006574:	4649      	mov	r1, r9
 8006576:	f7f9 fdef 	bl	8000158 <__aeabi_dsub>
 800657a:	4680      	mov	r8, r0
 800657c:	4689      	mov	r9, r1
 800657e:	e036      	b.n	80065ee <__kernel_rem_pio2+0x266>
 8006580:	2200      	movs	r2, #0
 8006582:	4b3e      	ldr	r3, [pc, #248]	; (800667c <__kernel_rem_pio2+0x2f4>)
 8006584:	4620      	mov	r0, r4
 8006586:	4629      	mov	r1, r5
 8006588:	f7f9 ff9e 	bl	80004c8 <__aeabi_dmul>
 800658c:	f7fa fa4c 	bl	8000a28 <__aeabi_d2iz>
 8006590:	f7f9 ff30 	bl	80003f4 <__aeabi_i2d>
 8006594:	4602      	mov	r2, r0
 8006596:	460b      	mov	r3, r1
 8006598:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800659c:	2200      	movs	r2, #0
 800659e:	4b38      	ldr	r3, [pc, #224]	; (8006680 <__kernel_rem_pio2+0x2f8>)
 80065a0:	f7f9 ff92 	bl	80004c8 <__aeabi_dmul>
 80065a4:	4602      	mov	r2, r0
 80065a6:	460b      	mov	r3, r1
 80065a8:	4620      	mov	r0, r4
 80065aa:	4629      	mov	r1, r5
 80065ac:	f7f9 fdd4 	bl	8000158 <__aeabi_dsub>
 80065b0:	f7fa fa3a 	bl	8000a28 <__aeabi_d2iz>
 80065b4:	9b00      	ldr	r3, [sp, #0]
 80065b6:	f109 39ff 	add.w	r9, r9, #4294967295
 80065ba:	f843 0b04 	str.w	r0, [r3], #4
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065c4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80065c8:	f7f9 fdc8 	bl	800015c <__adddf3>
 80065cc:	4604      	mov	r4, r0
 80065ce:	460d      	mov	r5, r1
 80065d0:	e75f      	b.n	8006492 <__kernel_rem_pio2+0x10a>
 80065d2:	d105      	bne.n	80065e0 <__kernel_rem_pio2+0x258>
 80065d4:	1e73      	subs	r3, r6, #1
 80065d6:	aa0c      	add	r2, sp, #48	; 0x30
 80065d8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80065dc:	15c3      	asrs	r3, r0, #23
 80065de:	e79b      	b.n	8006518 <__kernel_rem_pio2+0x190>
 80065e0:	2200      	movs	r2, #0
 80065e2:	4b28      	ldr	r3, [pc, #160]	; (8006684 <__kernel_rem_pio2+0x2fc>)
 80065e4:	f7fa f9f6 	bl	80009d4 <__aeabi_dcmpge>
 80065e8:	2800      	cmp	r0, #0
 80065ea:	d13e      	bne.n	800666a <__kernel_rem_pio2+0x2e2>
 80065ec:	9000      	str	r0, [sp, #0]
 80065ee:	2200      	movs	r2, #0
 80065f0:	2300      	movs	r3, #0
 80065f2:	4640      	mov	r0, r8
 80065f4:	4649      	mov	r1, r9
 80065f6:	f7fa f9cf 	bl	8000998 <__aeabi_dcmpeq>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	f000 80b1 	beq.w	8006762 <__kernel_rem_pio2+0x3da>
 8006600:	1e74      	subs	r4, r6, #1
 8006602:	4623      	mov	r3, r4
 8006604:	2200      	movs	r2, #0
 8006606:	9902      	ldr	r1, [sp, #8]
 8006608:	428b      	cmp	r3, r1
 800660a:	da5f      	bge.n	80066cc <__kernel_rem_pio2+0x344>
 800660c:	2a00      	cmp	r2, #0
 800660e:	d074      	beq.n	80066fa <__kernel_rem_pio2+0x372>
 8006610:	ab0c      	add	r3, sp, #48	; 0x30
 8006612:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006616:	f1ab 0b18 	sub.w	fp, fp, #24
 800661a:	2b00      	cmp	r3, #0
 800661c:	f000 809f 	beq.w	800675e <__kernel_rem_pio2+0x3d6>
 8006620:	465a      	mov	r2, fp
 8006622:	2000      	movs	r0, #0
 8006624:	4914      	ldr	r1, [pc, #80]	; (8006678 <__kernel_rem_pio2+0x2f0>)
 8006626:	f000 fca7 	bl	8006f78 <scalbn>
 800662a:	46a2      	mov	sl, r4
 800662c:	4606      	mov	r6, r0
 800662e:	460f      	mov	r7, r1
 8006630:	f04f 0800 	mov.w	r8, #0
 8006634:	ab70      	add	r3, sp, #448	; 0x1c0
 8006636:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800667c <__kernel_rem_pio2+0x2f4>
 800663a:	00e5      	lsls	r5, r4, #3
 800663c:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8006640:	f1ba 0f00 	cmp.w	sl, #0
 8006644:	f280 80c3 	bge.w	80067ce <__kernel_rem_pio2+0x446>
 8006648:	4626      	mov	r6, r4
 800664a:	2e00      	cmp	r6, #0
 800664c:	f2c0 80f5 	blt.w	800683a <__kernel_rem_pio2+0x4b2>
 8006650:	4b0d      	ldr	r3, [pc, #52]	; (8006688 <__kernel_rem_pio2+0x300>)
 8006652:	f04f 0a00 	mov.w	sl, #0
 8006656:	9307      	str	r3, [sp, #28]
 8006658:	ab70      	add	r3, sp, #448	; 0x1c0
 800665a:	f04f 0b00 	mov.w	fp, #0
 800665e:	f04f 0800 	mov.w	r8, #0
 8006662:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8006666:	1ba7      	subs	r7, r4, r6
 8006668:	e0db      	b.n	8006822 <__kernel_rem_pio2+0x49a>
 800666a:	2302      	movs	r3, #2
 800666c:	9300      	str	r3, [sp, #0]
 800666e:	e757      	b.n	8006520 <__kernel_rem_pio2+0x198>
 8006670:	080072b0 	.word	0x080072b0
 8006674:	40200000 	.word	0x40200000
 8006678:	3ff00000 	.word	0x3ff00000
 800667c:	3e700000 	.word	0x3e700000
 8006680:	41700000 	.word	0x41700000
 8006684:	3fe00000 	.word	0x3fe00000
 8006688:	08007270 	.word	0x08007270
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	b944      	cbnz	r4, 80066a2 <__kernel_rem_pio2+0x31a>
 8006690:	b11b      	cbz	r3, 800669a <__kernel_rem_pio2+0x312>
 8006692:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8006696:	603b      	str	r3, [r7, #0]
 8006698:	2301      	movs	r3, #1
 800669a:	461c      	mov	r4, r3
 800669c:	3201      	adds	r2, #1
 800669e:	3704      	adds	r7, #4
 80066a0:	e745      	b.n	800652e <__kernel_rem_pio2+0x1a6>
 80066a2:	1acb      	subs	r3, r1, r3
 80066a4:	603b      	str	r3, [r7, #0]
 80066a6:	4623      	mov	r3, r4
 80066a8:	e7f7      	b.n	800669a <__kernel_rem_pio2+0x312>
 80066aa:	1e72      	subs	r2, r6, #1
 80066ac:	ab0c      	add	r3, sp, #48	; 0x30
 80066ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066b2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80066b6:	a90c      	add	r1, sp, #48	; 0x30
 80066b8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80066bc:	e745      	b.n	800654a <__kernel_rem_pio2+0x1c2>
 80066be:	1e72      	subs	r2, r6, #1
 80066c0:	ab0c      	add	r3, sp, #48	; 0x30
 80066c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066c6:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80066ca:	e7f4      	b.n	80066b6 <__kernel_rem_pio2+0x32e>
 80066cc:	a90c      	add	r1, sp, #48	; 0x30
 80066ce:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80066d2:	3b01      	subs	r3, #1
 80066d4:	430a      	orrs	r2, r1
 80066d6:	e796      	b.n	8006606 <__kernel_rem_pio2+0x27e>
 80066d8:	3401      	adds	r4, #1
 80066da:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80066de:	2a00      	cmp	r2, #0
 80066e0:	d0fa      	beq.n	80066d8 <__kernel_rem_pio2+0x350>
 80066e2:	9b08      	ldr	r3, [sp, #32]
 80066e4:	f106 0801 	add.w	r8, r6, #1
 80066e8:	18f5      	adds	r5, r6, r3
 80066ea:	ab20      	add	r3, sp, #128	; 0x80
 80066ec:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80066f0:	4434      	add	r4, r6
 80066f2:	4544      	cmp	r4, r8
 80066f4:	da04      	bge.n	8006700 <__kernel_rem_pio2+0x378>
 80066f6:	4626      	mov	r6, r4
 80066f8:	e6bf      	b.n	800647a <__kernel_rem_pio2+0xf2>
 80066fa:	2401      	movs	r4, #1
 80066fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066fe:	e7ec      	b.n	80066da <__kernel_rem_pio2+0x352>
 8006700:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006702:	f04f 0900 	mov.w	r9, #0
 8006706:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800670a:	f7f9 fe73 	bl	80003f4 <__aeabi_i2d>
 800670e:	2600      	movs	r6, #0
 8006710:	2700      	movs	r7, #0
 8006712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006714:	e9c5 0100 	strd	r0, r1, [r5]
 8006718:	3b08      	subs	r3, #8
 800671a:	9300      	str	r3, [sp, #0]
 800671c:	9504      	str	r5, [sp, #16]
 800671e:	9b07      	ldr	r3, [sp, #28]
 8006720:	4599      	cmp	r9, r3
 8006722:	dd05      	ble.n	8006730 <__kernel_rem_pio2+0x3a8>
 8006724:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 8006728:	f108 0801 	add.w	r8, r8, #1
 800672c:	3508      	adds	r5, #8
 800672e:	e7e0      	b.n	80066f2 <__kernel_rem_pio2+0x36a>
 8006730:	f8dd c010 	ldr.w	ip, [sp, #16]
 8006734:	9900      	ldr	r1, [sp, #0]
 8006736:	f109 0901 	add.w	r9, r9, #1
 800673a:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800673e:	9100      	str	r1, [sp, #0]
 8006740:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 8006744:	f8cd c010 	str.w	ip, [sp, #16]
 8006748:	f7f9 febe 	bl	80004c8 <__aeabi_dmul>
 800674c:	4602      	mov	r2, r0
 800674e:	460b      	mov	r3, r1
 8006750:	4630      	mov	r0, r6
 8006752:	4639      	mov	r1, r7
 8006754:	f7f9 fd02 	bl	800015c <__adddf3>
 8006758:	4606      	mov	r6, r0
 800675a:	460f      	mov	r7, r1
 800675c:	e7df      	b.n	800671e <__kernel_rem_pio2+0x396>
 800675e:	3c01      	subs	r4, #1
 8006760:	e756      	b.n	8006610 <__kernel_rem_pio2+0x288>
 8006762:	f1cb 0200 	rsb	r2, fp, #0
 8006766:	4640      	mov	r0, r8
 8006768:	4649      	mov	r1, r9
 800676a:	f000 fc05 	bl	8006f78 <scalbn>
 800676e:	2200      	movs	r2, #0
 8006770:	4ba4      	ldr	r3, [pc, #656]	; (8006a04 <__kernel_rem_pio2+0x67c>)
 8006772:	4604      	mov	r4, r0
 8006774:	460d      	mov	r5, r1
 8006776:	f7fa f92d 	bl	80009d4 <__aeabi_dcmpge>
 800677a:	b1f8      	cbz	r0, 80067bc <__kernel_rem_pio2+0x434>
 800677c:	2200      	movs	r2, #0
 800677e:	4ba2      	ldr	r3, [pc, #648]	; (8006a08 <__kernel_rem_pio2+0x680>)
 8006780:	4620      	mov	r0, r4
 8006782:	4629      	mov	r1, r5
 8006784:	f7f9 fea0 	bl	80004c8 <__aeabi_dmul>
 8006788:	f7fa f94e 	bl	8000a28 <__aeabi_d2iz>
 800678c:	4607      	mov	r7, r0
 800678e:	f7f9 fe31 	bl	80003f4 <__aeabi_i2d>
 8006792:	2200      	movs	r2, #0
 8006794:	4b9b      	ldr	r3, [pc, #620]	; (8006a04 <__kernel_rem_pio2+0x67c>)
 8006796:	f7f9 fe97 	bl	80004c8 <__aeabi_dmul>
 800679a:	460b      	mov	r3, r1
 800679c:	4602      	mov	r2, r0
 800679e:	4629      	mov	r1, r5
 80067a0:	4620      	mov	r0, r4
 80067a2:	f7f9 fcd9 	bl	8000158 <__aeabi_dsub>
 80067a6:	f7fa f93f 	bl	8000a28 <__aeabi_d2iz>
 80067aa:	1c74      	adds	r4, r6, #1
 80067ac:	ab0c      	add	r3, sp, #48	; 0x30
 80067ae:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80067b2:	f10b 0b18 	add.w	fp, fp, #24
 80067b6:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 80067ba:	e731      	b.n	8006620 <__kernel_rem_pio2+0x298>
 80067bc:	4620      	mov	r0, r4
 80067be:	4629      	mov	r1, r5
 80067c0:	f7fa f932 	bl	8000a28 <__aeabi_d2iz>
 80067c4:	ab0c      	add	r3, sp, #48	; 0x30
 80067c6:	4634      	mov	r4, r6
 80067c8:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80067cc:	e728      	b.n	8006620 <__kernel_rem_pio2+0x298>
 80067ce:	ab0c      	add	r3, sp, #48	; 0x30
 80067d0:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80067d4:	f7f9 fe0e 	bl	80003f4 <__aeabi_i2d>
 80067d8:	4632      	mov	r2, r6
 80067da:	463b      	mov	r3, r7
 80067dc:	f7f9 fe74 	bl	80004c8 <__aeabi_dmul>
 80067e0:	4642      	mov	r2, r8
 80067e2:	e86b 0102 	strd	r0, r1, [fp], #-8
 80067e6:	464b      	mov	r3, r9
 80067e8:	4630      	mov	r0, r6
 80067ea:	4639      	mov	r1, r7
 80067ec:	f7f9 fe6c 	bl	80004c8 <__aeabi_dmul>
 80067f0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067f4:	4606      	mov	r6, r0
 80067f6:	460f      	mov	r7, r1
 80067f8:	e722      	b.n	8006640 <__kernel_rem_pio2+0x2b8>
 80067fa:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80067fe:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8006802:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8006806:	f8cd c01c 	str.w	ip, [sp, #28]
 800680a:	f7f9 fe5d 	bl	80004c8 <__aeabi_dmul>
 800680e:	4602      	mov	r2, r0
 8006810:	460b      	mov	r3, r1
 8006812:	4650      	mov	r0, sl
 8006814:	4659      	mov	r1, fp
 8006816:	f7f9 fca1 	bl	800015c <__adddf3>
 800681a:	4682      	mov	sl, r0
 800681c:	468b      	mov	fp, r1
 800681e:	f108 0801 	add.w	r8, r8, #1
 8006822:	9b02      	ldr	r3, [sp, #8]
 8006824:	4598      	cmp	r8, r3
 8006826:	dc01      	bgt.n	800682c <__kernel_rem_pio2+0x4a4>
 8006828:	45b8      	cmp	r8, r7
 800682a:	dde6      	ble.n	80067fa <__kernel_rem_pio2+0x472>
 800682c:	ab48      	add	r3, sp, #288	; 0x120
 800682e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006832:	e9c7 ab00 	strd	sl, fp, [r7]
 8006836:	3e01      	subs	r6, #1
 8006838:	e707      	b.n	800664a <__kernel_rem_pio2+0x2c2>
 800683a:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800683c:	2b02      	cmp	r3, #2
 800683e:	dc09      	bgt.n	8006854 <__kernel_rem_pio2+0x4cc>
 8006840:	2b00      	cmp	r3, #0
 8006842:	dc32      	bgt.n	80068aa <__kernel_rem_pio2+0x522>
 8006844:	d05a      	beq.n	80068fc <__kernel_rem_pio2+0x574>
 8006846:	9b04      	ldr	r3, [sp, #16]
 8006848:	f003 0007 	and.w	r0, r3, #7
 800684c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8006850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006854:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8006856:	2b03      	cmp	r3, #3
 8006858:	d1f5      	bne.n	8006846 <__kernel_rem_pio2+0x4be>
 800685a:	ab48      	add	r3, sp, #288	; 0x120
 800685c:	441d      	add	r5, r3
 800685e:	46aa      	mov	sl, r5
 8006860:	46a3      	mov	fp, r4
 8006862:	f1bb 0f00 	cmp.w	fp, #0
 8006866:	dc76      	bgt.n	8006956 <__kernel_rem_pio2+0x5ce>
 8006868:	46aa      	mov	sl, r5
 800686a:	46a3      	mov	fp, r4
 800686c:	f1bb 0f01 	cmp.w	fp, #1
 8006870:	f300 8090 	bgt.w	8006994 <__kernel_rem_pio2+0x60c>
 8006874:	2700      	movs	r7, #0
 8006876:	463e      	mov	r6, r7
 8006878:	2c01      	cmp	r4, #1
 800687a:	f300 80aa 	bgt.w	80069d2 <__kernel_rem_pio2+0x64a>
 800687e:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8006882:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8006886:	9b00      	ldr	r3, [sp, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	f040 80ac 	bne.w	80069e6 <__kernel_rem_pio2+0x65e>
 800688e:	4603      	mov	r3, r0
 8006890:	462a      	mov	r2, r5
 8006892:	9806      	ldr	r0, [sp, #24]
 8006894:	e9c0 2300 	strd	r2, r3, [r0]
 8006898:	4622      	mov	r2, r4
 800689a:	460b      	mov	r3, r1
 800689c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80068a0:	463a      	mov	r2, r7
 80068a2:	4633      	mov	r3, r6
 80068a4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80068a8:	e7cd      	b.n	8006846 <__kernel_rem_pio2+0x4be>
 80068aa:	2000      	movs	r0, #0
 80068ac:	46a0      	mov	r8, r4
 80068ae:	4601      	mov	r1, r0
 80068b0:	ab48      	add	r3, sp, #288	; 0x120
 80068b2:	441d      	add	r5, r3
 80068b4:	f1b8 0f00 	cmp.w	r8, #0
 80068b8:	da3a      	bge.n	8006930 <__kernel_rem_pio2+0x5a8>
 80068ba:	9b00      	ldr	r3, [sp, #0]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d03e      	beq.n	800693e <__kernel_rem_pio2+0x5b6>
 80068c0:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 80068c4:	4602      	mov	r2, r0
 80068c6:	462b      	mov	r3, r5
 80068c8:	9d06      	ldr	r5, [sp, #24]
 80068ca:	2601      	movs	r6, #1
 80068cc:	e9c5 2300 	strd	r2, r3, [r5]
 80068d0:	460b      	mov	r3, r1
 80068d2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80068d6:	f7f9 fc3f 	bl	8000158 <__aeabi_dsub>
 80068da:	4684      	mov	ip, r0
 80068dc:	460f      	mov	r7, r1
 80068de:	ad48      	add	r5, sp, #288	; 0x120
 80068e0:	42b4      	cmp	r4, r6
 80068e2:	f105 0508 	add.w	r5, r5, #8
 80068e6:	da2c      	bge.n	8006942 <__kernel_rem_pio2+0x5ba>
 80068e8:	9b00      	ldr	r3, [sp, #0]
 80068ea:	b10b      	cbz	r3, 80068f0 <__kernel_rem_pio2+0x568>
 80068ec:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80068f0:	4662      	mov	r2, ip
 80068f2:	463b      	mov	r3, r7
 80068f4:	9906      	ldr	r1, [sp, #24]
 80068f6:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80068fa:	e7a4      	b.n	8006846 <__kernel_rem_pio2+0x4be>
 80068fc:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 80068fe:	ab48      	add	r3, sp, #288	; 0x120
 8006900:	4637      	mov	r7, r6
 8006902:	441d      	add	r5, r3
 8006904:	2c00      	cmp	r4, #0
 8006906:	da09      	bge.n	800691c <__kernel_rem_pio2+0x594>
 8006908:	9b00      	ldr	r3, [sp, #0]
 800690a:	b10b      	cbz	r3, 8006910 <__kernel_rem_pio2+0x588>
 800690c:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8006910:	4632      	mov	r2, r6
 8006912:	463b      	mov	r3, r7
 8006914:	9906      	ldr	r1, [sp, #24]
 8006916:	e9c1 2300 	strd	r2, r3, [r1]
 800691a:	e794      	b.n	8006846 <__kernel_rem_pio2+0x4be>
 800691c:	4630      	mov	r0, r6
 800691e:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8006922:	4639      	mov	r1, r7
 8006924:	f7f9 fc1a 	bl	800015c <__adddf3>
 8006928:	3c01      	subs	r4, #1
 800692a:	4606      	mov	r6, r0
 800692c:	460f      	mov	r7, r1
 800692e:	e7e9      	b.n	8006904 <__kernel_rem_pio2+0x57c>
 8006930:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8006934:	f7f9 fc12 	bl	800015c <__adddf3>
 8006938:	f108 38ff 	add.w	r8, r8, #4294967295
 800693c:	e7ba      	b.n	80068b4 <__kernel_rem_pio2+0x52c>
 800693e:	460d      	mov	r5, r1
 8006940:	e7c0      	b.n	80068c4 <__kernel_rem_pio2+0x53c>
 8006942:	4660      	mov	r0, ip
 8006944:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006948:	4639      	mov	r1, r7
 800694a:	f7f9 fc07 	bl	800015c <__adddf3>
 800694e:	3601      	adds	r6, #1
 8006950:	4684      	mov	ip, r0
 8006952:	460f      	mov	r7, r1
 8006954:	e7c4      	b.n	80068e0 <__kernel_rem_pio2+0x558>
 8006956:	e9da 6700 	ldrd	r6, r7, [sl]
 800695a:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800695e:	4632      	mov	r2, r6
 8006960:	463b      	mov	r3, r7
 8006962:	4640      	mov	r0, r8
 8006964:	4649      	mov	r1, r9
 8006966:	f7f9 fbf9 	bl	800015c <__adddf3>
 800696a:	4602      	mov	r2, r0
 800696c:	460b      	mov	r3, r1
 800696e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006972:	4640      	mov	r0, r8
 8006974:	4649      	mov	r1, r9
 8006976:	f7f9 fbef 	bl	8000158 <__aeabi_dsub>
 800697a:	4632      	mov	r2, r6
 800697c:	463b      	mov	r3, r7
 800697e:	f7f9 fbed 	bl	800015c <__adddf3>
 8006982:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006986:	e86a 0102 	strd	r0, r1, [sl], #-8
 800698a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800698e:	e9ca 2300 	strd	r2, r3, [sl]
 8006992:	e766      	b.n	8006862 <__kernel_rem_pio2+0x4da>
 8006994:	e9da 8900 	ldrd	r8, r9, [sl]
 8006998:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 800699c:	4642      	mov	r2, r8
 800699e:	464b      	mov	r3, r9
 80069a0:	4630      	mov	r0, r6
 80069a2:	4639      	mov	r1, r7
 80069a4:	f7f9 fbda 	bl	800015c <__adddf3>
 80069a8:	4602      	mov	r2, r0
 80069aa:	460b      	mov	r3, r1
 80069ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069b0:	4630      	mov	r0, r6
 80069b2:	4639      	mov	r1, r7
 80069b4:	f7f9 fbd0 	bl	8000158 <__aeabi_dsub>
 80069b8:	4642      	mov	r2, r8
 80069ba:	464b      	mov	r3, r9
 80069bc:	f7f9 fbce 	bl	800015c <__adddf3>
 80069c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80069c4:	e86a 0102 	strd	r0, r1, [sl], #-8
 80069c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80069cc:	e9ca 2300 	strd	r2, r3, [sl]
 80069d0:	e74c      	b.n	800686c <__kernel_rem_pio2+0x4e4>
 80069d2:	4638      	mov	r0, r7
 80069d4:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80069d8:	4631      	mov	r1, r6
 80069da:	f7f9 fbbf 	bl	800015c <__adddf3>
 80069de:	3c01      	subs	r4, #1
 80069e0:	4607      	mov	r7, r0
 80069e2:	460e      	mov	r6, r1
 80069e4:	e748      	b.n	8006878 <__kernel_rem_pio2+0x4f0>
 80069e6:	9b06      	ldr	r3, [sp, #24]
 80069e8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80069ec:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80069f0:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80069f4:	e9c3 0401 	strd	r0, r4, [r3, #4]
 80069f8:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80069fc:	601d      	str	r5, [r3, #0]
 80069fe:	615e      	str	r6, [r3, #20]
 8006a00:	e721      	b.n	8006846 <__kernel_rem_pio2+0x4be>
 8006a02:	bf00      	nop
 8006a04:	41700000 	.word	0x41700000
 8006a08:	3e700000 	.word	0x3e700000
 8006a0c:	00000000 	.word	0x00000000

08006a10 <__kernel_tan>:
 8006a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a14:	b08b      	sub	sp, #44	; 0x2c
 8006a16:	9300      	str	r3, [sp, #0]
 8006a18:	4bd9      	ldr	r3, [pc, #868]	; (8006d80 <__kernel_tan+0x370>)
 8006a1a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006a1e:	429e      	cmp	r6, r3
 8006a20:	4604      	mov	r4, r0
 8006a22:	460d      	mov	r5, r1
 8006a24:	4682      	mov	sl, r0
 8006a26:	468b      	mov	fp, r1
 8006a28:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006a2a:	9202      	str	r2, [sp, #8]
 8006a2c:	9107      	str	r1, [sp, #28]
 8006a2e:	dc58      	bgt.n	8006ae2 <__kernel_tan+0xd2>
 8006a30:	f7f9 fffa 	bl	8000a28 <__aeabi_d2iz>
 8006a34:	4605      	mov	r5, r0
 8006a36:	2800      	cmp	r0, #0
 8006a38:	d178      	bne.n	8006b2c <__kernel_tan+0x11c>
 8006a3a:	1c7b      	adds	r3, r7, #1
 8006a3c:	4323      	orrs	r3, r4
 8006a3e:	4333      	orrs	r3, r6
 8006a40:	d110      	bne.n	8006a64 <__kernel_tan+0x54>
 8006a42:	4620      	mov	r0, r4
 8006a44:	4659      	mov	r1, fp
 8006a46:	f000 fa0b 	bl	8006e60 <fabs>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	460b      	mov	r3, r1
 8006a4e:	2000      	movs	r0, #0
 8006a50:	49cc      	ldr	r1, [pc, #816]	; (8006d84 <__kernel_tan+0x374>)
 8006a52:	f7f9 fe63 	bl	800071c <__aeabi_ddiv>
 8006a56:	4682      	mov	sl, r0
 8006a58:	468b      	mov	fp, r1
 8006a5a:	4650      	mov	r0, sl
 8006a5c:	4659      	mov	r1, fp
 8006a5e:	b00b      	add	sp, #44	; 0x2c
 8006a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a64:	2f01      	cmp	r7, #1
 8006a66:	d0f8      	beq.n	8006a5a <__kernel_tan+0x4a>
 8006a68:	4620      	mov	r0, r4
 8006a6a:	4659      	mov	r1, fp
 8006a6c:	9a02      	ldr	r2, [sp, #8]
 8006a6e:	9b00      	ldr	r3, [sp, #0]
 8006a70:	f7f9 fb74 	bl	800015c <__adddf3>
 8006a74:	4602      	mov	r2, r0
 8006a76:	460b      	mov	r3, r1
 8006a78:	460f      	mov	r7, r1
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	49c2      	ldr	r1, [pc, #776]	; (8006d88 <__kernel_tan+0x378>)
 8006a7e:	f7f9 fe4d 	bl	800071c <__aeabi_ddiv>
 8006a82:	462e      	mov	r6, r5
 8006a84:	4689      	mov	r9, r1
 8006a86:	4652      	mov	r2, sl
 8006a88:	465b      	mov	r3, fp
 8006a8a:	4680      	mov	r8, r0
 8006a8c:	462c      	mov	r4, r5
 8006a8e:	4630      	mov	r0, r6
 8006a90:	460d      	mov	r5, r1
 8006a92:	4639      	mov	r1, r7
 8006a94:	f7f9 fb60 	bl	8000158 <__aeabi_dsub>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	9802      	ldr	r0, [sp, #8]
 8006a9e:	9900      	ldr	r1, [sp, #0]
 8006aa0:	f7f9 fb5a 	bl	8000158 <__aeabi_dsub>
 8006aa4:	4632      	mov	r2, r6
 8006aa6:	464b      	mov	r3, r9
 8006aa8:	f7f9 fd0e 	bl	80004c8 <__aeabi_dmul>
 8006aac:	4632      	mov	r2, r6
 8006aae:	4682      	mov	sl, r0
 8006ab0:	468b      	mov	fp, r1
 8006ab2:	464b      	mov	r3, r9
 8006ab4:	4630      	mov	r0, r6
 8006ab6:	4639      	mov	r1, r7
 8006ab8:	f7f9 fd06 	bl	80004c8 <__aeabi_dmul>
 8006abc:	2200      	movs	r2, #0
 8006abe:	4bb1      	ldr	r3, [pc, #708]	; (8006d84 <__kernel_tan+0x374>)
 8006ac0:	f7f9 fb4c 	bl	800015c <__adddf3>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	460b      	mov	r3, r1
 8006ac8:	4650      	mov	r0, sl
 8006aca:	4659      	mov	r1, fp
 8006acc:	f7f9 fb46 	bl	800015c <__adddf3>
 8006ad0:	4642      	mov	r2, r8
 8006ad2:	464b      	mov	r3, r9
 8006ad4:	f7f9 fcf8 	bl	80004c8 <__aeabi_dmul>
 8006ad8:	4622      	mov	r2, r4
 8006ada:	462b      	mov	r3, r5
 8006adc:	f7f9 fb3e 	bl	800015c <__adddf3>
 8006ae0:	e7b9      	b.n	8006a56 <__kernel_tan+0x46>
 8006ae2:	4baa      	ldr	r3, [pc, #680]	; (8006d8c <__kernel_tan+0x37c>)
 8006ae4:	429e      	cmp	r6, r3
 8006ae6:	dd21      	ble.n	8006b2c <__kernel_tan+0x11c>
 8006ae8:	2900      	cmp	r1, #0
 8006aea:	da06      	bge.n	8006afa <__kernel_tan+0xea>
 8006aec:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006af0:	469b      	mov	fp, r3
 8006af2:	9b00      	ldr	r3, [sp, #0]
 8006af4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006af8:	9300      	str	r3, [sp, #0]
 8006afa:	4652      	mov	r2, sl
 8006afc:	a182      	add	r1, pc, #520	; (adr r1, 8006d08 <__kernel_tan+0x2f8>)
 8006afe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b02:	465b      	mov	r3, fp
 8006b04:	f7f9 fb28 	bl	8000158 <__aeabi_dsub>
 8006b08:	4604      	mov	r4, r0
 8006b0a:	460d      	mov	r5, r1
 8006b0c:	a180      	add	r1, pc, #512	; (adr r1, 8006d10 <__kernel_tan+0x300>)
 8006b0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b12:	9a02      	ldr	r2, [sp, #8]
 8006b14:	9b00      	ldr	r3, [sp, #0]
 8006b16:	f7f9 fb1f 	bl	8000158 <__aeabi_dsub>
 8006b1a:	462b      	mov	r3, r5
 8006b1c:	4622      	mov	r2, r4
 8006b1e:	f7f9 fb1d 	bl	800015c <__adddf3>
 8006b22:	2300      	movs	r3, #0
 8006b24:	4682      	mov	sl, r0
 8006b26:	468b      	mov	fp, r1
 8006b28:	9302      	str	r3, [sp, #8]
 8006b2a:	9300      	str	r3, [sp, #0]
 8006b2c:	4652      	mov	r2, sl
 8006b2e:	465b      	mov	r3, fp
 8006b30:	4650      	mov	r0, sl
 8006b32:	4659      	mov	r1, fp
 8006b34:	f7f9 fcc8 	bl	80004c8 <__aeabi_dmul>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	4680      	mov	r8, r0
 8006b3e:	4689      	mov	r9, r1
 8006b40:	f7f9 fcc2 	bl	80004c8 <__aeabi_dmul>
 8006b44:	4642      	mov	r2, r8
 8006b46:	4604      	mov	r4, r0
 8006b48:	460d      	mov	r5, r1
 8006b4a:	464b      	mov	r3, r9
 8006b4c:	4650      	mov	r0, sl
 8006b4e:	4659      	mov	r1, fp
 8006b50:	f7f9 fcba 	bl	80004c8 <__aeabi_dmul>
 8006b54:	a370      	add	r3, pc, #448	; (adr r3, 8006d18 <__kernel_tan+0x308>)
 8006b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b5e:	4620      	mov	r0, r4
 8006b60:	4629      	mov	r1, r5
 8006b62:	f7f9 fcb1 	bl	80004c8 <__aeabi_dmul>
 8006b66:	a36e      	add	r3, pc, #440	; (adr r3, 8006d20 <__kernel_tan+0x310>)
 8006b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6c:	f7f9 faf6 	bl	800015c <__adddf3>
 8006b70:	4622      	mov	r2, r4
 8006b72:	462b      	mov	r3, r5
 8006b74:	f7f9 fca8 	bl	80004c8 <__aeabi_dmul>
 8006b78:	a36b      	add	r3, pc, #428	; (adr r3, 8006d28 <__kernel_tan+0x318>)
 8006b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7e:	f7f9 faed 	bl	800015c <__adddf3>
 8006b82:	4622      	mov	r2, r4
 8006b84:	462b      	mov	r3, r5
 8006b86:	f7f9 fc9f 	bl	80004c8 <__aeabi_dmul>
 8006b8a:	a369      	add	r3, pc, #420	; (adr r3, 8006d30 <__kernel_tan+0x320>)
 8006b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b90:	f7f9 fae4 	bl	800015c <__adddf3>
 8006b94:	4622      	mov	r2, r4
 8006b96:	462b      	mov	r3, r5
 8006b98:	f7f9 fc96 	bl	80004c8 <__aeabi_dmul>
 8006b9c:	a366      	add	r3, pc, #408	; (adr r3, 8006d38 <__kernel_tan+0x328>)
 8006b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba2:	f7f9 fadb 	bl	800015c <__adddf3>
 8006ba6:	4622      	mov	r2, r4
 8006ba8:	462b      	mov	r3, r5
 8006baa:	f7f9 fc8d 	bl	80004c8 <__aeabi_dmul>
 8006bae:	a364      	add	r3, pc, #400	; (adr r3, 8006d40 <__kernel_tan+0x330>)
 8006bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb4:	f7f9 fad2 	bl	800015c <__adddf3>
 8006bb8:	4642      	mov	r2, r8
 8006bba:	464b      	mov	r3, r9
 8006bbc:	f7f9 fc84 	bl	80004c8 <__aeabi_dmul>
 8006bc0:	a361      	add	r3, pc, #388	; (adr r3, 8006d48 <__kernel_tan+0x338>)
 8006bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006bca:	4620      	mov	r0, r4
 8006bcc:	4629      	mov	r1, r5
 8006bce:	f7f9 fc7b 	bl	80004c8 <__aeabi_dmul>
 8006bd2:	a35f      	add	r3, pc, #380	; (adr r3, 8006d50 <__kernel_tan+0x340>)
 8006bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd8:	f7f9 fac0 	bl	800015c <__adddf3>
 8006bdc:	4622      	mov	r2, r4
 8006bde:	462b      	mov	r3, r5
 8006be0:	f7f9 fc72 	bl	80004c8 <__aeabi_dmul>
 8006be4:	a35c      	add	r3, pc, #368	; (adr r3, 8006d58 <__kernel_tan+0x348>)
 8006be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bea:	f7f9 fab7 	bl	800015c <__adddf3>
 8006bee:	4622      	mov	r2, r4
 8006bf0:	462b      	mov	r3, r5
 8006bf2:	f7f9 fc69 	bl	80004c8 <__aeabi_dmul>
 8006bf6:	a35a      	add	r3, pc, #360	; (adr r3, 8006d60 <__kernel_tan+0x350>)
 8006bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfc:	f7f9 faae 	bl	800015c <__adddf3>
 8006c00:	4622      	mov	r2, r4
 8006c02:	462b      	mov	r3, r5
 8006c04:	f7f9 fc60 	bl	80004c8 <__aeabi_dmul>
 8006c08:	a357      	add	r3, pc, #348	; (adr r3, 8006d68 <__kernel_tan+0x358>)
 8006c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c0e:	f7f9 faa5 	bl	800015c <__adddf3>
 8006c12:	4622      	mov	r2, r4
 8006c14:	462b      	mov	r3, r5
 8006c16:	f7f9 fc57 	bl	80004c8 <__aeabi_dmul>
 8006c1a:	a355      	add	r3, pc, #340	; (adr r3, 8006d70 <__kernel_tan+0x360>)
 8006c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c20:	f7f9 fa9c 	bl	800015c <__adddf3>
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c2c:	f7f9 fa96 	bl	800015c <__adddf3>
 8006c30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c34:	f7f9 fc48 	bl	80004c8 <__aeabi_dmul>
 8006c38:	9a02      	ldr	r2, [sp, #8]
 8006c3a:	9b00      	ldr	r3, [sp, #0]
 8006c3c:	f7f9 fa8e 	bl	800015c <__adddf3>
 8006c40:	4642      	mov	r2, r8
 8006c42:	464b      	mov	r3, r9
 8006c44:	f7f9 fc40 	bl	80004c8 <__aeabi_dmul>
 8006c48:	9a02      	ldr	r2, [sp, #8]
 8006c4a:	9b00      	ldr	r3, [sp, #0]
 8006c4c:	f7f9 fa86 	bl	800015c <__adddf3>
 8006c50:	a349      	add	r3, pc, #292	; (adr r3, 8006d78 <__kernel_tan+0x368>)
 8006c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c56:	4604      	mov	r4, r0
 8006c58:	460d      	mov	r5, r1
 8006c5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c5e:	f7f9 fc33 	bl	80004c8 <__aeabi_dmul>
 8006c62:	4622      	mov	r2, r4
 8006c64:	462b      	mov	r3, r5
 8006c66:	f7f9 fa79 	bl	800015c <__adddf3>
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	e9cd 0100 	strd	r0, r1, [sp]
 8006c70:	4602      	mov	r2, r0
 8006c72:	4659      	mov	r1, fp
 8006c74:	4650      	mov	r0, sl
 8006c76:	f7f9 fa71 	bl	800015c <__adddf3>
 8006c7a:	4b44      	ldr	r3, [pc, #272]	; (8006d8c <__kernel_tan+0x37c>)
 8006c7c:	4604      	mov	r4, r0
 8006c7e:	429e      	cmp	r6, r3
 8006c80:	460d      	mov	r5, r1
 8006c82:	f340 8085 	ble.w	8006d90 <__kernel_tan+0x380>
 8006c86:	4638      	mov	r0, r7
 8006c88:	f7f9 fbb4 	bl	80003f4 <__aeabi_i2d>
 8006c8c:	4622      	mov	r2, r4
 8006c8e:	4680      	mov	r8, r0
 8006c90:	4689      	mov	r9, r1
 8006c92:	462b      	mov	r3, r5
 8006c94:	4620      	mov	r0, r4
 8006c96:	4629      	mov	r1, r5
 8006c98:	f7f9 fc16 	bl	80004c8 <__aeabi_dmul>
 8006c9c:	4642      	mov	r2, r8
 8006c9e:	4606      	mov	r6, r0
 8006ca0:	460f      	mov	r7, r1
 8006ca2:	464b      	mov	r3, r9
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	4629      	mov	r1, r5
 8006ca8:	f7f9 fa58 	bl	800015c <__adddf3>
 8006cac:	4602      	mov	r2, r0
 8006cae:	460b      	mov	r3, r1
 8006cb0:	4630      	mov	r0, r6
 8006cb2:	4639      	mov	r1, r7
 8006cb4:	f7f9 fd32 	bl	800071c <__aeabi_ddiv>
 8006cb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cbc:	f7f9 fa4c 	bl	8000158 <__aeabi_dsub>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	4650      	mov	r0, sl
 8006cc6:	4659      	mov	r1, fp
 8006cc8:	f7f9 fa46 	bl	8000158 <__aeabi_dsub>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	460b      	mov	r3, r1
 8006cd0:	f7f9 fa44 	bl	800015c <__adddf3>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	460b      	mov	r3, r1
 8006cd8:	4640      	mov	r0, r8
 8006cda:	4649      	mov	r1, r9
 8006cdc:	f7f9 fa3c 	bl	8000158 <__aeabi_dsub>
 8006ce0:	9b07      	ldr	r3, [sp, #28]
 8006ce2:	4604      	mov	r4, r0
 8006ce4:	179b      	asrs	r3, r3, #30
 8006ce6:	f003 0302 	and.w	r3, r3, #2
 8006cea:	f1c3 0001 	rsb	r0, r3, #1
 8006cee:	460d      	mov	r5, r1
 8006cf0:	f7f9 fb80 	bl	80003f4 <__aeabi_i2d>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	4629      	mov	r1, r5
 8006cfc:	f7f9 fbe4 	bl	80004c8 <__aeabi_dmul>
 8006d00:	e6a9      	b.n	8006a56 <__kernel_tan+0x46>
 8006d02:	bf00      	nop
 8006d04:	f3af 8000 	nop.w
 8006d08:	54442d18 	.word	0x54442d18
 8006d0c:	3fe921fb 	.word	0x3fe921fb
 8006d10:	33145c07 	.word	0x33145c07
 8006d14:	3c81a626 	.word	0x3c81a626
 8006d18:	74bf7ad4 	.word	0x74bf7ad4
 8006d1c:	3efb2a70 	.word	0x3efb2a70
 8006d20:	32f0a7e9 	.word	0x32f0a7e9
 8006d24:	3f12b80f 	.word	0x3f12b80f
 8006d28:	1a8d1068 	.word	0x1a8d1068
 8006d2c:	3f3026f7 	.word	0x3f3026f7
 8006d30:	fee08315 	.word	0xfee08315
 8006d34:	3f57dbc8 	.word	0x3f57dbc8
 8006d38:	e96e8493 	.word	0xe96e8493
 8006d3c:	3f8226e3 	.word	0x3f8226e3
 8006d40:	1bb341fe 	.word	0x1bb341fe
 8006d44:	3faba1ba 	.word	0x3faba1ba
 8006d48:	db605373 	.word	0xdb605373
 8006d4c:	bef375cb 	.word	0xbef375cb
 8006d50:	a03792a6 	.word	0xa03792a6
 8006d54:	3f147e88 	.word	0x3f147e88
 8006d58:	f2f26501 	.word	0xf2f26501
 8006d5c:	3f4344d8 	.word	0x3f4344d8
 8006d60:	c9560328 	.word	0xc9560328
 8006d64:	3f6d6d22 	.word	0x3f6d6d22
 8006d68:	8406d637 	.word	0x8406d637
 8006d6c:	3f9664f4 	.word	0x3f9664f4
 8006d70:	1110fe7a 	.word	0x1110fe7a
 8006d74:	3fc11111 	.word	0x3fc11111
 8006d78:	55555563 	.word	0x55555563
 8006d7c:	3fd55555 	.word	0x3fd55555
 8006d80:	3e2fffff 	.word	0x3e2fffff
 8006d84:	3ff00000 	.word	0x3ff00000
 8006d88:	bff00000 	.word	0xbff00000
 8006d8c:	3fe59427 	.word	0x3fe59427
 8006d90:	2f01      	cmp	r7, #1
 8006d92:	d031      	beq.n	8006df8 <__kernel_tan+0x3e8>
 8006d94:	460f      	mov	r7, r1
 8006d96:	4602      	mov	r2, r0
 8006d98:	460b      	mov	r3, r1
 8006d9a:	2000      	movs	r0, #0
 8006d9c:	4918      	ldr	r1, [pc, #96]	; (8006e00 <__kernel_tan+0x3f0>)
 8006d9e:	f7f9 fcbd 	bl	800071c <__aeabi_ddiv>
 8006da2:	2600      	movs	r6, #0
 8006da4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006da8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006dac:	4652      	mov	r2, sl
 8006dae:	465b      	mov	r3, fp
 8006db0:	4630      	mov	r0, r6
 8006db2:	4639      	mov	r1, r7
 8006db4:	f7f9 f9d0 	bl	8000158 <__aeabi_dsub>
 8006db8:	4602      	mov	r2, r0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006dc0:	f7f9 f9ca 	bl	8000158 <__aeabi_dsub>
 8006dc4:	4632      	mov	r2, r6
 8006dc6:	462b      	mov	r3, r5
 8006dc8:	f7f9 fb7e 	bl	80004c8 <__aeabi_dmul>
 8006dcc:	4632      	mov	r2, r6
 8006dce:	4682      	mov	sl, r0
 8006dd0:	468b      	mov	fp, r1
 8006dd2:	462b      	mov	r3, r5
 8006dd4:	4630      	mov	r0, r6
 8006dd6:	4639      	mov	r1, r7
 8006dd8:	f7f9 fb76 	bl	80004c8 <__aeabi_dmul>
 8006ddc:	2200      	movs	r2, #0
 8006dde:	4b09      	ldr	r3, [pc, #36]	; (8006e04 <__kernel_tan+0x3f4>)
 8006de0:	f7f9 f9bc 	bl	800015c <__adddf3>
 8006de4:	4602      	mov	r2, r0
 8006de6:	460b      	mov	r3, r1
 8006de8:	4650      	mov	r0, sl
 8006dea:	4659      	mov	r1, fp
 8006dec:	f7f9 f9b6 	bl	800015c <__adddf3>
 8006df0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006df4:	4634      	mov	r4, r6
 8006df6:	e66d      	b.n	8006ad4 <__kernel_tan+0xc4>
 8006df8:	4682      	mov	sl, r0
 8006dfa:	468b      	mov	fp, r1
 8006dfc:	e62d      	b.n	8006a5a <__kernel_tan+0x4a>
 8006dfe:	bf00      	nop
 8006e00:	bff00000 	.word	0xbff00000
 8006e04:	3ff00000 	.word	0x3ff00000

08006e08 <with_errno>:
 8006e08:	b570      	push	{r4, r5, r6, lr}
 8006e0a:	4604      	mov	r4, r0
 8006e0c:	460d      	mov	r5, r1
 8006e0e:	4616      	mov	r6, r2
 8006e10:	f7fe fa34 	bl	800527c <__errno>
 8006e14:	4629      	mov	r1, r5
 8006e16:	6006      	str	r6, [r0, #0]
 8006e18:	4620      	mov	r0, r4
 8006e1a:	bd70      	pop	{r4, r5, r6, pc}

08006e1c <xflow>:
 8006e1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e1e:	4615      	mov	r5, r2
 8006e20:	461c      	mov	r4, r3
 8006e22:	b180      	cbz	r0, 8006e46 <xflow+0x2a>
 8006e24:	4610      	mov	r0, r2
 8006e26:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006e2a:	e9cd 0100 	strd	r0, r1, [sp]
 8006e2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e32:	4628      	mov	r0, r5
 8006e34:	4621      	mov	r1, r4
 8006e36:	f7f9 fb47 	bl	80004c8 <__aeabi_dmul>
 8006e3a:	2222      	movs	r2, #34	; 0x22
 8006e3c:	b003      	add	sp, #12
 8006e3e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e42:	f7ff bfe1 	b.w	8006e08 <with_errno>
 8006e46:	4610      	mov	r0, r2
 8006e48:	4619      	mov	r1, r3
 8006e4a:	e7ee      	b.n	8006e2a <xflow+0xe>

08006e4c <__math_uflow>:
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006e52:	f7ff bfe3 	b.w	8006e1c <xflow>

08006e56 <__math_oflow>:
 8006e56:	2200      	movs	r2, #0
 8006e58:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8006e5c:	f7ff bfde 	b.w	8006e1c <xflow>

08006e60 <fabs>:
 8006e60:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006e64:	4770      	bx	lr

08006e66 <finite>:
 8006e66:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8006e6a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006e6e:	0fc0      	lsrs	r0, r0, #31
 8006e70:	4770      	bx	lr
 8006e72:	0000      	movs	r0, r0
 8006e74:	0000      	movs	r0, r0
	...

08006e78 <floor>:
 8006e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e7c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8006e80:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8006e84:	2e13      	cmp	r6, #19
 8006e86:	4602      	mov	r2, r0
 8006e88:	460b      	mov	r3, r1
 8006e8a:	4607      	mov	r7, r0
 8006e8c:	460c      	mov	r4, r1
 8006e8e:	4605      	mov	r5, r0
 8006e90:	dc33      	bgt.n	8006efa <floor+0x82>
 8006e92:	2e00      	cmp	r6, #0
 8006e94:	da14      	bge.n	8006ec0 <floor+0x48>
 8006e96:	a334      	add	r3, pc, #208	; (adr r3, 8006f68 <floor+0xf0>)
 8006e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9c:	f7f9 f95e 	bl	800015c <__adddf3>
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	f7f9 fda0 	bl	80009e8 <__aeabi_dcmpgt>
 8006ea8:	b138      	cbz	r0, 8006eba <floor+0x42>
 8006eaa:	2c00      	cmp	r4, #0
 8006eac:	da58      	bge.n	8006f60 <floor+0xe8>
 8006eae:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006eb2:	431d      	orrs	r5, r3
 8006eb4:	d001      	beq.n	8006eba <floor+0x42>
 8006eb6:	2500      	movs	r5, #0
 8006eb8:	4c2d      	ldr	r4, [pc, #180]	; (8006f70 <floor+0xf8>)
 8006eba:	4623      	mov	r3, r4
 8006ebc:	462f      	mov	r7, r5
 8006ebe:	e025      	b.n	8006f0c <floor+0x94>
 8006ec0:	4a2c      	ldr	r2, [pc, #176]	; (8006f74 <floor+0xfc>)
 8006ec2:	fa42 f806 	asr.w	r8, r2, r6
 8006ec6:	ea01 0208 	and.w	r2, r1, r8
 8006eca:	4302      	orrs	r2, r0
 8006ecc:	d01e      	beq.n	8006f0c <floor+0x94>
 8006ece:	a326      	add	r3, pc, #152	; (adr r3, 8006f68 <floor+0xf0>)
 8006ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed4:	f7f9 f942 	bl	800015c <__adddf3>
 8006ed8:	2200      	movs	r2, #0
 8006eda:	2300      	movs	r3, #0
 8006edc:	f7f9 fd84 	bl	80009e8 <__aeabi_dcmpgt>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	d0ea      	beq.n	8006eba <floor+0x42>
 8006ee4:	2c00      	cmp	r4, #0
 8006ee6:	bfbe      	ittt	lt
 8006ee8:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006eec:	fa43 f606 	asrlt.w	r6, r3, r6
 8006ef0:	19a4      	addlt	r4, r4, r6
 8006ef2:	2500      	movs	r5, #0
 8006ef4:	ea24 0408 	bic.w	r4, r4, r8
 8006ef8:	e7df      	b.n	8006eba <floor+0x42>
 8006efa:	2e33      	cmp	r6, #51	; 0x33
 8006efc:	dd0a      	ble.n	8006f14 <floor+0x9c>
 8006efe:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006f02:	d103      	bne.n	8006f0c <floor+0x94>
 8006f04:	f7f9 f92a 	bl	800015c <__adddf3>
 8006f08:	4607      	mov	r7, r0
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	4638      	mov	r0, r7
 8006f0e:	4619      	mov	r1, r3
 8006f10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f14:	f04f 32ff 	mov.w	r2, #4294967295
 8006f18:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8006f1c:	fa22 f808 	lsr.w	r8, r2, r8
 8006f20:	ea18 0f00 	tst.w	r8, r0
 8006f24:	d0f2      	beq.n	8006f0c <floor+0x94>
 8006f26:	a310      	add	r3, pc, #64	; (adr r3, 8006f68 <floor+0xf0>)
 8006f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f2c:	f7f9 f916 	bl	800015c <__adddf3>
 8006f30:	2200      	movs	r2, #0
 8006f32:	2300      	movs	r3, #0
 8006f34:	f7f9 fd58 	bl	80009e8 <__aeabi_dcmpgt>
 8006f38:	2800      	cmp	r0, #0
 8006f3a:	d0be      	beq.n	8006eba <floor+0x42>
 8006f3c:	2c00      	cmp	r4, #0
 8006f3e:	da02      	bge.n	8006f46 <floor+0xce>
 8006f40:	2e14      	cmp	r6, #20
 8006f42:	d103      	bne.n	8006f4c <floor+0xd4>
 8006f44:	3401      	adds	r4, #1
 8006f46:	ea25 0508 	bic.w	r5, r5, r8
 8006f4a:	e7b6      	b.n	8006eba <floor+0x42>
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006f52:	fa03 f606 	lsl.w	r6, r3, r6
 8006f56:	4435      	add	r5, r6
 8006f58:	42bd      	cmp	r5, r7
 8006f5a:	bf38      	it	cc
 8006f5c:	18e4      	addcc	r4, r4, r3
 8006f5e:	e7f2      	b.n	8006f46 <floor+0xce>
 8006f60:	2500      	movs	r5, #0
 8006f62:	462c      	mov	r4, r5
 8006f64:	e7a9      	b.n	8006eba <floor+0x42>
 8006f66:	bf00      	nop
 8006f68:	8800759c 	.word	0x8800759c
 8006f6c:	7e37e43c 	.word	0x7e37e43c
 8006f70:	bff00000 	.word	0xbff00000
 8006f74:	000fffff 	.word	0x000fffff

08006f78 <scalbn>:
 8006f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f7a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8006f7e:	4604      	mov	r4, r0
 8006f80:	460d      	mov	r5, r1
 8006f82:	4617      	mov	r7, r2
 8006f84:	460b      	mov	r3, r1
 8006f86:	b996      	cbnz	r6, 8006fae <scalbn+0x36>
 8006f88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006f8c:	4303      	orrs	r3, r0
 8006f8e:	d039      	beq.n	8007004 <scalbn+0x8c>
 8006f90:	4b33      	ldr	r3, [pc, #204]	; (8007060 <scalbn+0xe8>)
 8006f92:	2200      	movs	r2, #0
 8006f94:	f7f9 fa98 	bl	80004c8 <__aeabi_dmul>
 8006f98:	4b32      	ldr	r3, [pc, #200]	; (8007064 <scalbn+0xec>)
 8006f9a:	4604      	mov	r4, r0
 8006f9c:	429f      	cmp	r7, r3
 8006f9e:	460d      	mov	r5, r1
 8006fa0:	da0f      	bge.n	8006fc2 <scalbn+0x4a>
 8006fa2:	a32b      	add	r3, pc, #172	; (adr r3, 8007050 <scalbn+0xd8>)
 8006fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa8:	f7f9 fa8e 	bl	80004c8 <__aeabi_dmul>
 8006fac:	e006      	b.n	8006fbc <scalbn+0x44>
 8006fae:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006fb2:	4296      	cmp	r6, r2
 8006fb4:	d10a      	bne.n	8006fcc <scalbn+0x54>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	f7f9 f8d0 	bl	800015c <__adddf3>
 8006fbc:	4604      	mov	r4, r0
 8006fbe:	460d      	mov	r5, r1
 8006fc0:	e020      	b.n	8007004 <scalbn+0x8c>
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006fc8:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8006fcc:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8006fd0:	19b9      	adds	r1, r7, r6
 8006fd2:	4291      	cmp	r1, r2
 8006fd4:	dd0e      	ble.n	8006ff4 <scalbn+0x7c>
 8006fd6:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8006fda:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8006fde:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8006fe2:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8006fe6:	4820      	ldr	r0, [pc, #128]	; (8007068 <scalbn+0xf0>)
 8006fe8:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8006fec:	a31a      	add	r3, pc, #104	; (adr r3, 8007058 <scalbn+0xe0>)
 8006fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff2:	e7d9      	b.n	8006fa8 <scalbn+0x30>
 8006ff4:	2900      	cmp	r1, #0
 8006ff6:	dd08      	ble.n	800700a <scalbn+0x92>
 8006ff8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006ffc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007000:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8007004:	4620      	mov	r0, r4
 8007006:	4629      	mov	r1, r5
 8007008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800700a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800700e:	da12      	bge.n	8007036 <scalbn+0xbe>
 8007010:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007014:	429f      	cmp	r7, r3
 8007016:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800701a:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 800701e:	dcdc      	bgt.n	8006fda <scalbn+0x62>
 8007020:	a30b      	add	r3, pc, #44	; (adr r3, 8007050 <scalbn+0xd8>)
 8007022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007026:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800702a:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800702e:	480f      	ldr	r0, [pc, #60]	; (800706c <scalbn+0xf4>)
 8007030:	f041 011f 	orr.w	r1, r1, #31
 8007034:	e7b8      	b.n	8006fa8 <scalbn+0x30>
 8007036:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800703a:	3136      	adds	r1, #54	; 0x36
 800703c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007040:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8007044:	4620      	mov	r0, r4
 8007046:	4629      	mov	r1, r5
 8007048:	2200      	movs	r2, #0
 800704a:	4b09      	ldr	r3, [pc, #36]	; (8007070 <scalbn+0xf8>)
 800704c:	e7ac      	b.n	8006fa8 <scalbn+0x30>
 800704e:	bf00      	nop
 8007050:	c2f8f359 	.word	0xc2f8f359
 8007054:	01a56e1f 	.word	0x01a56e1f
 8007058:	8800759c 	.word	0x8800759c
 800705c:	7e37e43c 	.word	0x7e37e43c
 8007060:	43500000 	.word	0x43500000
 8007064:	ffff3cb0 	.word	0xffff3cb0
 8007068:	8800759c 	.word	0x8800759c
 800706c:	c2f8f359 	.word	0xc2f8f359
 8007070:	3c900000 	.word	0x3c900000

08007074 <_init>:
 8007074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007076:	bf00      	nop
 8007078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800707a:	bc08      	pop	{r3}
 800707c:	469e      	mov	lr, r3
 800707e:	4770      	bx	lr

08007080 <_fini>:
 8007080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007082:	bf00      	nop
 8007084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007086:	bc08      	pop	{r3}
 8007088:	469e      	mov	lr, r3
 800708a:	4770      	bx	lr
