// Seed: 2216427112
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_12(
      .id_0(id_1), .id_1(id_8), .id_2(1), .id_3(1'b0), .id_4(1)
  );
  xor (id_10, id_12, id_4, id_14, id_7, id_2);
  wire id_13 = id_5;
  supply1 id_14 = 1;
  module_0(
      id_8, id_11, id_13
  );
endmodule
