Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat May 14 14:50:11 2016
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_block_design_rst_processing_system7_0_50M_0'

1. Summary
----------

SUCCESS in the upgrade of base_block_design_rst_processing_system7_0_50M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat May 14 14:50:11 2016
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_block_design_processing_system7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of base_block_design_processing_system7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 8) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat May 14 14:50:11 2016
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_block_design_axi_gpio_2_0'

1. Summary
----------

SUCCESS in the upgrade of base_block_design_axi_gpio_2_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat May 14 14:50:11 2016
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_block_design_axi_gpio_1_0'

1. Summary
----------

SUCCESS in the upgrade of base_block_design_axi_gpio_1_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat May 14 14:50:11 2016
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_block_design_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the upgrade of base_block_design_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 9) to (Rev. 10)

