[2025-09-17 11:22:11] START suite=qualcomm_srv trace=srv112_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv112_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2632593 heartbeat IPC: 3.799 cumulative IPC: 3.799 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5071105 heartbeat IPC: 4.101 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5071105 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5071105 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13991054 heartbeat IPC: 1.121 cumulative IPC: 1.121 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22939409 heartbeat IPC: 1.118 cumulative IPC: 1.119 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31880726 heartbeat IPC: 1.118 cumulative IPC: 1.119 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 40977087 heartbeat IPC: 1.099 cumulative IPC: 1.114 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 49896359 heartbeat IPC: 1.121 cumulative IPC: 1.115 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 59022118 heartbeat IPC: 1.096 cumulative IPC: 1.112 (Simulation time: 00 hr 08 min 16 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv112_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 67975136 heartbeat IPC: 1.117 cumulative IPC: 1.113 (Simulation time: 00 hr 09 min 19 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 76926832 heartbeat IPC: 1.117 cumulative IPC: 1.113 (Simulation time: 00 hr 10 min 24 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 85885907 heartbeat IPC: 1.116 cumulative IPC: 1.114 (Simulation time: 00 hr 11 min 31 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 89735411 cumulative IPC: 1.114 (Simulation time: 00 hr 12 min 44 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 89735411 cumulative IPC: 1.114 (Simulation time: 00 hr 12 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv112_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.114 instructions: 100000003 cycles: 89735411
CPU 0 Branch Prediction Accuracy: 92.39% MPKI: 13.68 Average ROB Occupancy at Mispredict: 28.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1512
BRANCH_INDIRECT: 0.3585
BRANCH_CONDITIONAL: 11.69
BRANCH_DIRECT_CALL: 0.5216
BRANCH_INDIRECT_CALL: 0.5167
BRANCH_RETURN: 0.4411


====Backend Stall Breakdown====
ROB_STALL: 107916
LQ_STALL: 0
SQ_STALL: 406069


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 109.814285
REPLAY_LOAD: 32.312267
NON_REPLAY_LOAD: 5.7584925

== Total ==
ADDR_TRANS: 7687
REPLAY_LOAD: 8692
NON_REPLAY_LOAD: 91537

== Counts ==
ADDR_TRANS: 70
REPLAY_LOAD: 269
NON_REPLAY_LOAD: 15896

cpu0->cpu0_STLB TOTAL        ACCESS:    2025197 HIT:    2011245 MISS:      13952 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2025197 HIT:    2011245 MISS:      13952 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 81.27 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9624162 HIT:    8225062 MISS:    1399100 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7859097 HIT:    6619258 MISS:    1239839 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     594426 HIT:     459391 MISS:     135035 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147193 HIT:    1133846 MISS:      13347 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23446 HIT:      12567 MISS:      10879 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.92 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15766991 HIT:    8337191 MISS:    7429800 MSHR_MERGE:    1786355
cpu0->cpu0_L1I LOAD         ACCESS:   15766991 HIT:    8337191 MISS:    7429800 MSHR_MERGE:    1786355
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29727434 HIT:   25237228 MISS:    4490206 MSHR_MERGE:    1656679
cpu0->cpu0_L1D LOAD         ACCESS:   16600659 HIT:   13914149 MISS:    2686510 MSHR_MERGE:     470855
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13098585 HIT:   11318488 MISS:    1780097 MSHR_MERGE:    1185671
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28190 HIT:       4591 MISS:      23599 MSHR_MERGE:        153
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.09 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12846737 HIT:   10764476 MISS:    2082261 MSHR_MERGE:    1048372
cpu0->cpu0_ITLB LOAD         ACCESS:   12846737 HIT:   10764476 MISS:    2082261 MSHR_MERGE:    1048372
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.335 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28275684 HIT:   26940527 MISS:    1335157 MSHR_MERGE:     343849
cpu0->cpu0_DTLB LOAD         ACCESS:   28275684 HIT:   26940527 MISS:    1335157 MSHR_MERGE:     343849
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.776 cycles
cpu0->LLC TOTAL        ACCESS:    1599230 HIT:    1569213 MISS:      30017 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1239839 HIT:    1219949 MISS:      19890 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     135035 HIT:     128097 MISS:       6938 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     213477 HIT:     213298 MISS:        179 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10879 HIT:       7869 MISS:       3010 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1311
  ROW_BUFFER_MISS:      28524
  AVG DBUS CONGESTED CYCLE: 3.278
Channel 0 WQ ROW_BUFFER_HIT:        264
  ROW_BUFFER_MISS:       3468
  FULL:          0
Channel 0 REFRESHES ISSUED:       7478

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       492245       518575       121067         2414
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           55         2320          896          213
  STLB miss resolved @ L2C                0         2002         3101         1178          137
  STLB miss resolved @ LLC                0          346         1263         3037          766
  STLB miss resolved @ MEM                0            2          637         2130         1352

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             180076        51187      1325867       193422          248
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1332          315           33
  STLB miss resolved @ L2C                0         1178         6681         2701            2
  STLB miss resolved @ LLC                0          192         2413         1838           36
  STLB miss resolved @ MEM                0            0           62          144          110
[2025-09-17 11:34:55] END   suite=qualcomm_srv trace=srv112_ap (rc=0)
