
*** Running vivado
    with args -log PWM_block_design_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source PWM_block_design_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source PWM_block_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shubhang/eldlabs/lab10/lab10.srcs/sources_1/bd/PWM_block_design/ip/PWM_block_design_processing_system7_0_0/PWM_block_design_processing_system7_0_0.xdc] for cell 'PWM_block_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/shubhang/eldlabs/lab10/lab10.srcs/sources_1/bd/PWM_block_design/ip/PWM_block_design_processing_system7_0_0/PWM_block_design_processing_system7_0_0.xdc] for cell 'PWM_block_design_i/processing_system7_0/inst'
Parsing XDC File [/home/shubhang/eldlabs/lab10/lab10.srcs/sources_1/bd/PWM_block_design/ip/PWM_block_design_rst_processing_system7_0_100M_0/PWM_block_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'PWM_block_design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/shubhang/eldlabs/lab10/lab10.srcs/sources_1/bd/PWM_block_design/ip/PWM_block_design_rst_processing_system7_0_100M_0/PWM_block_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'PWM_block_design_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/shubhang/eldlabs/lab10/lab10.srcs/sources_1/bd/PWM_block_design/ip/PWM_block_design_rst_processing_system7_0_100M_0/PWM_block_design_rst_processing_system7_0_100M_0.xdc] for cell 'PWM_block_design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/shubhang/eldlabs/lab10/lab10.srcs/sources_1/bd/PWM_block_design/ip/PWM_block_design_rst_processing_system7_0_100M_0/PWM_block_design_rst_processing_system7_0_100M_0.xdc] for cell 'PWM_block_design_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/shubhang/eldlabs/lab10/lab10.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/shubhang/eldlabs/lab10/lab10.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.098 ; gain = 316.109 ; free physical = 2786 ; free virtual = 13131
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in -334 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1290.117 ; gain = 36.016 ; free physical = 2779 ; free virtual = 13125
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: ee90e19e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 201ce40bf

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1694.609 ; gain = 0.000 ; free physical = 2428 ; free virtual = 12777

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 47 cells.
Phase 2 Constant Propagation | Checksum: 1c5d0a5f0

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1694.609 ; gain = 0.000 ; free physical = 2427 ; free virtual = 12777

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 406 unconnected nets.
INFO: [Opt 31-11] Eliminated 402 unconnected cells.
Phase 3 Sweep | Checksum: 153330251

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1694.609 ; gain = 0.000 ; free physical = 2427 ; free virtual = 12777

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1694.609 ; gain = 0.000 ; free physical = 2427 ; free virtual = 12777
Ending Logic Optimization Task | Checksum: 153330251

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1694.609 ; gain = 0.000 ; free physical = 2427 ; free virtual = 12777

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 153330251

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1694.609 ; gain = 0.000 ; free physical = 2427 ; free virtual = 12776
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1694.609 ; gain = 449.512 ; free physical = 2427 ; free virtual = 12777
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1726.625 ; gain = 0.000 ; free physical = 2422 ; free virtual = 12774
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shubhang/eldlabs/lab10/lab10.runs/impl_1/PWM_block_design_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in -334 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1726.629 ; gain = 0.000 ; free physical = 2422 ; free virtual = 12776
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1726.629 ; gain = 0.000 ; free physical = 2422 ; free virtual = 12776

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 1ef85bb7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1726.629 ; gain = 0.000 ; free physical = 2422 ; free virtual = 12776
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 1ef85bb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1734.625 ; gain = 7.996 ; free physical = 2417 ; free virtual = 12776

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 1ef85bb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1734.625 ; gain = 7.996 ; free physical = 2417 ; free virtual = 12776

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: da802744

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1734.625 ; gain = 7.996 ; free physical = 2417 ; free virtual = 12776
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17997a5ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1734.625 ; gain = 7.996 ; free physical = 2417 ; free virtual = 12776

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 20c6b832e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1734.625 ; gain = 7.996 ; free physical = 2417 ; free virtual = 12777
Phase 1.2.1 Place Init Design | Checksum: 1cd6704ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1737.637 ; gain = 11.008 ; free physical = 2409 ; free virtual = 12770
Phase 1.2 Build Placer Netlist Model | Checksum: 1cd6704ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1737.637 ; gain = 11.008 ; free physical = 2409 ; free virtual = 12770

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1cd6704ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1737.637 ; gain = 11.008 ; free physical = 2408 ; free virtual = 12770
Phase 1.3 Constrain Clocks/Macros | Checksum: 1cd6704ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1737.637 ; gain = 11.008 ; free physical = 2408 ; free virtual = 12770
Phase 1 Placer Initialization | Checksum: 1cd6704ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1737.637 ; gain = 11.008 ; free physical = 2408 ; free virtual = 12770

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 127bd19bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2400 ; free virtual = 12763

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 127bd19bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2400 ; free virtual = 12763

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19355bbed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2399 ; free virtual = 12762

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e1fc568e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2399 ; free virtual = 12762

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1e1fc568e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2399 ; free virtual = 12762

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1e541278b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2399 ; free virtual = 12762

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e541278b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2399 ; free virtual = 12762

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 11a6681e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 11a6681e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 11a6681e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 11a6681e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759
Phase 3.7 Small Shape Detail Placement | Checksum: 11a6681e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 152925b04

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2395 ; free virtual = 12759
Phase 3 Detail Placement | Checksum: 152925b04

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2395 ; free virtual = 12759

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 112086927

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 112086927

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 112086927

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1c5a84891

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1c5a84891

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1c5a84891

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.057. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1b53dc352

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759
Phase 4.1.3 Post Placement Optimization | Checksum: 1b53dc352

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759
Phase 4.1 Post Commit Optimization | Checksum: 1b53dc352

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1b53dc352

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1b53dc352

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1b53dc352

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759
Phase 4.4 Placer Reporting | Checksum: 1b53dc352

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 180c0d91e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 180c0d91e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759
Ending Placer Task | Checksum: e7c2d145

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1761.648 ; gain = 35.020 ; free physical = 2394 ; free virtual = 12759
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1761.648 ; gain = 0.000 ; free physical = 2386 ; free virtual = 12754
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1761.648 ; gain = 0.000 ; free physical = 2388 ; free virtual = 12754
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1761.648 ; gain = 0.000 ; free physical = 2388 ; free virtual = 12754
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1761.648 ; gain = 0.000 ; free physical = 2387 ; free virtual = 12753
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in -334 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 84abed9e ConstDB: 0 ShapeSum: 6316e3a7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 137671563

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1836.312 ; gain = 74.664 ; free physical = 2269 ; free virtual = 12654

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 137671563

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.312 ; gain = 79.664 ; free physical = 2268 ; free virtual = 12654

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 137671563

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.312 ; gain = 94.664 ; free physical = 2252 ; free virtual = 12639
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20ab6fe70

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2225 ; free virtual = 12613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.116  | TNS=0.000  | WHS=-0.191 | THS=-13.955|

Phase 2 Router Initialization | Checksum: 1def8775c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2225 ; free virtual = 12613

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1481f1ac7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10fd43d86

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.873  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1aa503285

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613
Phase 4 Rip-up And Reroute | Checksum: 1aa503285

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 233e251e7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.887  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 233e251e7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 233e251e7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613
Phase 5 Delay and Skew Optimization | Checksum: 233e251e7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 188235db9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.887  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 19ac0e6eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.152791 %
  Global Horizontal Routing Utilization  = 0.210193 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f775b157

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f775b157

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dfe1d681

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.887  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1dfe1d681

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2224 ; free virtual = 12613

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1881.367 ; gain = 119.719 ; free physical = 2223 ; free virtual = 12611
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1881.367 ; gain = 0.000 ; free physical = 2215 ; free virtual = 12608
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shubhang/eldlabs/lab10/lab10.runs/impl_1/PWM_block_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in -334 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PWM_block_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2179.508 ; gain = 282.125 ; free physical = 1920 ; free virtual = 12304
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 15:10:01 2017...
