Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx4-2tqg144
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : TOP

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/TOP.v" into library work
Parsing module <TOP>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/baudgen.v" into library work
Parsing module <baudgen>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/Comunicaciones.v" into library work
Parsing module <Comunicaciones>.
Analyzing Verilog file "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Control/Control.v" into library work
Parsing module <Control>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP>.

Elaborating module <Control>.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Control/Control.v" Line 51: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <Comunicaciones>.
Reading initialization file \"home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/comandos.list\".
WARNING:HDLCompiler:1670 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/Comunicaciones.v" Line 46: Signal <romMen_commandos> in initial block is partially initialized.
Reading initialization file \"home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/direcciones.list\".
WARNING:HDLCompiler:1670 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/Comunicaciones.v" Line 52: Signal <romMen_direcciones> in initial block is partially initialized.

Elaborating module <uart_tx(BAUD=434)>.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/uart_tx.v" Line 99: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <baudgen(M=434)>.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/baudgen.v" Line 66: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/baudgen.v" Line 74: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/uart_tx.v" Line 159: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/uart_tx.v" Line 160: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/uart_tx.v" Line 164: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/Comunicaciones.v" Line 113: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/TOP.v".
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <Control>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Control/Control.v".
    Found 28-bit register for signal <timer>.
    Found 1-bit register for signal <start>.
    Found 3-bit register for signal <command_1>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit subtractor for signal <timer[27]_GND_2_o_sub_6_OUT> created at line 43.
    Found 3-bit adder for signal <command_1[2]_GND_2_o_add_7_OUT> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Control> synthesized.

Synthesizing Unit <Comunicaciones>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/Comunicaciones.v".
        BAUD = 434
WARNING:Xst:2999 - Signal 'romMen_commandos', unconnected in block 'Comunicaciones', is tied to its initial value.
WARNING:Xst:2999 - Signal 'romMen_direcciones', unconnected in block 'Comunicaciones', is tied to its initial value.
    Found 128x8-bit single-port Read Only RAM <Mram_romMen_commandos> for signal <romMen_commandos>.
    Found 16x8-bit single-port Read Only RAM <Mram_romMen_direcciones> for signal <romMen_direcciones>.
    Found 8-bit register for signal <RegCommand>.
    Found 8-bit register for signal <CrrCh>.
    Found 8-bit register for signal <Data>.
    Found 1-bit register for signal <start_uart>.
    Found 28-bit register for signal <timer>.
    Found 1-bit register for signal <ready_command>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit subtractor for signal <timer[27]_GND_3_o_sub_10_OUT> created at line 106.
    Found 8-bit adder for signal <CrrCh[7]_GND_3_o_add_12_OUT> created at line 113.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Comunicaciones> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/uart_tx.v".
        BAUD = 434
    Found 8-bit register for signal <data_r>.
    Found 10-bit register for signal <shifter>.
    Found 4-bit register for signal <bitc>.
    Found 1-bit register for signal <tx>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <start_r>.
    Found 4-bit adder for signal <bitc[3]_GND_4_o_add_19_OUT> created at line 99.
    Found 2-bit 4-to-1 multiplexer for signal <state[1]_GND_4_o_mux_31_OUT> created at line 128.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <baudgen>.
    Related source file is "/home/mcmahonpc/Desktop/Matrix Creator/Digital_Comunicaciones/Comunicaciones/baudgen.v".
        M = 434
    Found 9-bit register for signal <divcounter>.
    Found 10-bit adder for signal <n0017[9:0]> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <baudgen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x8-bit single-port Read Only RAM                   : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 28-bit subtractor                                     : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 5
 10-bit register                                       : 1
 2-bit register                                        : 1
 28-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 1
 28-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <RegCommand_4> of sequential type is unconnected in block <com1>.
WARNING:Xst:2677 - Node <RegCommand_5> of sequential type is unconnected in block <com1>.
WARNING:Xst:2677 - Node <RegCommand_6> of sequential type is unconnected in block <com1>.
WARNING:Xst:2677 - Node <RegCommand_7> of sequential type is unconnected in block <com1>.

Synthesizing (advanced) Unit <Comunicaciones>.
INFO:Xst:3226 - The RAM <Mram_romMen_commandos> will be implemented as a BLOCK RAM, absorbing the following register(s): <CrrCh>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[2]_CrrCh[7]_mux_30_OUT<6:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_romMen_direcciones> will be implemented as a BLOCK RAM, absorbing the following register(s): <RegCommand>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[2]_RegCommand[7]_mux_28_OUT<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <Comunicaciones> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <bitc>: 1 register on signal <bitc>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x8-bit single-port block Read Only RAM             : 1
 16x8-bit single-port block Read Only RAM              : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 28-bit subtractor                                     : 2
 3-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 109
 Flip-Flops                                            : 109
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 1
 28-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <control1/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <com1/FSM_1> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:2677 - Node <CrrCh_7> of sequential type is unconnected in block <Comunicaciones>.

Optimizing unit <TOP> ...

Optimizing unit <Control> ...
WARNING:Xst:1293 - FF/Latch <command_1_2> has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <command_1_2> has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Comunicaciones> ...

Optimizing unit <uart_tx> ...

Optimizing unit <baudgen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block TOP, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 116
 Flip-Flops                                            : 116

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 335
#      GND                         : 1
#      INV                         : 57
#      LUT1                        : 10
#      LUT2                        : 15
#      LUT3                        : 40
#      LUT4                        : 25
#      LUT5                        : 36
#      LUT6                        : 23
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 65
# FlipFlops/Latches                : 116
#      FD                          : 50
#      FDE                         : 62
#      FDRE                        : 4
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             115  out of   4800     2%  
 Number of Slice LUTs:                  206  out of   2400     8%  
    Number used as Logic:               206  out of   2400     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    211
   Number with an unused Flip Flop:      96  out of    211    45%  
   Number with an unused LUT:             5  out of    211     2%  
   Number of fully used LUT-FF pairs:   110  out of    211    52%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    102     1%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     12     8%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 118   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.963ns (Maximum Frequency: 167.704MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.963ns (frequency: 167.704MHz)
  Total number of paths / destination ports: 3834 / 197
-------------------------------------------------------------------------
Delay:               5.963ns (Levels of Logic = 3)
  Source:            com1/timer_19 (FF)
  Destination:       com1/timer_27 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: com1/timer_19 to com1/timer_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   1.181  com1/timer_19 (com1/timer_19)
     LUT6:I0->O            1   0.254   0.958  com1/_n0084<27>4 (com1/_n0084<27>3)
     LUT5:I1->O            3   0.254   0.766  com1/_n0084<27>6 (com1/_n0084)
     LUT6:I5->O           29   0.254   1.469  com1/_n0165_inv1 (com1/_n0165_inv)
     FDE:CE                    0.302          com1/start_uart
    ----------------------------------------
    Total                      5.963ns (1.589ns logic, 4.374ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            com1/TX0/tx (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: com1/TX0/tx to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  com1/TX0/tx (com1/TX0/tx)
     OBUF:I->O                 2.912          tx_OBUF (tx)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.963|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 7.69 secs
 
--> 


Total memory usage is 382120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    2 (   0 filtered)

