
*** Running vivado
    with args -log core_pll_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source core_pll_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source core_pll_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1270.145 ; gain = 249.426 ; free physical = 2006492 ; free virtual = 2022905
INFO: [Synth 8-638] synthesizing module 'core_pll_1' [/home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/ip/core_pll_1/core_pll_1.v:72]
INFO: [Synth 8-638] synthesizing module 'core_pll_1_clk_wiz' [/home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/ip/core_pll_1/core_pll_1_clk_wiz.v:70]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (2#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'core_pll_1_clk_wiz' (4#1) [/home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/ip/core_pll_1/core_pll_1_clk_wiz.v:70]
INFO: [Synth 8-256] done synthesizing module 'core_pll_1' (5#1) [/home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/ip/core_pll_1/core_pll_1.v:72]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.621 ; gain = 289.902 ; free physical = 2006524 ; free virtual = 2022938
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.621 ; gain = 289.902 ; free physical = 2006524 ; free virtual = 2022938
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1686.578 ; gain = 0.000 ; free physical = 2006074 ; free virtual = 2022487
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006192 ; free virtual = 2022606
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006192 ; free virtual = 2022606
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006192 ; free virtual = 2022606
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006192 ; free virtual = 2022606
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006191 ; free virtual = 2022605
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006190 ; free virtual = 2022604
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006190 ; free virtual = 2022604
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006182 ; free virtual = 2022595
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006180 ; free virtual = 2022594
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006179 ; free virtual = 2022593
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006179 ; free virtual = 2022593
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006179 ; free virtual = 2022593
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006174 ; free virtual = 2022588
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006174 ; free virtual = 2022588

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     4|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.578 ; gain = 665.859 ; free physical = 2006174 ; free virtual = 2022588
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2149.051 ; gain = 1033.828 ; free physical = 2005598 ; free virtual = 2022011
