

================================================================
== Vitis HLS Report for 'toplevel'
================================================================
* Date:           Thu May  8 19:36:28 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+------------+-----------+-----------+----------+----------+
        |                          |  Latency (cycles) |  Iteration |  Initiation Interval  |   Trip   |          |
        |         Loop Name        |   min   |   max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------------+---------+---------+------------+-----------+-----------+----------+----------+
        |- COPY_RAM_LOOP           |     8032|     8032|           3|          1|          1|      8031|       yes|
        |- WAYPOINT_EXTRACT_LOOP   |        ?|        ?|           2|          1|          1|         ?|       yes|
        |- WAYPOINT_LOOP           |        ?|        ?|           ?|          -|          -|         ?|        no|
        | + EMPTY_GRID_INFO_LOOP   |   250000|   250000|           1|          1|          1|    250000|       yes|
        | + AS_SEARCH_LOOP         |        ?|        ?|  13 ~ 60446|          -|          -|         ?|        no|
        |  ++ SIFT_DOWN_COPY_LOOP  |        1|       16|           2|          1|          1|    1 ~ 16|       yes|
        |  ++ OS_FIND_LOOP         |        3|    15002|           3|          -|          -|  1 ~ 5000|        no|
        |  ++ OS_FIND_LOOP         |        3|    15002|           3|          -|          -|  1 ~ 5000|        no|
        |  ++ OS_FIND_LOOP         |        3|    15002|           3|          -|          -|  1 ~ 5000|        no|
        |  ++ OS_FIND_LOOP         |        3|    15002|           3|          -|          -|  1 ~ 5000|        no|
        | + MAKE_PATH_LOOP         |        6|    12288|           6|          -|          -|  1 ~ 2048|        no|
        |- WRITE_BACK_PATH_LOOP    |        2|      201|           3|          1|          1|   1 ~ 200|       yes|
        +--------------------------+---------+---------+------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 244
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
  Pipeline-2 : II = 1, D = 1, States = { 23 }
  Pipeline-3 : II = 1, D = 2, States = { 97 98 }
  Pipeline-4 : II = 1, D = 3, States = { 230 231 232 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 238 15 
15 --> 17 16 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 166 
22 --> 23 
23 --> 24 23 
24 --> 25 180 
25 --> 26 180 
26 --> 27 99 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 96 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 96 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 96 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 96 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 96 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 96 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 96 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 96 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 96 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 96 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 96 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 96 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 96 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 96 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 96 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 96 94 
94 --> 95 
95 --> 96 
96 --> 99 97 
97 --> 99 98 
98 --> 97 
99 --> 100 172 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 122 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 122 
111 --> 122 115 112 
112 --> 113 115 
113 --> 114 
114 --> 115 112 
115 --> 119 116 
116 --> 117 118 
117 --> 118 
118 --> 122 166 
119 --> 120 122 
120 --> 121 
121 --> 122 
122 --> 123 137 
123 --> 124 137 
124 --> 125 
125 --> 126 137 
126 --> 137 130 127 
127 --> 128 130 
128 --> 129 
129 --> 130 127 
130 --> 134 131 
131 --> 132 133 
132 --> 133 
133 --> 137 166 
134 --> 135 137 
135 --> 136 
136 --> 137 
137 --> 138 152 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 152 
144 --> 152 148 145 
145 --> 146 148 
146 --> 147 
147 --> 148 145 
148 --> 153 149 150 
149 --> 150 
150 --> 151 152 
151 --> 152 
152 --> 156 166 
153 --> 152 154 
154 --> 155 
155 --> 152 
156 --> 157 171 
157 --> 158 
158 --> 159 171 
159 --> 171 163 160 
160 --> 161 163 
161 --> 162 
162 --> 163 160 
163 --> 167 164 165 
164 --> 165 
165 --> 166 171 
166 --> 221 
167 --> 168 171 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 25 
172 --> 173 174 166 
173 --> 174 
174 --> 175 21 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 174 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 166 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 229 237 
228 --> 237 
229 --> 230 
230 --> 233 231 
231 --> 232 
232 --> 230 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 237 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 245 [1/1] (1.00ns)   --->   "%ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ram"   --->   Operation 245 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%moves_node_f_score_V = alloca i64 1" [assessment/toplevel.cpp:118]   --->   Operation 246 'alloca' 'moves_node_f_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%moves_node_g_score_V = alloca i64 1" [assessment/toplevel.cpp:118]   --->   Operation 247 'alloca' 'moves_node_g_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%moves_node_x_V = alloca i64 1" [assessment/toplevel.cpp:118]   --->   Operation 248 'alloca' 'moves_node_x_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%moves_node_y_V = alloca i64 1" [assessment/toplevel.cpp:118]   --->   Operation 249 'alloca' 'moves_node_y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%moves_target = alloca i64 1" [assessment/toplevel.cpp:118]   --->   Operation 250 'alloca' 'moves_target' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ram_read, i32 2, i32 63" [assessment/toplevel.cpp:423]   --->   Operation 251 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln423 = sext i62 %trunc_ln" [assessment/toplevel.cpp:423]   --->   Operation 252 'sext' 'sext_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32 %MAXI, i64 %sext_ln423" [assessment/toplevel.cpp:423]   --->   Operation 253 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 254 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8031" [assessment/toplevel.cpp:423]   --->   Operation 254 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 255 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8031" [assessment/toplevel.cpp:423]   --->   Operation 255 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 256 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8031" [assessment/toplevel.cpp:423]   --->   Operation 256 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 257 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8031" [assessment/toplevel.cpp:423]   --->   Operation 257 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 258 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8031" [assessment/toplevel.cpp:423]   --->   Operation 258 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 259 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8031" [assessment/toplevel.cpp:423]   --->   Operation 259 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 260 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MAXI, void @empty_12, i32 0, i32 0, void @empty_15, i32 0, i32 8031, void @empty_1, void @empty_14, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %MAXI"   --->   Operation 262 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_11, void @empty_9, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_13"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_13"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code"   --->   Operation 265 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_9, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%specmemcore_ln408 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_ram, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:408]   --->   Operation 268 'specmemcore' 'specmemcore_ln408' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%specmemcore_ln413 = specmemcore void @_ssdm_op_SpecMemCore, i3 %grid_info_V, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:413]   --->   Operation 269 'specmemcore' 'specmemcore_ln413' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%specmemcore_ln414 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_f_score_V, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:414]   --->   Operation 270 'specmemcore' 'specmemcore_ln414' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%specmemcore_ln414 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_g_score_V, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:414]   --->   Operation 271 'specmemcore' 'specmemcore_ln414' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%specmemcore_ln414 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_x_V, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:414]   --->   Operation 272 'specmemcore' 'specmemcore_ln414' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%specmemcore_ln414 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_y_V, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:414]   --->   Operation 273 'specmemcore' 'specmemcore_ln414' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8031" [assessment/toplevel.cpp:423]   --->   Operation 274 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 275 [1/1] (1.58ns)   --->   "%br_ln423 = br void" [assessment/toplevel.cpp:423]   --->   Operation 275 'br' 'br_ln423' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.09>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%i = phi i13 0, void, i13 %i_1, void %.split47"   --->   Operation 276 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i, i13 1" [assessment/toplevel.cpp:423]   --->   Operation 277 'add' 'i_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 278 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (2.09ns)   --->   "%icmp_ln423 = icmp_eq  i13 %i, i13 8031" [assessment/toplevel.cpp:423]   --->   Operation 279 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8031, i64 8031, i64 8031"   --->   Operation 280 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln423 = br i1 %icmp_ln423, void %.split47, void" [assessment/toplevel.cpp:423]   --->   Operation 281 'br' 'br_ln423' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 282 [1/1] (7.30ns)   --->   "%MAXI_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr" [assessment/toplevel.cpp:424]   --->   Operation 282 'read' 'MAXI_addr_read' <Predicate = (!icmp_ln423)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln423 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [assessment/toplevel.cpp:423]   --->   Operation 283 'specloopname' 'specloopname_ln423' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i13 %i" [assessment/toplevel.cpp:424]   --->   Operation 284 'zext' 'zext_ln424' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln424" [assessment/toplevel.cpp:424]   --->   Operation 285 'getelementptr' 'local_ram_addr' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln424 = store i32 %MAXI_addr_read, i13 %local_ram_addr" [assessment/toplevel.cpp:424]   --->   Operation 286 'store' 'store_ln424' <Predicate = (!icmp_ln423)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 287 'br' 'br_ln0' <Predicate = (!icmp_ln423)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.25>
ST_12 : Operation 288 [2/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:427]   --->   Operation 288 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>

State 13 <SV = 10> <Delay = 3.25>
ST_13 : Operation 289 [1/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:427]   --->   Operation 289 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%op2_assign = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %local_ram_load, i32 16, i32 31" [assessment/toplevel.cpp:427]   --->   Operation 290 'partselect' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln428 = trunc i32 %local_ram_load" [assessment/toplevel.cpp:428]   --->   Operation 291 'trunc' 'trunc_ln428' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%store_ln428 = store i8 %trunc_ln428, i8 %waypoint_count" [assessment/toplevel.cpp:428]   --->   Operation 292 'store' 'store_ln428' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 4.55>
ST_14 : Operation 293 [1/1] (2.42ns)   --->   "%icmp_ln430 = icmp_eq  i16 %op2_assign, i16 0" [assessment/toplevel.cpp:430]   --->   Operation 293 'icmp' 'icmp_ln430' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [1/1] (2.42ns)   --->   "%icmp_ln430_1 = icmp_ugt  i16 %op2_assign, i16 500" [assessment/toplevel.cpp:430]   --->   Operation 294 'icmp' 'icmp_ln430_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln430 = zext i8 %trunc_ln428" [assessment/toplevel.cpp:430]   --->   Operation 295 'zext' 'zext_ln430' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (1.91ns)   --->   "%add_ln430 = add i9 %zext_ln430, i9 510" [assessment/toplevel.cpp:430]   --->   Operation 296 'add' 'add_ln430' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [1/1] (1.66ns)   --->   "%icmp_ln430_2 = icmp_ugt  i9 %add_ln430, i9 14" [assessment/toplevel.cpp:430]   --->   Operation 297 'icmp' 'icmp_ln430_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln430_1)   --->   "%or_ln430 = or i1 %icmp_ln430_1, i1 %icmp_ln430_2" [assessment/toplevel.cpp:430]   --->   Operation 298 'or' 'or_ln430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln430_1 = or i1 %or_ln430, i1 %icmp_ln430" [assessment/toplevel.cpp:430]   --->   Operation 299 'or' 'or_ln430_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln430 = br i1 %or_ln430_1, void %.lr.ph1040.preheader, void" [assessment/toplevel.cpp:430]   --->   Operation 300 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph1040"   --->   Operation 301 'br' 'br_ln0' <Predicate = (!or_ln430_1)> <Delay = 1.58>
ST_14 : Operation 302 [1/1] (3.52ns)   --->   "%add_ln431 = add i64 %ram_read, i64 4" [assessment/toplevel.cpp:431]   --->   Operation 302 'add' 'add_ln431' <Predicate = (or_ln430_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln431, i32 2, i32 63" [assessment/toplevel.cpp:431]   --->   Operation 303 'partselect' 'trunc_ln2' <Predicate = (or_ln430_1)> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln431 = sext i62 %trunc_ln2" [assessment/toplevel.cpp:431]   --->   Operation 304 'sext' 'sext_ln431' <Predicate = (or_ln430_1)> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%MAXI_addr_1 = getelementptr i32 %MAXI, i64 %sext_ln431" [assessment/toplevel.cpp:431]   --->   Operation 305 'getelementptr' 'MAXI_addr_1' <Predicate = (or_ln430_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 5.16>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%i_2 = phi i8 %i_3, void %.split44, i8 0, void %.lr.ph1040.preheader"   --->   Operation 306 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_2, i8 1" [assessment/toplevel.cpp:436]   --->   Operation 307 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 308 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (1.55ns)   --->   "%icmp_ln436 = icmp_eq  i8 %i_2, i8 %trunc_ln428" [assessment/toplevel.cpp:436]   --->   Operation 309 'icmp' 'icmp_ln436' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln436, void %.split44, void %._crit_edge1041.loopexit.preheader" [assessment/toplevel.cpp:436]   --->   Operation 310 'br' 'br_ln436' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i8 %i_2" [assessment/toplevel.cpp:436]   --->   Operation 311 'zext' 'zext_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (1.91ns)   --->   "%add_ln437 = add i9 %zext_ln436, i9 2" [assessment/toplevel.cpp:437]   --->   Operation 312 'add' 'add_ln437' <Predicate = (!icmp_ln436)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln437 = zext i9 %add_ln437" [assessment/toplevel.cpp:437]   --->   Operation 313 'zext' 'zext_ln437' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (0.00ns)   --->   "%local_ram_addr_1 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln437" [assessment/toplevel.cpp:437]   --->   Operation 314 'getelementptr' 'local_ram_addr_1' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_15 : Operation 315 [2/2] (3.25ns)   --->   "%wp = load i13 %local_ram_addr_1" [assessment/toplevel.cpp:437]   --->   Operation 315 'load' 'wp' <Predicate = (!icmp_ln436)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>

State 16 <SV = 13> <Delay = 5.57>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln436 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [assessment/toplevel.cpp:436]   --->   Operation 316 'specloopname' 'specloopname_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_16 : Operation 317 [1/2] (3.25ns)   --->   "%wp = load i13 %local_ram_addr_1" [assessment/toplevel.cpp:437]   --->   Operation 317 'load' 'wp' <Predicate = (!icmp_ln436)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %wp, i32 16, i32 24"   --->   Operation 318 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln438 = zext i8 %i_2" [assessment/toplevel.cpp:438]   --->   Operation 319 'zext' 'zext_ln438' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln438" [assessment/toplevel.cpp:438]   --->   Operation 320 'getelementptr' 'waypoints_x_V_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (2.32ns)   --->   "%store_ln438 = store i9 %trunc_ln4, i4 %waypoints_x_V_addr" [assessment/toplevel.cpp:438]   --->   Operation 321 'store' 'store_ln438' <Predicate = (!icmp_ln436)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i32 %wp"   --->   Operation 322 'trunc' 'trunc_ln302' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln438" [assessment/toplevel.cpp:439]   --->   Operation 323 'getelementptr' 'waypoints_y_V_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (2.32ns)   --->   "%store_ln439 = store i9 %trunc_ln302, i4 %waypoints_y_V_addr" [assessment/toplevel.cpp:439]   --->   Operation 324 'store' 'store_ln439' <Predicate = (!icmp_ln436)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1040"   --->   Operation 325 'br' 'br_ln0' <Predicate = (!icmp_ln436)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 2.15>
ST_17 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %local_ram_load, i32 16, i32 24" [assessment/toplevel.cpp:308]   --->   Operation 326 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i16 %op2_assign" [assessment/toplevel.cpp:308]   --->   Operation 327 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 328 [4/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln308, i18 %zext_ln308" [assessment/toplevel.cpp:308]   --->   Operation 328 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 14> <Delay = 2.15>
ST_18 : Operation 329 [3/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln308, i18 %zext_ln308" [assessment/toplevel.cpp:308]   --->   Operation 329 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 15> <Delay = 2.15>
ST_19 : Operation 330 [2/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln308, i18 %zext_ln308" [assessment/toplevel.cpp:308]   --->   Operation 330 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 16> <Delay = 2.43>
ST_20 : Operation 331 [1/4] (0.00ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln308, i18 %zext_ln308" [assessment/toplevel.cpp:308]   --->   Operation 331 'mul' 'iteration_limit' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 332 [1/1] (2.43ns)   --->   "%icmp_ln312 = icmp_eq  i18 %iteration_limit, i18 0" [assessment/toplevel.cpp:312]   --->   Operation 332 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr = getelementptr i11 %moves_node_f_score_V, i64 0, i64 0" [assessment/toplevel.cpp:122]   --->   Operation 333 'getelementptr' 'moves_node_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr = getelementptr i11 %moves_node_g_score_V, i64 0, i64 0" [assessment/toplevel.cpp:123]   --->   Operation 334 'getelementptr' 'moves_node_g_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr = getelementptr i9 %moves_node_x_V, i64 0, i64 0" [assessment/toplevel.cpp:124]   --->   Operation 335 'getelementptr' 'moves_node_x_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr = getelementptr i9 %moves_node_y_V, i64 0, i64 0" [assessment/toplevel.cpp:125]   --->   Operation 336 'getelementptr' 'moves_node_y_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%moves_target_addr = getelementptr i13 %moves_target, i64 0, i64 0" [assessment/toplevel.cpp:126]   --->   Operation 337 'getelementptr' 'moves_target_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_1 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 1" [assessment/toplevel.cpp:122]   --->   Operation 338 'getelementptr' 'moves_node_f_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_1 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 1" [assessment/toplevel.cpp:123]   --->   Operation 339 'getelementptr' 'moves_node_g_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_1 = getelementptr i9 %moves_node_x_V, i64 0, i64 1" [assessment/toplevel.cpp:124]   --->   Operation 340 'getelementptr' 'moves_node_x_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_1 = getelementptr i9 %moves_node_y_V, i64 0, i64 1" [assessment/toplevel.cpp:125]   --->   Operation 341 'getelementptr' 'moves_node_y_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%moves_target_addr_1 = getelementptr i13 %moves_target, i64 0, i64 1" [assessment/toplevel.cpp:126]   --->   Operation 342 'getelementptr' 'moves_target_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_16 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 2" [assessment/toplevel.cpp:122]   --->   Operation 343 'getelementptr' 'moves_node_f_score_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_16 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 2" [assessment/toplevel.cpp:123]   --->   Operation 344 'getelementptr' 'moves_node_g_score_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_16 = getelementptr i9 %moves_node_x_V, i64 0, i64 2" [assessment/toplevel.cpp:124]   --->   Operation 345 'getelementptr' 'moves_node_x_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_16 = getelementptr i9 %moves_node_y_V, i64 0, i64 2" [assessment/toplevel.cpp:125]   --->   Operation 346 'getelementptr' 'moves_node_y_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%moves_target_addr_16 = getelementptr i13 %moves_target, i64 0, i64 2" [assessment/toplevel.cpp:126]   --->   Operation 347 'getelementptr' 'moves_target_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_3 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 3" [assessment/toplevel.cpp:122]   --->   Operation 348 'getelementptr' 'moves_node_f_score_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_3 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 3" [assessment/toplevel.cpp:123]   --->   Operation 349 'getelementptr' 'moves_node_g_score_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_3 = getelementptr i9 %moves_node_x_V, i64 0, i64 3" [assessment/toplevel.cpp:124]   --->   Operation 350 'getelementptr' 'moves_node_x_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 351 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_3 = getelementptr i9 %moves_node_y_V, i64 0, i64 3" [assessment/toplevel.cpp:125]   --->   Operation 351 'getelementptr' 'moves_node_y_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 352 [1/1] (0.00ns)   --->   "%moves_target_addr_3 = getelementptr i13 %moves_target, i64 0, i64 3" [assessment/toplevel.cpp:126]   --->   Operation 352 'getelementptr' 'moves_target_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 353 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_4 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 4" [assessment/toplevel.cpp:122]   --->   Operation 353 'getelementptr' 'moves_node_f_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 354 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_4 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 4" [assessment/toplevel.cpp:123]   --->   Operation 354 'getelementptr' 'moves_node_g_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 355 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_4 = getelementptr i9 %moves_node_x_V, i64 0, i64 4" [assessment/toplevel.cpp:124]   --->   Operation 355 'getelementptr' 'moves_node_x_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 356 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_4 = getelementptr i9 %moves_node_y_V, i64 0, i64 4" [assessment/toplevel.cpp:125]   --->   Operation 356 'getelementptr' 'moves_node_y_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 357 [1/1] (0.00ns)   --->   "%moves_target_addr_4 = getelementptr i13 %moves_target, i64 0, i64 4" [assessment/toplevel.cpp:126]   --->   Operation 357 'getelementptr' 'moves_target_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 358 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_5 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 5" [assessment/toplevel.cpp:122]   --->   Operation 358 'getelementptr' 'moves_node_f_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 359 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_5 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 5" [assessment/toplevel.cpp:123]   --->   Operation 359 'getelementptr' 'moves_node_g_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 360 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_5 = getelementptr i9 %moves_node_x_V, i64 0, i64 5" [assessment/toplevel.cpp:124]   --->   Operation 360 'getelementptr' 'moves_node_x_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 361 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_5 = getelementptr i9 %moves_node_y_V, i64 0, i64 5" [assessment/toplevel.cpp:125]   --->   Operation 361 'getelementptr' 'moves_node_y_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 362 [1/1] (0.00ns)   --->   "%moves_target_addr_5 = getelementptr i13 %moves_target, i64 0, i64 5" [assessment/toplevel.cpp:126]   --->   Operation 362 'getelementptr' 'moves_target_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 363 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_6 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 6" [assessment/toplevel.cpp:122]   --->   Operation 363 'getelementptr' 'moves_node_f_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 364 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_6 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 6" [assessment/toplevel.cpp:123]   --->   Operation 364 'getelementptr' 'moves_node_g_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 365 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_6 = getelementptr i9 %moves_node_x_V, i64 0, i64 6" [assessment/toplevel.cpp:124]   --->   Operation 365 'getelementptr' 'moves_node_x_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 366 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_6 = getelementptr i9 %moves_node_y_V, i64 0, i64 6" [assessment/toplevel.cpp:125]   --->   Operation 366 'getelementptr' 'moves_node_y_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%moves_target_addr_6 = getelementptr i13 %moves_target, i64 0, i64 6" [assessment/toplevel.cpp:126]   --->   Operation 367 'getelementptr' 'moves_target_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 368 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_7 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 7" [assessment/toplevel.cpp:122]   --->   Operation 368 'getelementptr' 'moves_node_f_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 369 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_7 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 7" [assessment/toplevel.cpp:123]   --->   Operation 369 'getelementptr' 'moves_node_g_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 370 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_7 = getelementptr i9 %moves_node_x_V, i64 0, i64 7" [assessment/toplevel.cpp:124]   --->   Operation 370 'getelementptr' 'moves_node_x_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_7 = getelementptr i9 %moves_node_y_V, i64 0, i64 7" [assessment/toplevel.cpp:125]   --->   Operation 371 'getelementptr' 'moves_node_y_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 372 [1/1] (0.00ns)   --->   "%moves_target_addr_7 = getelementptr i13 %moves_target, i64 0, i64 7" [assessment/toplevel.cpp:126]   --->   Operation 372 'getelementptr' 'moves_target_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_8 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 8" [assessment/toplevel.cpp:122]   --->   Operation 373 'getelementptr' 'moves_node_f_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 374 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_8 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 8" [assessment/toplevel.cpp:123]   --->   Operation 374 'getelementptr' 'moves_node_g_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 375 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_8 = getelementptr i9 %moves_node_x_V, i64 0, i64 8" [assessment/toplevel.cpp:124]   --->   Operation 375 'getelementptr' 'moves_node_x_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 376 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_8 = getelementptr i9 %moves_node_y_V, i64 0, i64 8" [assessment/toplevel.cpp:125]   --->   Operation 376 'getelementptr' 'moves_node_y_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "%moves_target_addr_8 = getelementptr i13 %moves_target, i64 0, i64 8" [assessment/toplevel.cpp:126]   --->   Operation 377 'getelementptr' 'moves_target_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 378 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_9 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 9" [assessment/toplevel.cpp:122]   --->   Operation 378 'getelementptr' 'moves_node_f_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_9 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 9" [assessment/toplevel.cpp:123]   --->   Operation 379 'getelementptr' 'moves_node_g_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_9 = getelementptr i9 %moves_node_x_V, i64 0, i64 9" [assessment/toplevel.cpp:124]   --->   Operation 380 'getelementptr' 'moves_node_x_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 381 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_9 = getelementptr i9 %moves_node_y_V, i64 0, i64 9" [assessment/toplevel.cpp:125]   --->   Operation 381 'getelementptr' 'moves_node_y_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 382 [1/1] (0.00ns)   --->   "%moves_target_addr_9 = getelementptr i13 %moves_target, i64 0, i64 9" [assessment/toplevel.cpp:126]   --->   Operation 382 'getelementptr' 'moves_target_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 383 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_10 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 10" [assessment/toplevel.cpp:122]   --->   Operation 383 'getelementptr' 'moves_node_f_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 384 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_10 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 10" [assessment/toplevel.cpp:123]   --->   Operation 384 'getelementptr' 'moves_node_g_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_10 = getelementptr i9 %moves_node_x_V, i64 0, i64 10" [assessment/toplevel.cpp:124]   --->   Operation 385 'getelementptr' 'moves_node_x_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 386 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_10 = getelementptr i9 %moves_node_y_V, i64 0, i64 10" [assessment/toplevel.cpp:125]   --->   Operation 386 'getelementptr' 'moves_node_y_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 387 [1/1] (0.00ns)   --->   "%moves_target_addr_10 = getelementptr i13 %moves_target, i64 0, i64 10" [assessment/toplevel.cpp:126]   --->   Operation 387 'getelementptr' 'moves_target_addr_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 388 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_11 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 11" [assessment/toplevel.cpp:122]   --->   Operation 388 'getelementptr' 'moves_node_f_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_11 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 11" [assessment/toplevel.cpp:123]   --->   Operation 389 'getelementptr' 'moves_node_g_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 390 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_11 = getelementptr i9 %moves_node_x_V, i64 0, i64 11" [assessment/toplevel.cpp:124]   --->   Operation 390 'getelementptr' 'moves_node_x_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_11 = getelementptr i9 %moves_node_y_V, i64 0, i64 11" [assessment/toplevel.cpp:125]   --->   Operation 391 'getelementptr' 'moves_node_y_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 392 [1/1] (0.00ns)   --->   "%moves_target_addr_11 = getelementptr i13 %moves_target, i64 0, i64 11" [assessment/toplevel.cpp:126]   --->   Operation 392 'getelementptr' 'moves_target_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 393 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_12 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 12" [assessment/toplevel.cpp:122]   --->   Operation 393 'getelementptr' 'moves_node_f_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 394 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_12 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 12" [assessment/toplevel.cpp:123]   --->   Operation 394 'getelementptr' 'moves_node_g_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_12 = getelementptr i9 %moves_node_x_V, i64 0, i64 12" [assessment/toplevel.cpp:124]   --->   Operation 395 'getelementptr' 'moves_node_x_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 396 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_12 = getelementptr i9 %moves_node_y_V, i64 0, i64 12" [assessment/toplevel.cpp:125]   --->   Operation 396 'getelementptr' 'moves_node_y_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 397 [1/1] (0.00ns)   --->   "%moves_target_addr_12 = getelementptr i13 %moves_target, i64 0, i64 12" [assessment/toplevel.cpp:126]   --->   Operation 397 'getelementptr' 'moves_target_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_13 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 13" [assessment/toplevel.cpp:122]   --->   Operation 398 'getelementptr' 'moves_node_f_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_13 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 13" [assessment/toplevel.cpp:123]   --->   Operation 399 'getelementptr' 'moves_node_g_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_13 = getelementptr i9 %moves_node_x_V, i64 0, i64 13" [assessment/toplevel.cpp:124]   --->   Operation 400 'getelementptr' 'moves_node_x_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_13 = getelementptr i9 %moves_node_y_V, i64 0, i64 13" [assessment/toplevel.cpp:125]   --->   Operation 401 'getelementptr' 'moves_node_y_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 402 [1/1] (0.00ns)   --->   "%moves_target_addr_13 = getelementptr i13 %moves_target, i64 0, i64 13" [assessment/toplevel.cpp:126]   --->   Operation 402 'getelementptr' 'moves_target_addr_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 403 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_14 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 14" [assessment/toplevel.cpp:122]   --->   Operation 403 'getelementptr' 'moves_node_f_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 404 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_14 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 14" [assessment/toplevel.cpp:123]   --->   Operation 404 'getelementptr' 'moves_node_g_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 405 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_14 = getelementptr i9 %moves_node_x_V, i64 0, i64 14" [assessment/toplevel.cpp:124]   --->   Operation 405 'getelementptr' 'moves_node_x_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 406 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_14 = getelementptr i9 %moves_node_y_V, i64 0, i64 14" [assessment/toplevel.cpp:125]   --->   Operation 406 'getelementptr' 'moves_node_y_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 407 [1/1] (0.00ns)   --->   "%moves_target_addr_14 = getelementptr i13 %moves_target, i64 0, i64 14" [assessment/toplevel.cpp:126]   --->   Operation 407 'getelementptr' 'moves_target_addr_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 408 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_15 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 15" [assessment/toplevel.cpp:122]   --->   Operation 408 'getelementptr' 'moves_node_f_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 409 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_15 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 15" [assessment/toplevel.cpp:123]   --->   Operation 409 'getelementptr' 'moves_node_g_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 410 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_15 = getelementptr i9 %moves_node_x_V, i64 0, i64 15" [assessment/toplevel.cpp:124]   --->   Operation 410 'getelementptr' 'moves_node_x_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 411 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_15 = getelementptr i9 %moves_node_y_V, i64 0, i64 15" [assessment/toplevel.cpp:125]   --->   Operation 411 'getelementptr' 'moves_node_y_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 412 [1/1] (0.00ns)   --->   "%moves_target_addr_15 = getelementptr i13 %moves_target, i64 0, i64 15" [assessment/toplevel.cpp:126]   --->   Operation 412 'getelementptr' 'moves_target_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 413 [1/1] (1.58ns)   --->   "%br_ln448 = br void %._crit_edge1041.loopexit" [assessment/toplevel.cpp:448]   --->   Operation 413 'br' 'br_ln448' <Predicate = true> <Delay = 1.58>

State 21 <SV = 17> <Delay = 4.23>
ST_21 : Operation 414 [1/1] (0.00ns)   --->   "%total_length = phi i20 %total_length_2, void %.loopexit1047, i20 0, void %._crit_edge1041.loopexit.preheader"   --->   Operation 414 'phi' 'total_length' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 415 [1/1] (0.00ns)   --->   "%i_4 = phi i8 %i_9, void %.loopexit1047, i8 0, void %._crit_edge1041.loopexit.preheader"   --->   Operation 415 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln448 = zext i8 %i_4" [assessment/toplevel.cpp:448]   --->   Operation 416 'zext' 'zext_ln448' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 417 [1/1] (0.00ns)   --->   "%waypoint_count_load = load i8 %waypoint_count" [assessment/toplevel.cpp:448]   --->   Operation 417 'load' 'waypoint_count_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln448_1 = zext i8 %waypoint_count_load" [assessment/toplevel.cpp:448]   --->   Operation 418 'zext' 'zext_ln448_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 419 [1/1] (1.91ns)   --->   "%add_ln448 = add i9 %zext_ln448_1, i9 511" [assessment/toplevel.cpp:448]   --->   Operation 419 'add' 'add_ln448' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 420 [1/1] (1.66ns)   --->   "%icmp_ln448 = icmp_slt  i9 %zext_ln448, i9 %add_ln448" [assessment/toplevel.cpp:448]   --->   Operation 420 'icmp' 'icmp_ln448' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 421 [1/1] (1.91ns)   --->   "%i_9 = add i8 %i_4, i8 1" [assessment/toplevel.cpp:451]   --->   Operation 421 'add' 'i_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln448 = br i1 %icmp_ln448, void %.loopexit998.loopexit, void" [assessment/toplevel.cpp:448]   --->   Operation 422 'br' 'br_ln448' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln451 = zext i8 %i_4" [assessment/toplevel.cpp:451]   --->   Operation 423 'zext' 'zext_ln451' <Predicate = (icmp_ln448)> <Delay = 0.00>
ST_21 : Operation 424 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr_1 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln451" [assessment/toplevel.cpp:451]   --->   Operation 424 'getelementptr' 'waypoints_x_V_addr_1' <Predicate = (icmp_ln448)> <Delay = 0.00>
ST_21 : Operation 425 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr_1 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln451" [assessment/toplevel.cpp:451]   --->   Operation 425 'getelementptr' 'waypoints_y_V_addr_1' <Predicate = (icmp_ln448)> <Delay = 0.00>
ST_21 : Operation 426 [2/2] (2.32ns)   --->   "%start_x_V = load i4 %waypoints_x_V_addr_1" [assessment/toplevel.cpp:451]   --->   Operation 426 'load' 'start_x_V' <Predicate = (icmp_ln448)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 427 [2/2] (2.32ns)   --->   "%start_y_V = load i4 %waypoints_y_V_addr_1" [assessment/toplevel.cpp:451]   --->   Operation 427 'load' 'start_y_V' <Predicate = (icmp_ln448)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln451_1 = zext i8 %i_9" [assessment/toplevel.cpp:451]   --->   Operation 428 'zext' 'zext_ln451_1' <Predicate = (icmp_ln448)> <Delay = 0.00>
ST_21 : Operation 429 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr_2 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln451_1" [assessment/toplevel.cpp:451]   --->   Operation 429 'getelementptr' 'waypoints_x_V_addr_2' <Predicate = (icmp_ln448)> <Delay = 0.00>
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr_2 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln451_1" [assessment/toplevel.cpp:451]   --->   Operation 430 'getelementptr' 'waypoints_y_V_addr_2' <Predicate = (icmp_ln448)> <Delay = 0.00>
ST_21 : Operation 431 [2/2] (2.32ns)   --->   "%goal_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:451]   --->   Operation 431 'load' 'goal_x_V' <Predicate = (icmp_ln448)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 432 [2/2] (2.32ns)   --->   "%goal_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:451]   --->   Operation 432 'load' 'goal_y_V' <Predicate = (icmp_ln448)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 433 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit998"   --->   Operation 433 'br' 'br_ln0' <Predicate = (!icmp_ln448)> <Delay = 1.58>

State 22 <SV = 18> <Delay = 2.32>
ST_22 : Operation 434 [1/1] (0.00ns)   --->   "%specloopname_ln451 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [assessment/toplevel.cpp:451]   --->   Operation 434 'specloopname' 'specloopname_ln451' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 435 [1/2] (2.32ns)   --->   "%start_x_V = load i4 %waypoints_x_V_addr_1" [assessment/toplevel.cpp:451]   --->   Operation 435 'load' 'start_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 436 [1/2] (2.32ns)   --->   "%start_y_V = load i4 %waypoints_y_V_addr_1" [assessment/toplevel.cpp:451]   --->   Operation 436 'load' 'start_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 437 [1/2] (2.32ns)   --->   "%goal_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:451]   --->   Operation 437 'load' 'goal_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 438 [1/2] (2.32ns)   --->   "%goal_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:451]   --->   Operation 438 'load' 'goal_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 439 [1/1] (1.58ns)   --->   "%br_ln286 = br void" [assessment/toplevel.cpp:286]   --->   Operation 439 'br' 'br_ln286' <Predicate = true> <Delay = 1.58>

State 23 <SV = 19> <Delay = 5.68>
ST_23 : Operation 440 [1/1] (0.00ns)   --->   "%i_5 = phi i18 0, void, i18 %add_ln286, void %.split19" [assessment/toplevel.cpp:286]   --->   Operation 440 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 441 [1/1] (2.13ns)   --->   "%add_ln286 = add i18 %i_5, i18 1" [assessment/toplevel.cpp:286]   --->   Operation 441 'add' 'add_ln286' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 442 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 443 [1/1] (2.43ns)   --->   "%icmp_ln286 = icmp_eq  i18 %i_5, i18 250000" [assessment/toplevel.cpp:286]   --->   Operation 443 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 444 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 250000, i64 250000, i64 250000"   --->   Operation 444 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %.split19, void %_ZL7abs_subtt.exit17.i.i" [assessment/toplevel.cpp:286]   --->   Operation 445 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 446 [1/1] (0.00ns)   --->   "%i_5_cast = zext i18 %i_5" [assessment/toplevel.cpp:286]   --->   Operation 446 'zext' 'i_5_cast' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0"   --->   Operation 447 'specloopname' 'specloopname_ln301' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_23 : Operation 448 [1/1] (0.00ns)   --->   "%grid_info_V_addr = getelementptr i3 %grid_info_V, i64 0, i64 %i_5_cast" [assessment/toplevel.cpp:287]   --->   Operation 448 'getelementptr' 'grid_info_V_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_23 : Operation 449 [1/1] (3.25ns)   --->   "%store_ln287 = store i3 0, i18 %grid_info_V_addr" [assessment/toplevel.cpp:287]   --->   Operation 449 'store' 'store_ln287' <Predicate = (!icmp_ln286)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_23 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 450 'br' 'br_ln0' <Predicate = (!icmp_ln286)> <Delay = 0.00>

State 24 <SV = 20> <Delay = 6.80>
ST_24 : Operation 451 [1/1] (1.66ns)   --->   "%icmp_ln94 = icmp_ugt  i9 %start_x_V, i9 %goal_x_V" [assessment/toplevel.cpp:94]   --->   Operation 451 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i9 %start_x_V" [assessment/toplevel.cpp:94]   --->   Operation 452 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i9 %goal_x_V" [assessment/toplevel.cpp:94]   --->   Operation 453 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 454 [1/1] (1.82ns)   --->   "%sub_ln94 = sub i10 %zext_ln94, i10 %zext_ln94_1" [assessment/toplevel.cpp:94]   --->   Operation 454 'sub' 'sub_ln94' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 455 [1/1] (1.82ns)   --->   "%sub_ln94_1 = sub i10 %zext_ln94_1, i10 %zext_ln94" [assessment/toplevel.cpp:94]   --->   Operation 455 'sub' 'sub_ln94_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%select_ln94 = select i1 %icmp_ln94, i10 %sub_ln94, i10 %sub_ln94_1" [assessment/toplevel.cpp:94]   --->   Operation 456 'select' 'select_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%sext_ln94 = sext i10 %select_ln94" [assessment/toplevel.cpp:94]   --->   Operation 457 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 458 [1/1] (1.66ns)   --->   "%icmp_ln94_1 = icmp_ugt  i9 %start_y_V, i9 %goal_y_V" [assessment/toplevel.cpp:94]   --->   Operation 458 'icmp' 'icmp_ln94_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i9 %start_y_V" [assessment/toplevel.cpp:94]   --->   Operation 459 'zext' 'zext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln94_3 = zext i9 %goal_y_V" [assessment/toplevel.cpp:94]   --->   Operation 460 'zext' 'zext_ln94_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 461 [1/1] (1.82ns)   --->   "%sub_ln94_2 = sub i10 %zext_ln94_2, i10 %zext_ln94_3" [assessment/toplevel.cpp:94]   --->   Operation 461 'sub' 'sub_ln94_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 462 [1/1] (1.82ns)   --->   "%sub_ln94_3 = sub i10 %zext_ln94_3, i10 %zext_ln94_2" [assessment/toplevel.cpp:94]   --->   Operation 462 'sub' 'sub_ln94_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%select_ln94_1 = select i1 %icmp_ln94_1, i10 %sub_ln94_2, i10 %sub_ln94_3" [assessment/toplevel.cpp:94]   --->   Operation 463 'select' 'select_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%sext_ln300 = sext i10 %select_ln94_1"   --->   Operation 464 'sext' 'sext_ln300' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 465 [1/1] (1.73ns) (out node of the LUT)   --->   "%h_start_V = add i11 %sext_ln300, i11 %sext_ln94"   --->   Operation 465 'add' 'h_start_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 466 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %h_start_V, i11 0" [assessment/toplevel.cpp:240]   --->   Operation 466 'store' 'store_ln240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_24 : Operation 467 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 0, i11 0" [assessment/toplevel.cpp:240]   --->   Operation 467 'store' 'store_ln240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_24 : Operation 468 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %start_x_V, i9 0" [assessment/toplevel.cpp:240]   --->   Operation 468 'store' 'store_ln240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_24 : Operation 469 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %start_y_V, i9 0" [assessment/toplevel.cpp:240]   --->   Operation 469 'store' 'store_ln240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_24 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %icmp_ln312, void %.lr.ph1033.preheader, void %.loopexit997.loopexit128" [assessment/toplevel.cpp:312]   --->   Operation 470 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 471 [1/1] (1.58ns)   --->   "%br_ln312 = br void %.lr.ph1033" [assessment/toplevel.cpp:312]   --->   Operation 471 'br' 'br_ln312' <Predicate = (!icmp_ln312)> <Delay = 1.58>
ST_24 : Operation 472 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit997"   --->   Operation 472 'br' 'br_ln0' <Predicate = (icmp_ln312)> <Delay = 1.58>

State 25 <SV = 21> <Delay = 4.93>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%open_set_size_0 = phi i16 %open_set_size_9, void %._crit_edge99, i16 1, void %.lr.ph1033.preheader" [assessment/toplevel.cpp:257]   --->   Operation 473 'phi' 'open_set_size_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 474 [1/1] (0.00ns)   --->   "%error_flag_1 = phi i32 %error_flag_9, void %._crit_edge99, i32 0, void %.lr.ph1033.preheader"   --->   Operation 474 'phi' 'error_flag_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 475 [1/1] (0.00ns)   --->   "%iteration = phi i18 %iteration_1, void %._crit_edge99, i18 0, void %.lr.ph1033.preheader"   --->   Operation 475 'phi' 'iteration' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 476 [1/1] (2.43ns)   --->   "%icmp_ln312_1 = icmp_ult  i18 %iteration, i18 %iteration_limit" [assessment/toplevel.cpp:312]   --->   Operation 476 'icmp' 'icmp_ln312_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 477 [1/1] (2.13ns)   --->   "%iteration_1 = add i18 %iteration, i18 1" [assessment/toplevel.cpp:312]   --->   Operation 477 'add' 'iteration_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %icmp_ln312_1, void %.loopexit997.loopexit, void %.split40" [assessment/toplevel.cpp:312]   --->   Operation 478 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "%specpipeline_ln311 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [assessment/toplevel.cpp:311]   --->   Operation 479 'specpipeline' 'specpipeline_ln311' <Predicate = (icmp_ln312_1)> <Delay = 0.00>
ST_25 : Operation 480 [1/1] (0.00ns)   --->   "%specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [assessment/toplevel.cpp:311]   --->   Operation 480 'specloopname' 'specloopname_ln311' <Predicate = (icmp_ln312_1)> <Delay = 0.00>
ST_25 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i16 %open_set_size_0" [assessment/toplevel.cpp:315]   --->   Operation 481 'trunc' 'trunc_ln315' <Predicate = (icmp_ln312_1)> <Delay = 0.00>
ST_25 : Operation 482 [1/1] (2.42ns)   --->   "%icmp_ln315 = icmp_eq  i16 %open_set_size_0, i16 0" [assessment/toplevel.cpp:315]   --->   Operation 482 'icmp' 'icmp_ln315' <Predicate = (icmp_ln312_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void, void %.loopexit997.loopexit" [assessment/toplevel.cpp:315]   --->   Operation 483 'br' 'br_ln315' <Predicate = (icmp_ln312_1)> <Delay = 0.00>
ST_25 : Operation 484 [2/2] (3.25ns)   --->   "%current_g_score_V = load i11 0" [assessment/toplevel.cpp:255]   --->   Operation 484 'load' 'current_g_score_V' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_25 : Operation 485 [2/2] (3.25ns)   --->   "%current_x_V_4 = load i9 0" [assessment/toplevel.cpp:255]   --->   Operation 485 'load' 'current_x_V_4' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_25 : Operation 486 [2/2] (3.25ns)   --->   "%current_y_V_4 = load i9 0" [assessment/toplevel.cpp:255]   --->   Operation 486 'load' 'current_y_V_4' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_25 : Operation 487 [1/1] (1.67ns)   --->   "%add_ln256 = add i13 %trunc_ln315, i13 8191" [assessment/toplevel.cpp:256]   --->   Operation 487 'add' 'add_ln256' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i13 %add_ln256" [assessment/toplevel.cpp:256]   --->   Operation 488 'zext' 'zext_ln256' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 0.00>
ST_25 : Operation 489 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln256" [assessment/toplevel.cpp:256]   --->   Operation 489 'getelementptr' 'open_set_heap_f_score_V_addr' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 0.00>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln256" [assessment/toplevel.cpp:256]   --->   Operation 490 'getelementptr' 'open_set_heap_g_score_V_addr' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 0.00>
ST_25 : Operation 491 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln256" [assessment/toplevel.cpp:256]   --->   Operation 491 'getelementptr' 'open_set_heap_x_V_addr' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 0.00>
ST_25 : Operation 492 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln256" [assessment/toplevel.cpp:256]   --->   Operation 492 'getelementptr' 'open_set_heap_y_V_addr' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 0.00>
ST_25 : Operation 493 [2/2] (3.25ns)   --->   "%node_f_score_V = load i13 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:256]   --->   Operation 493 'load' 'node_f_score_V' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_25 : Operation 494 [2/2] (3.25ns)   --->   "%node_g_score_V = load i13 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:256]   --->   Operation 494 'load' 'node_g_score_V' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_25 : Operation 495 [2/2] (3.25ns)   --->   "%node_x_V = load i13 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:256]   --->   Operation 495 'load' 'node_x_V' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_25 : Operation 496 [2/2] (3.25ns)   --->   "%node_y_V = load i13 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:256]   --->   Operation 496 'load' 'node_y_V' <Predicate = (icmp_ln312_1 & !icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_25 : Operation 497 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit997"   --->   Operation 497 'br' 'br_ln0' <Predicate = (icmp_ln315) | (!icmp_ln312_1)> <Delay = 1.58>

State 26 <SV = 22> <Delay = 6.71>
ST_26 : Operation 498 [1/2] (3.25ns)   --->   "%current_g_score_V = load i11 0" [assessment/toplevel.cpp:255]   --->   Operation 498 'load' 'current_g_score_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_26 : Operation 499 [1/2] (3.25ns)   --->   "%current_x_V_4 = load i9 0" [assessment/toplevel.cpp:255]   --->   Operation 499 'load' 'current_x_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_26 : Operation 500 [1/2] (3.25ns)   --->   "%current_y_V_4 = load i9 0" [assessment/toplevel.cpp:255]   --->   Operation 500 'load' 'current_y_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_26 : Operation 501 [1/2] (3.25ns)   --->   "%node_f_score_V = load i13 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:256]   --->   Operation 501 'load' 'node_f_score_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_26 : Operation 502 [1/2] (3.25ns)   --->   "%node_g_score_V = load i13 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:256]   --->   Operation 502 'load' 'node_g_score_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_26 : Operation 503 [1/2] (3.25ns)   --->   "%node_x_V = load i13 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:256]   --->   Operation 503 'load' 'node_x_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_26 : Operation 504 [1/2] (3.25ns)   --->   "%node_y_V = load i13 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:256]   --->   Operation 504 'load' 'node_y_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_26 : Operation 505 [1/1] (3.25ns)   --->   "%store_ln256 = store i11 %node_f_score_V, i11 0" [assessment/toplevel.cpp:256]   --->   Operation 505 'store' 'store_ln256' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_26 : Operation 506 [1/1] (3.25ns)   --->   "%store_ln256 = store i11 %node_g_score_V, i11 0" [assessment/toplevel.cpp:256]   --->   Operation 506 'store' 'store_ln256' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_26 : Operation 507 [1/1] (3.25ns)   --->   "%store_ln256 = store i9 %node_x_V, i9 0" [assessment/toplevel.cpp:256]   --->   Operation 507 'store' 'store_ln256' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_26 : Operation 508 [1/1] (3.25ns)   --->   "%store_ln256 = store i9 %node_y_V, i9 0" [assessment/toplevel.cpp:256]   --->   Operation 508 'store' 'store_ln256' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_26 : Operation 509 [1/1] (2.07ns)   --->   "%add_ln257 = add i16 %open_set_size_0, i16 65535" [assessment/toplevel.cpp:257]   --->   Operation 509 'add' 'add_ln257' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %add_ln257, i32 1, i32 15" [assessment/toplevel.cpp:261]   --->   Operation 510 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 511 [1/1] (2.31ns)   --->   "%icmp_ln261 = icmp_eq  i15 %tmp_1, i15 0" [assessment/toplevel.cpp:261]   --->   Operation 511 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %icmp_ln261, void %.split21.0, void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:261]   --->   Operation 512 'br' 'br_ln261' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 513 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:122]   --->   Operation 513 'store' 'store_ln122' <Predicate = (!icmp_ln261)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_26 : Operation 514 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:123]   --->   Operation 514 'store' 'store_ln123' <Predicate = (!icmp_ln261)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_26 : Operation 515 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:124]   --->   Operation 515 'store' 'store_ln124' <Predicate = (!icmp_ln261)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_26 : Operation 516 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:125]   --->   Operation 516 'store' 'store_ln125' <Predicate = (!icmp_ln261)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_26 : Operation 517 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr" [assessment/toplevel.cpp:126]   --->   Operation 517 'store' 'store_ln126' <Predicate = (!icmp_ln261)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_26 : Operation 518 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:122]   --->   Operation 518 'store' 'store_ln122' <Predicate = (!icmp_ln261)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_26 : Operation 519 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:123]   --->   Operation 519 'store' 'store_ln123' <Predicate = (!icmp_ln261)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_26 : Operation 520 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:124]   --->   Operation 520 'store' 'store_ln124' <Predicate = (!icmp_ln261)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_26 : Operation 521 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:125]   --->   Operation 521 'store' 'store_ln125' <Predicate = (!icmp_ln261)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_26 : Operation 522 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_1" [assessment/toplevel.cpp:126]   --->   Operation 522 'store' 'store_ln126' <Predicate = (!icmp_ln261)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 27 <SV = 23> <Delay = 2.32>
ST_27 : Operation 523 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_16" [assessment/toplevel.cpp:122]   --->   Operation 523 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_27 : Operation 524 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_16" [assessment/toplevel.cpp:123]   --->   Operation 524 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_27 : Operation 525 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_16" [assessment/toplevel.cpp:124]   --->   Operation 525 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_27 : Operation 526 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_16" [assessment/toplevel.cpp:125]   --->   Operation 526 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_27 : Operation 527 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_16" [assessment/toplevel.cpp:126]   --->   Operation 527 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_27 : Operation 528 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_3" [assessment/toplevel.cpp:122]   --->   Operation 528 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_27 : Operation 529 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_3" [assessment/toplevel.cpp:123]   --->   Operation 529 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_27 : Operation 530 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_3" [assessment/toplevel.cpp:124]   --->   Operation 530 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_27 : Operation 531 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_3" [assessment/toplevel.cpp:125]   --->   Operation 531 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_27 : Operation 532 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_3" [assessment/toplevel.cpp:126]   --->   Operation 532 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 28 <SV = 24> <Delay = 2.32>
ST_28 : Operation 533 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:122]   --->   Operation 533 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_28 : Operation 534 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:123]   --->   Operation 534 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_28 : Operation 535 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:124]   --->   Operation 535 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_28 : Operation 536 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:125]   --->   Operation 536 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_28 : Operation 537 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_4" [assessment/toplevel.cpp:126]   --->   Operation 537 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_28 : Operation 538 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:122]   --->   Operation 538 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_28 : Operation 539 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:123]   --->   Operation 539 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_28 : Operation 540 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:124]   --->   Operation 540 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_28 : Operation 541 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:125]   --->   Operation 541 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_28 : Operation 542 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_5" [assessment/toplevel.cpp:126]   --->   Operation 542 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 29 <SV = 25> <Delay = 2.32>
ST_29 : Operation 543 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:122]   --->   Operation 543 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_29 : Operation 544 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:123]   --->   Operation 544 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_29 : Operation 545 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:124]   --->   Operation 545 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_29 : Operation 546 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:125]   --->   Operation 546 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_29 : Operation 547 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_6" [assessment/toplevel.cpp:126]   --->   Operation 547 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_29 : Operation 548 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:122]   --->   Operation 548 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_29 : Operation 549 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:123]   --->   Operation 549 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_29 : Operation 550 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:124]   --->   Operation 550 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_29 : Operation 551 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:125]   --->   Operation 551 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_29 : Operation 552 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_7" [assessment/toplevel.cpp:126]   --->   Operation 552 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 30 <SV = 26> <Delay = 2.32>
ST_30 : Operation 553 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:122]   --->   Operation 553 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_30 : Operation 554 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:123]   --->   Operation 554 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_30 : Operation 555 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:124]   --->   Operation 555 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 556 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:125]   --->   Operation 556 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 557 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_8" [assessment/toplevel.cpp:126]   --->   Operation 557 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_30 : Operation 558 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:122]   --->   Operation 558 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_30 : Operation 559 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:123]   --->   Operation 559 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_30 : Operation 560 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:124]   --->   Operation 560 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 561 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:125]   --->   Operation 561 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 562 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_9" [assessment/toplevel.cpp:126]   --->   Operation 562 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 31 <SV = 27> <Delay = 3.25>
ST_31 : Operation 563 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:122]   --->   Operation 563 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_31 : Operation 564 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:123]   --->   Operation 564 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_31 : Operation 565 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:124]   --->   Operation 565 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_31 : Operation 566 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:125]   --->   Operation 566 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_31 : Operation 567 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_10" [assessment/toplevel.cpp:126]   --->   Operation 567 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_31 : Operation 568 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:122]   --->   Operation 568 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_31 : Operation 569 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:123]   --->   Operation 569 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_31 : Operation 570 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:124]   --->   Operation 570 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_31 : Operation 571 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:125]   --->   Operation 571 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_31 : Operation 572 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_11" [assessment/toplevel.cpp:126]   --->   Operation 572 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_31 : Operation 573 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load = load i11 1" [assessment/toplevel.cpp:139]   --->   Operation 573 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_31 : Operation 574 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:140]   --->   Operation 574 'load' 'open_set_heap_f_score_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 32 <SV = 28> <Delay = 3.25>
ST_32 : Operation 575 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:122]   --->   Operation 575 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_32 : Operation 576 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:123]   --->   Operation 576 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_32 : Operation 577 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:124]   --->   Operation 577 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_32 : Operation 578 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:125]   --->   Operation 578 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_32 : Operation 579 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_12" [assessment/toplevel.cpp:126]   --->   Operation 579 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_32 : Operation 580 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:122]   --->   Operation 580 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_32 : Operation 581 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:123]   --->   Operation 581 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_32 : Operation 582 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:124]   --->   Operation 582 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_32 : Operation 583 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:125]   --->   Operation 583 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_32 : Operation 584 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_13" [assessment/toplevel.cpp:126]   --->   Operation 584 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_32 : Operation 585 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load = load i11 1" [assessment/toplevel.cpp:139]   --->   Operation 585 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_32 : Operation 586 [1/1] (2.42ns)   --->   "%icmp_ln140 = icmp_ugt  i16 %add_ln257, i16 2" [assessment/toplevel.cpp:140]   --->   Operation 586 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 587 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:140]   --->   Operation 587 'load' 'open_set_heap_f_score_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 33 <SV = 29> <Delay = 6.30>
ST_33 : Operation 588 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:122]   --->   Operation 588 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_33 : Operation 589 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:123]   --->   Operation 589 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_33 : Operation 590 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:124]   --->   Operation 590 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_33 : Operation 591 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:125]   --->   Operation 591 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_33 : Operation 592 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_14" [assessment/toplevel.cpp:126]   --->   Operation 592 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_33 : Operation 593 [1/1] (2.32ns)   --->   "%store_ln122 = store i11 0, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:122]   --->   Operation 593 'store' 'store_ln122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_33 : Operation 594 [1/1] (2.32ns)   --->   "%store_ln123 = store i11 0, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:123]   --->   Operation 594 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_33 : Operation 595 [1/1] (2.32ns)   --->   "%store_ln124 = store i9 0, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:124]   --->   Operation 595 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_33 : Operation 596 [1/1] (2.32ns)   --->   "%store_ln125 = store i9 0, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:125]   --->   Operation 596 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_33 : Operation 597 [1/1] (2.32ns)   --->   "%store_ln126 = store i13 0, i4 %moves_target_addr_15" [assessment/toplevel.cpp:126]   --->   Operation 597 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_33 : Operation 598 [1/1] (0.69ns)   --->   "%select_ln140 = select i1 %icmp_ln140, i11 %open_set_heap_f_score_V_load_1, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 598 'select' 'select_ln140' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 599 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_ult  i11 %node_f_score_V, i11 %open_set_heap_f_score_V_load"   --->   Operation 599 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 600 [1/1] (1.88ns)   --->   "%icmp_ln878_1 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140"   --->   Operation 600 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 601 [1/1] (0.97ns)   --->   "%and_ln143 = and i1 %icmp_ln878, i1 %icmp_ln878_1" [assessment/toplevel.cpp:143]   --->   Operation 601 'and' 'and_ln143' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 602 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 602 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_33 : Operation 603 [1/1] (1.88ns)   --->   "%icmp_ln878_2 = icmp_ult  i11 %open_set_heap_f_score_V_load, i11 %select_ln140"   --->   Operation 603 'icmp' 'icmp_ln878_2' <Predicate = (!and_ln143)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_2, void, void" [assessment/toplevel.cpp:148]   --->   Operation 604 'br' 'br_ln148' <Predicate = (!and_ln143)> <Delay = 0.00>
ST_33 : Operation 605 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:108]   --->   Operation 605 'load' 'open_set_heap_g_score_V_load_1' <Predicate = (!and_ln143 & !icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_33 : Operation 606 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_1 = load i9 2" [assessment/toplevel.cpp:109]   --->   Operation 606 'load' 'open_set_heap_x_V_load_1' <Predicate = (!and_ln143 & !icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_33 : Operation 607 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_1 = load i9 2" [assessment/toplevel.cpp:110]   --->   Operation 607 'load' 'open_set_heap_y_V_load_1' <Predicate = (!and_ln143 & !icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_33 : Operation 608 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load = load i11 1" [assessment/toplevel.cpp:108]   --->   Operation 608 'load' 'open_set_heap_g_score_V_load' <Predicate = (!and_ln143 & icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_33 : Operation 609 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load = load i9 1" [assessment/toplevel.cpp:109]   --->   Operation 609 'load' 'open_set_heap_x_V_load' <Predicate = (!and_ln143 & icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_33 : Operation 610 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load = load i9 1" [assessment/toplevel.cpp:110]   --->   Operation 610 'load' 'open_set_heap_y_V_load' <Predicate = (!and_ln143 & icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 34 <SV = 30> <Delay = 5.57>
ST_34 : Operation 611 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_1, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:107]   --->   Operation 611 'store' 'store_ln107' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_34 : Operation 612 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:108]   --->   Operation 612 'load' 'open_set_heap_g_score_V_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_34 : Operation 613 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_1, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:108]   --->   Operation 613 'store' 'store_ln108' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_34 : Operation 614 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_1 = load i9 2" [assessment/toplevel.cpp:109]   --->   Operation 614 'load' 'open_set_heap_x_V_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_34 : Operation 615 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_1, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:109]   --->   Operation 615 'store' 'store_ln109' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_34 : Operation 616 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_1 = load i9 2" [assessment/toplevel.cpp:110]   --->   Operation 616 'load' 'open_set_heap_y_V_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_34 : Operation 617 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.1_ifconv"   --->   Operation 617 'br' 'br_ln0' <Predicate = (!icmp_ln878_2)> <Delay = 1.58>
ST_34 : Operation 618 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:107]   --->   Operation 618 'store' 'store_ln107' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_34 : Operation 619 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load = load i11 1" [assessment/toplevel.cpp:108]   --->   Operation 619 'load' 'open_set_heap_g_score_V_load' <Predicate = (icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_34 : Operation 620 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:108]   --->   Operation 620 'store' 'store_ln108' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_34 : Operation 621 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load = load i9 1" [assessment/toplevel.cpp:109]   --->   Operation 621 'load' 'open_set_heap_x_V_load' <Predicate = (icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_34 : Operation 622 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:109]   --->   Operation 622 'store' 'store_ln109' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_34 : Operation 623 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load = load i9 1" [assessment/toplevel.cpp:110]   --->   Operation 623 'load' 'open_set_heap_y_V_load' <Predicate = (icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_34 : Operation 624 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.1_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 624 'br' 'br_ln154' <Predicate = (icmp_ln878_2)> <Delay = 1.58>
ST_34 : Operation 625 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 0, i4 %moves_target_addr" [assessment/toplevel.cpp:151]   --->   Operation 625 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 35 <SV = 31> <Delay = 4.90>
ST_35 : Operation 626 [1/1] (0.00ns)   --->   "%storemerge11_0 = phi i9 %open_set_heap_y_V_load, void, i9 %open_set_heap_y_V_load_1, void" [assessment/toplevel.cpp:110]   --->   Operation 626 'phi' 'storemerge11_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 627 [1/1] (0.00ns)   --->   "%current_3_0 = phi i2 1, void, i2 2, void"   --->   Operation 627 'phi' 'current_3_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 628 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:110]   --->   Operation 628 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_35 : Operation 629 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %current_3_0, i1 0" [assessment/toplevel.cpp:134]   --->   Operation 629 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 630 [1/1] (0.00ns)   --->   "%or_ln134 = or i3 %shl_ln, i3 1" [assessment/toplevel.cpp:134]   --->   Operation 630 'or' 'or_ln134' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 631 [1/1] (1.65ns)   --->   "%add_ln135 = add i3 %shl_ln, i3 2" [assessment/toplevel.cpp:135]   --->   Operation 631 'add' 'add_ln135' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i3 %or_ln134" [assessment/toplevel.cpp:139]   --->   Operation 632 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 633 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_1 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139" [assessment/toplevel.cpp:139]   --->   Operation 633 'getelementptr' 'open_set_heap_f_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 634 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_7 = load i13 %open_set_heap_f_score_V_addr_1" [assessment/toplevel.cpp:139]   --->   Operation 634 'load' 'open_set_heap_f_score_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_35 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i3 %add_ln135" [assessment/toplevel.cpp:140]   --->   Operation 635 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 636 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_2 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140" [assessment/toplevel.cpp:140]   --->   Operation 636 'getelementptr' 'open_set_heap_f_score_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 637 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_8 = load i13 %open_set_heap_f_score_V_addr_2" [assessment/toplevel.cpp:140]   --->   Operation 637 'load' 'open_set_heap_f_score_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 36 <SV = 32> <Delay = 3.25>
ST_36 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i3 %or_ln134" [assessment/toplevel.cpp:135]   --->   Operation 638 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln139_15 = zext i3 %add_ln135" [assessment/toplevel.cpp:139]   --->   Operation 639 'zext' 'zext_ln139_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 640 [1/1] (2.42ns)   --->   "%icmp_ln139 = icmp_ult  i16 %zext_ln135, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 640 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 641 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_7 = load i13 %open_set_heap_f_score_V_addr_1" [assessment/toplevel.cpp:139]   --->   Operation 641 'load' 'open_set_heap_f_score_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_36 : Operation 642 [1/1] (2.42ns)   --->   "%icmp_ln140_1 = icmp_ult  i16 %zext_ln139_15, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 642 'icmp' 'icmp_ln140_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 643 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_8 = load i13 %open_set_heap_f_score_V_addr_2" [assessment/toplevel.cpp:140]   --->   Operation 643 'load' 'open_set_heap_f_score_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 37 <SV = 33> <Delay = 6.30>
ST_37 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i2 %current_3_0" [assessment/toplevel.cpp:110]   --->   Operation 644 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 645 [1/1] (0.69ns)   --->   "%select_ln139 = select i1 %icmp_ln139, i11 %open_set_heap_f_score_V_load_7, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 645 'select' 'select_ln139' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 646 [1/1] (0.69ns)   --->   "%select_ln140_1 = select i1 %icmp_ln140_1, i11 %open_set_heap_f_score_V_load_8, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 646 'select' 'select_ln140_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 647 [1/1] (1.88ns)   --->   "%icmp_ln878_16 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139"   --->   Operation 647 'icmp' 'icmp_ln878_16' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 648 [1/1] (1.88ns)   --->   "%icmp_ln878_17 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_1"   --->   Operation 648 'icmp' 'icmp_ln878_17' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 649 [1/1] (0.97ns)   --->   "%and_ln143_1 = and i1 %icmp_ln878_16, i1 %icmp_ln878_17" [assessment/toplevel.cpp:143]   --->   Operation 649 'and' 'and_ln143_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 650 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_1, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 650 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_37 : Operation 651 [1/1] (1.88ns)   --->   "%icmp_ln878_18 = icmp_ult  i11 %select_ln139, i11 %select_ln140_1"   --->   Operation 651 'icmp' 'icmp_ln878_18' <Predicate = (!and_ln143_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_18, void, void" [assessment/toplevel.cpp:148]   --->   Operation 652 'br' 'br_ln148' <Predicate = (!and_ln143_1)> <Delay = 0.00>
ST_37 : Operation 653 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_8, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:107]   --->   Operation 653 'store' 'store_ln107' <Predicate = (!and_ln143_1 & !icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_37 : Operation 654 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_2 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140" [assessment/toplevel.cpp:108]   --->   Operation 654 'getelementptr' 'open_set_heap_g_score_V_addr_2' <Predicate = (!and_ln143_1 & !icmp_ln878_18)> <Delay = 0.00>
ST_37 : Operation 655 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_17 = load i13 %open_set_heap_g_score_V_addr_2" [assessment/toplevel.cpp:108]   --->   Operation 655 'load' 'open_set_heap_g_score_V_load_17' <Predicate = (!and_ln143_1 & !icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_37 : Operation 656 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_2 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140" [assessment/toplevel.cpp:109]   --->   Operation 656 'getelementptr' 'open_set_heap_x_V_addr_2' <Predicate = (!and_ln143_1 & !icmp_ln878_18)> <Delay = 0.00>
ST_37 : Operation 657 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_17 = load i13 %open_set_heap_x_V_addr_2" [assessment/toplevel.cpp:109]   --->   Operation 657 'load' 'open_set_heap_x_V_load_17' <Predicate = (!and_ln143_1 & !icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_37 : Operation 658 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_2 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140" [assessment/toplevel.cpp:110]   --->   Operation 658 'getelementptr' 'open_set_heap_y_V_addr_2' <Predicate = (!and_ln143_1 & !icmp_ln878_18)> <Delay = 0.00>
ST_37 : Operation 659 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_17 = load i13 %open_set_heap_y_V_addr_2" [assessment/toplevel.cpp:110]   --->   Operation 659 'load' 'open_set_heap_y_V_load_17' <Predicate = (!and_ln143_1 & !icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_37 : Operation 660 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_7, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:107]   --->   Operation 660 'store' 'store_ln107' <Predicate = (!and_ln143_1 & icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_37 : Operation 661 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_1 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139" [assessment/toplevel.cpp:108]   --->   Operation 661 'getelementptr' 'open_set_heap_g_score_V_addr_1' <Predicate = (!and_ln143_1 & icmp_ln878_18)> <Delay = 0.00>
ST_37 : Operation 662 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_16 = load i13 %open_set_heap_g_score_V_addr_1" [assessment/toplevel.cpp:108]   --->   Operation 662 'load' 'open_set_heap_g_score_V_load_16' <Predicate = (!and_ln143_1 & icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_37 : Operation 663 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_1 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139" [assessment/toplevel.cpp:109]   --->   Operation 663 'getelementptr' 'open_set_heap_x_V_addr_1' <Predicate = (!and_ln143_1 & icmp_ln878_18)> <Delay = 0.00>
ST_37 : Operation 664 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_16 = load i13 %open_set_heap_x_V_addr_1" [assessment/toplevel.cpp:109]   --->   Operation 664 'load' 'open_set_heap_x_V_load_16' <Predicate = (!and_ln143_1 & icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_37 : Operation 665 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_1 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139" [assessment/toplevel.cpp:110]   --->   Operation 665 'getelementptr' 'open_set_heap_y_V_addr_1' <Predicate = (!and_ln143_1 & icmp_ln878_18)> <Delay = 0.00>
ST_37 : Operation 666 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_16 = load i13 %open_set_heap_y_V_addr_1" [assessment/toplevel.cpp:110]   --->   Operation 666 'load' 'open_set_heap_y_V_load_16' <Predicate = (!and_ln143_1 & icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 38 <SV = 34> <Delay = 5.57>
ST_38 : Operation 667 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_17 = load i13 %open_set_heap_g_score_V_addr_2" [assessment/toplevel.cpp:108]   --->   Operation 667 'load' 'open_set_heap_g_score_V_load_17' <Predicate = (!icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_38 : Operation 668 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_17, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:108]   --->   Operation 668 'store' 'store_ln108' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_38 : Operation 669 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_17 = load i13 %open_set_heap_x_V_addr_2" [assessment/toplevel.cpp:109]   --->   Operation 669 'load' 'open_set_heap_x_V_load_17' <Predicate = (!icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_38 : Operation 670 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_17, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:109]   --->   Operation 670 'store' 'store_ln109' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_38 : Operation 671 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_17 = load i13 %open_set_heap_y_V_addr_2" [assessment/toplevel.cpp:110]   --->   Operation 671 'load' 'open_set_heap_y_V_load_17' <Predicate = (!icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_38 : Operation 672 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.2_ifconv"   --->   Operation 672 'br' 'br_ln0' <Predicate = (!icmp_ln878_18)> <Delay = 1.58>
ST_38 : Operation 673 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_16 = load i13 %open_set_heap_g_score_V_addr_1" [assessment/toplevel.cpp:108]   --->   Operation 673 'load' 'open_set_heap_g_score_V_load_16' <Predicate = (icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_38 : Operation 674 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_16, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:108]   --->   Operation 674 'store' 'store_ln108' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_38 : Operation 675 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_16 = load i13 %open_set_heap_x_V_addr_1" [assessment/toplevel.cpp:109]   --->   Operation 675 'load' 'open_set_heap_x_V_load_16' <Predicate = (icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_38 : Operation 676 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_16, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:109]   --->   Operation 676 'store' 'store_ln109' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_38 : Operation 677 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_16 = load i13 %open_set_heap_y_V_addr_1" [assessment/toplevel.cpp:110]   --->   Operation 677 'load' 'open_set_heap_y_V_load_16' <Predicate = (icmp_ln878_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_38 : Operation 678 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.2_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 678 'br' 'br_ln154' <Predicate = (icmp_ln878_18)> <Delay = 1.58>
ST_38 : Operation 679 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %zext_ln110, i4 %moves_target_addr_1" [assessment/toplevel.cpp:151]   --->   Operation 679 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 39 <SV = 35> <Delay = 4.98>
ST_39 : Operation 680 [1/1] (0.00ns)   --->   "%storemerge11_1 = phi i9 %open_set_heap_y_V_load_16, void, i9 %open_set_heap_y_V_load_17, void" [assessment/toplevel.cpp:110]   --->   Operation 680 'phi' 'storemerge11_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 681 [1/1] (0.00ns)   --->   "%current_3_1 = phi i3 %or_ln134, void, i3 %add_ln135, void" [assessment/toplevel.cpp:134]   --->   Operation 681 'phi' 'current_3_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 682 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_1, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:110]   --->   Operation 682 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_39 : Operation 683 [1/1] (0.00ns)   --->   "%shl_ln134_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %current_3_1, i1 0" [assessment/toplevel.cpp:134]   --->   Operation 683 'bitconcatenate' 'shl_ln134_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i4 %shl_ln134_1" [assessment/toplevel.cpp:134]   --->   Operation 684 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 685 [1/1] (0.00ns)   --->   "%or_ln134_1 = or i4 %shl_ln134_1, i4 1" [assessment/toplevel.cpp:134]   --->   Operation 685 'or' 'or_ln134_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 686 [1/1] (1.73ns)   --->   "%add_ln135_1 = add i5 %zext_ln134, i5 2" [assessment/toplevel.cpp:135]   --->   Operation 686 'add' 'add_ln135_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i4 %or_ln134_1" [assessment/toplevel.cpp:139]   --->   Operation 687 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 688 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_3 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_1" [assessment/toplevel.cpp:139]   --->   Operation 688 'getelementptr' 'open_set_heap_f_score_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 689 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_9 = load i13 %open_set_heap_f_score_V_addr_3" [assessment/toplevel.cpp:139]   --->   Operation 689 'load' 'open_set_heap_f_score_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_39 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i5 %add_ln135_1" [assessment/toplevel.cpp:140]   --->   Operation 690 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 691 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_4 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_1" [assessment/toplevel.cpp:140]   --->   Operation 691 'getelementptr' 'open_set_heap_f_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 692 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_10 = load i13 %open_set_heap_f_score_V_addr_4" [assessment/toplevel.cpp:140]   --->   Operation 692 'load' 'open_set_heap_f_score_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 40 <SV = 36> <Delay = 3.25>
ST_40 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i4 %or_ln134_1" [assessment/toplevel.cpp:135]   --->   Operation 693 'zext' 'zext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln139_16 = zext i5 %add_ln135_1" [assessment/toplevel.cpp:139]   --->   Operation 694 'zext' 'zext_ln139_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 695 [1/1] (2.42ns)   --->   "%icmp_ln139_1 = icmp_ult  i16 %zext_ln135_1, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 695 'icmp' 'icmp_ln139_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 696 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_9 = load i13 %open_set_heap_f_score_V_addr_3" [assessment/toplevel.cpp:139]   --->   Operation 696 'load' 'open_set_heap_f_score_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_40 : Operation 697 [1/1] (2.42ns)   --->   "%icmp_ln140_2 = icmp_ult  i16 %zext_ln139_16, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 697 'icmp' 'icmp_ln140_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 698 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_10 = load i13 %open_set_heap_f_score_V_addr_4" [assessment/toplevel.cpp:140]   --->   Operation 698 'load' 'open_set_heap_f_score_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 41 <SV = 37> <Delay = 6.30>
ST_41 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i3 %current_3_1" [assessment/toplevel.cpp:110]   --->   Operation 699 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i4 %or_ln134_1" [assessment/toplevel.cpp:135]   --->   Operation 700 'zext' 'zext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 701 [1/1] (0.69ns)   --->   "%select_ln139_1 = select i1 %icmp_ln139_1, i11 %open_set_heap_f_score_V_load_9, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 701 'select' 'select_ln139_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 702 [1/1] (0.69ns)   --->   "%select_ln140_2 = select i1 %icmp_ln140_2, i11 %open_set_heap_f_score_V_load_10, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 702 'select' 'select_ln140_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 703 [1/1] (1.88ns)   --->   "%icmp_ln878_19 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_1"   --->   Operation 703 'icmp' 'icmp_ln878_19' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 704 [1/1] (1.88ns)   --->   "%icmp_ln878_20 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_2"   --->   Operation 704 'icmp' 'icmp_ln878_20' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 705 [1/1] (0.97ns)   --->   "%and_ln143_2 = and i1 %icmp_ln878_19, i1 %icmp_ln878_20" [assessment/toplevel.cpp:143]   --->   Operation 705 'and' 'and_ln143_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 706 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_2, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 706 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_41 : Operation 707 [1/1] (1.88ns)   --->   "%icmp_ln878_21 = icmp_ult  i11 %select_ln139_1, i11 %select_ln140_2"   --->   Operation 707 'icmp' 'icmp_ln878_21' <Predicate = (!and_ln143_2)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 708 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_21, void, void" [assessment/toplevel.cpp:148]   --->   Operation 708 'br' 'br_ln148' <Predicate = (!and_ln143_2)> <Delay = 0.00>
ST_41 : Operation 709 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_10, i4 %moves_node_f_score_V_addr_16" [assessment/toplevel.cpp:107]   --->   Operation 709 'store' 'store_ln107' <Predicate = (!and_ln143_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 710 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_18 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_1" [assessment/toplevel.cpp:108]   --->   Operation 710 'getelementptr' 'open_set_heap_g_score_V_addr_18' <Predicate = (!and_ln143_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_41 : Operation 711 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_18 = load i13 %open_set_heap_g_score_V_addr_18" [assessment/toplevel.cpp:108]   --->   Operation 711 'load' 'open_set_heap_g_score_V_load_18' <Predicate = (!and_ln143_2 & !icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_41 : Operation 712 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_18 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_1" [assessment/toplevel.cpp:109]   --->   Operation 712 'getelementptr' 'open_set_heap_x_V_addr_18' <Predicate = (!and_ln143_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_41 : Operation 713 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_19 = load i13 %open_set_heap_x_V_addr_18" [assessment/toplevel.cpp:109]   --->   Operation 713 'load' 'open_set_heap_x_V_load_19' <Predicate = (!and_ln143_2 & !icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_41 : Operation 714 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_18 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_1" [assessment/toplevel.cpp:110]   --->   Operation 714 'getelementptr' 'open_set_heap_y_V_addr_18' <Predicate = (!and_ln143_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_41 : Operation 715 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_19 = load i13 %open_set_heap_y_V_addr_18" [assessment/toplevel.cpp:110]   --->   Operation 715 'load' 'open_set_heap_y_V_load_19' <Predicate = (!and_ln143_2 & !icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_41 : Operation 716 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_9, i4 %moves_node_f_score_V_addr_16" [assessment/toplevel.cpp:107]   --->   Operation 716 'store' 'store_ln107' <Predicate = (!and_ln143_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 717 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_17 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_1" [assessment/toplevel.cpp:108]   --->   Operation 717 'getelementptr' 'open_set_heap_g_score_V_addr_17' <Predicate = (!and_ln143_2 & icmp_ln878_21)> <Delay = 0.00>
ST_41 : Operation 718 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_2 = load i13 %open_set_heap_g_score_V_addr_17" [assessment/toplevel.cpp:108]   --->   Operation 718 'load' 'open_set_heap_g_score_V_load_2' <Predicate = (!and_ln143_2 & icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_41 : Operation 719 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_17 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_1" [assessment/toplevel.cpp:109]   --->   Operation 719 'getelementptr' 'open_set_heap_x_V_addr_17' <Predicate = (!and_ln143_2 & icmp_ln878_21)> <Delay = 0.00>
ST_41 : Operation 720 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_18 = load i13 %open_set_heap_x_V_addr_17" [assessment/toplevel.cpp:109]   --->   Operation 720 'load' 'open_set_heap_x_V_load_18' <Predicate = (!and_ln143_2 & icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_41 : Operation 721 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_17 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_1" [assessment/toplevel.cpp:110]   --->   Operation 721 'getelementptr' 'open_set_heap_y_V_addr_17' <Predicate = (!and_ln143_2 & icmp_ln878_21)> <Delay = 0.00>
ST_41 : Operation 722 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_18 = load i13 %open_set_heap_y_V_addr_17" [assessment/toplevel.cpp:110]   --->   Operation 722 'load' 'open_set_heap_y_V_load_18' <Predicate = (!and_ln143_2 & icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 42 <SV = 38> <Delay = 5.57>
ST_42 : Operation 723 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_18 = load i13 %open_set_heap_g_score_V_addr_18" [assessment/toplevel.cpp:108]   --->   Operation 723 'load' 'open_set_heap_g_score_V_load_18' <Predicate = (!icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_42 : Operation 724 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_18, i4 %moves_node_g_score_V_addr_16" [assessment/toplevel.cpp:108]   --->   Operation 724 'store' 'store_ln108' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_42 : Operation 725 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_19 = load i13 %open_set_heap_x_V_addr_18" [assessment/toplevel.cpp:109]   --->   Operation 725 'load' 'open_set_heap_x_V_load_19' <Predicate = (!icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_42 : Operation 726 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_19, i4 %moves_node_x_V_addr_16" [assessment/toplevel.cpp:109]   --->   Operation 726 'store' 'store_ln109' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_42 : Operation 727 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_19 = load i13 %open_set_heap_y_V_addr_18" [assessment/toplevel.cpp:110]   --->   Operation 727 'load' 'open_set_heap_y_V_load_19' <Predicate = (!icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_42 : Operation 728 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.3_ifconv"   --->   Operation 728 'br' 'br_ln0' <Predicate = (!icmp_ln878_21)> <Delay = 1.58>
ST_42 : Operation 729 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_2 = load i13 %open_set_heap_g_score_V_addr_17" [assessment/toplevel.cpp:108]   --->   Operation 729 'load' 'open_set_heap_g_score_V_load_2' <Predicate = (icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_42 : Operation 730 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_2, i4 %moves_node_g_score_V_addr_16" [assessment/toplevel.cpp:108]   --->   Operation 730 'store' 'store_ln108' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_42 : Operation 731 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_18 = load i13 %open_set_heap_x_V_addr_17" [assessment/toplevel.cpp:109]   --->   Operation 731 'load' 'open_set_heap_x_V_load_18' <Predicate = (icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_42 : Operation 732 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_18, i4 %moves_node_x_V_addr_16" [assessment/toplevel.cpp:109]   --->   Operation 732 'store' 'store_ln109' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_42 : Operation 733 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_18 = load i13 %open_set_heap_y_V_addr_17" [assessment/toplevel.cpp:110]   --->   Operation 733 'load' 'open_set_heap_y_V_load_18' <Predicate = (icmp_ln878_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_42 : Operation 734 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.3_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 734 'br' 'br_ln154' <Predicate = (icmp_ln878_21)> <Delay = 1.58>
ST_42 : Operation 735 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %zext_ln110_1, i4 %moves_target_addr_16" [assessment/toplevel.cpp:151]   --->   Operation 735 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 43 <SV = 39> <Delay = 5.07>
ST_43 : Operation 736 [1/1] (0.00ns)   --->   "%storemerge11_2 = phi i9 %open_set_heap_y_V_load_18, void, i9 %open_set_heap_y_V_load_19, void" [assessment/toplevel.cpp:110]   --->   Operation 736 'phi' 'storemerge11_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 737 [1/1] (0.00ns)   --->   "%current_3_2 = phi i5 %zext_ln135_2, void, i5 %add_ln135_1, void" [assessment/toplevel.cpp:135]   --->   Operation 737 'phi' 'current_3_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 738 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_2, i4 %moves_node_y_V_addr_16" [assessment/toplevel.cpp:110]   --->   Operation 738 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_43 : Operation 739 [1/1] (0.00ns)   --->   "%shl_ln134_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %current_3_2, i1 0" [assessment/toplevel.cpp:134]   --->   Operation 739 'bitconcatenate' 'shl_ln134_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 740 [1/1] (0.00ns)   --->   "%or_ln134_2 = or i6 %shl_ln134_2, i6 1" [assessment/toplevel.cpp:134]   --->   Operation 740 'or' 'or_ln134_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 741 [1/1] (1.82ns)   --->   "%add_ln135_2 = add i6 %shl_ln134_2, i6 2" [assessment/toplevel.cpp:135]   --->   Operation 741 'add' 'add_ln135_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i6 %or_ln134_2" [assessment/toplevel.cpp:139]   --->   Operation 742 'zext' 'zext_ln139_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 743 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_19 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_2" [assessment/toplevel.cpp:139]   --->   Operation 743 'getelementptr' 'open_set_heap_f_score_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 744 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_11 = load i13 %open_set_heap_f_score_V_addr_19" [assessment/toplevel.cpp:139]   --->   Operation 744 'load' 'open_set_heap_f_score_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_43 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i6 %add_ln135_2" [assessment/toplevel.cpp:140]   --->   Operation 745 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 746 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_20 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_2" [assessment/toplevel.cpp:140]   --->   Operation 746 'getelementptr' 'open_set_heap_f_score_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 747 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_12 = load i13 %open_set_heap_f_score_V_addr_20" [assessment/toplevel.cpp:140]   --->   Operation 747 'load' 'open_set_heap_f_score_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 44 <SV = 40> <Delay = 3.25>
ST_44 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln135_3 = zext i6 %or_ln134_2" [assessment/toplevel.cpp:135]   --->   Operation 748 'zext' 'zext_ln135_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln139_17 = zext i6 %add_ln135_2" [assessment/toplevel.cpp:139]   --->   Operation 749 'zext' 'zext_ln139_17' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 750 [1/1] (2.42ns)   --->   "%icmp_ln139_2 = icmp_ult  i16 %zext_ln135_3, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 750 'icmp' 'icmp_ln139_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 751 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_11 = load i13 %open_set_heap_f_score_V_addr_19" [assessment/toplevel.cpp:139]   --->   Operation 751 'load' 'open_set_heap_f_score_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_44 : Operation 752 [1/1] (2.42ns)   --->   "%icmp_ln140_3 = icmp_ult  i16 %zext_ln139_17, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 752 'icmp' 'icmp_ln140_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 753 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_12 = load i13 %open_set_heap_f_score_V_addr_20" [assessment/toplevel.cpp:140]   --->   Operation 753 'load' 'open_set_heap_f_score_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 45 <SV = 41> <Delay = 6.30>
ST_45 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i5 %current_3_2" [assessment/toplevel.cpp:110]   --->   Operation 754 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 755 [1/1] (0.69ns)   --->   "%select_ln139_2 = select i1 %icmp_ln139_2, i11 %open_set_heap_f_score_V_load_11, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 755 'select' 'select_ln139_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 756 [1/1] (0.69ns)   --->   "%select_ln140_3 = select i1 %icmp_ln140_3, i11 %open_set_heap_f_score_V_load_12, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 756 'select' 'select_ln140_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 757 [1/1] (1.88ns)   --->   "%icmp_ln878_22 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_2"   --->   Operation 757 'icmp' 'icmp_ln878_22' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 758 [1/1] (1.88ns)   --->   "%icmp_ln878_23 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_3"   --->   Operation 758 'icmp' 'icmp_ln878_23' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 759 [1/1] (0.97ns)   --->   "%and_ln143_3 = and i1 %icmp_ln878_22, i1 %icmp_ln878_23" [assessment/toplevel.cpp:143]   --->   Operation 759 'and' 'and_ln143_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 760 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_3, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 760 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_45 : Operation 761 [1/1] (1.88ns)   --->   "%icmp_ln878_24 = icmp_ult  i11 %select_ln139_2, i11 %select_ln140_3"   --->   Operation 761 'icmp' 'icmp_ln878_24' <Predicate = (!and_ln143_3)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_24, void, void" [assessment/toplevel.cpp:148]   --->   Operation 762 'br' 'br_ln148' <Predicate = (!and_ln143_3)> <Delay = 0.00>
ST_45 : Operation 763 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_12, i4 %moves_node_f_score_V_addr_3" [assessment/toplevel.cpp:107]   --->   Operation 763 'store' 'store_ln107' <Predicate = (!and_ln143_3 & !icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 764 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_20 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_2" [assessment/toplevel.cpp:108]   --->   Operation 764 'getelementptr' 'open_set_heap_g_score_V_addr_20' <Predicate = (!and_ln143_3 & !icmp_ln878_24)> <Delay = 0.00>
ST_45 : Operation 765 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_19 = load i13 %open_set_heap_g_score_V_addr_20" [assessment/toplevel.cpp:108]   --->   Operation 765 'load' 'open_set_heap_g_score_V_load_19' <Predicate = (!and_ln143_3 & !icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_45 : Operation 766 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_20 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_2" [assessment/toplevel.cpp:109]   --->   Operation 766 'getelementptr' 'open_set_heap_x_V_addr_20' <Predicate = (!and_ln143_3 & !icmp_ln878_24)> <Delay = 0.00>
ST_45 : Operation 767 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_21 = load i13 %open_set_heap_x_V_addr_20" [assessment/toplevel.cpp:109]   --->   Operation 767 'load' 'open_set_heap_x_V_load_21' <Predicate = (!and_ln143_3 & !icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_45 : Operation 768 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_20 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_2" [assessment/toplevel.cpp:110]   --->   Operation 768 'getelementptr' 'open_set_heap_y_V_addr_20' <Predicate = (!and_ln143_3 & !icmp_ln878_24)> <Delay = 0.00>
ST_45 : Operation 769 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_21 = load i13 %open_set_heap_y_V_addr_20" [assessment/toplevel.cpp:110]   --->   Operation 769 'load' 'open_set_heap_y_V_load_21' <Predicate = (!and_ln143_3 & !icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_45 : Operation 770 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_11, i4 %moves_node_f_score_V_addr_3" [assessment/toplevel.cpp:107]   --->   Operation 770 'store' 'store_ln107' <Predicate = (!and_ln143_3 & icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 771 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_19 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_2" [assessment/toplevel.cpp:108]   --->   Operation 771 'getelementptr' 'open_set_heap_g_score_V_addr_19' <Predicate = (!and_ln143_3 & icmp_ln878_24)> <Delay = 0.00>
ST_45 : Operation 772 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_3 = load i13 %open_set_heap_g_score_V_addr_19" [assessment/toplevel.cpp:108]   --->   Operation 772 'load' 'open_set_heap_g_score_V_load_3' <Predicate = (!and_ln143_3 & icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_45 : Operation 773 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_19 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_2" [assessment/toplevel.cpp:109]   --->   Operation 773 'getelementptr' 'open_set_heap_x_V_addr_19' <Predicate = (!and_ln143_3 & icmp_ln878_24)> <Delay = 0.00>
ST_45 : Operation 774 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_20 = load i13 %open_set_heap_x_V_addr_19" [assessment/toplevel.cpp:109]   --->   Operation 774 'load' 'open_set_heap_x_V_load_20' <Predicate = (!and_ln143_3 & icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_45 : Operation 775 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_19 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_2" [assessment/toplevel.cpp:110]   --->   Operation 775 'getelementptr' 'open_set_heap_y_V_addr_19' <Predicate = (!and_ln143_3 & icmp_ln878_24)> <Delay = 0.00>
ST_45 : Operation 776 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_20 = load i13 %open_set_heap_y_V_addr_19" [assessment/toplevel.cpp:110]   --->   Operation 776 'load' 'open_set_heap_y_V_load_20' <Predicate = (!and_ln143_3 & icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 46 <SV = 42> <Delay = 5.57>
ST_46 : Operation 777 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_19 = load i13 %open_set_heap_g_score_V_addr_20" [assessment/toplevel.cpp:108]   --->   Operation 777 'load' 'open_set_heap_g_score_V_load_19' <Predicate = (!icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_46 : Operation 778 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_19, i4 %moves_node_g_score_V_addr_3" [assessment/toplevel.cpp:108]   --->   Operation 778 'store' 'store_ln108' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_46 : Operation 779 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_21 = load i13 %open_set_heap_x_V_addr_20" [assessment/toplevel.cpp:109]   --->   Operation 779 'load' 'open_set_heap_x_V_load_21' <Predicate = (!icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_46 : Operation 780 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_21, i4 %moves_node_x_V_addr_3" [assessment/toplevel.cpp:109]   --->   Operation 780 'store' 'store_ln109' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_46 : Operation 781 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_21 = load i13 %open_set_heap_y_V_addr_20" [assessment/toplevel.cpp:110]   --->   Operation 781 'load' 'open_set_heap_y_V_load_21' <Predicate = (!icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_46 : Operation 782 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.4_ifconv"   --->   Operation 782 'br' 'br_ln0' <Predicate = (!icmp_ln878_24)> <Delay = 1.58>
ST_46 : Operation 783 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_3 = load i13 %open_set_heap_g_score_V_addr_19" [assessment/toplevel.cpp:108]   --->   Operation 783 'load' 'open_set_heap_g_score_V_load_3' <Predicate = (icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_46 : Operation 784 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_3, i4 %moves_node_g_score_V_addr_3" [assessment/toplevel.cpp:108]   --->   Operation 784 'store' 'store_ln108' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_46 : Operation 785 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_20 = load i13 %open_set_heap_x_V_addr_19" [assessment/toplevel.cpp:109]   --->   Operation 785 'load' 'open_set_heap_x_V_load_20' <Predicate = (icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_46 : Operation 786 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_20, i4 %moves_node_x_V_addr_3" [assessment/toplevel.cpp:109]   --->   Operation 786 'store' 'store_ln109' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_46 : Operation 787 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_20 = load i13 %open_set_heap_y_V_addr_19" [assessment/toplevel.cpp:110]   --->   Operation 787 'load' 'open_set_heap_y_V_load_20' <Predicate = (icmp_ln878_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_46 : Operation 788 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.4_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 788 'br' 'br_ln154' <Predicate = (icmp_ln878_24)> <Delay = 1.58>
ST_46 : Operation 789 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %zext_ln110_2, i4 %moves_target_addr_3" [assessment/toplevel.cpp:151]   --->   Operation 789 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 47 <SV = 43> <Delay = 5.12>
ST_47 : Operation 790 [1/1] (0.00ns)   --->   "%storemerge11_3 = phi i9 %open_set_heap_y_V_load_20, void, i9 %open_set_heap_y_V_load_21, void" [assessment/toplevel.cpp:110]   --->   Operation 790 'phi' 'storemerge11_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 791 [1/1] (0.00ns)   --->   "%current_3_3 = phi i6 %or_ln134_2, void, i6 %add_ln135_2, void" [assessment/toplevel.cpp:134]   --->   Operation 791 'phi' 'current_3_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 792 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_3, i4 %moves_node_y_V_addr_3" [assessment/toplevel.cpp:110]   --->   Operation 792 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_47 : Operation 793 [1/1] (0.00ns)   --->   "%shl_ln134_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %current_3_3, i1 0" [assessment/toplevel.cpp:134]   --->   Operation 793 'bitconcatenate' 'shl_ln134_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i7 %shl_ln134_3" [assessment/toplevel.cpp:134]   --->   Operation 794 'zext' 'zext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 795 [1/1] (0.00ns)   --->   "%or_ln134_3 = or i7 %shl_ln134_3, i7 1" [assessment/toplevel.cpp:134]   --->   Operation 795 'or' 'or_ln134_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 796 [1/1] (1.87ns)   --->   "%add_ln135_3 = add i8 %zext_ln134_1, i8 2" [assessment/toplevel.cpp:135]   --->   Operation 796 'add' 'add_ln135_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i7 %or_ln134_3" [assessment/toplevel.cpp:139]   --->   Operation 797 'zext' 'zext_ln139_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 798 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_21 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_3" [assessment/toplevel.cpp:139]   --->   Operation 798 'getelementptr' 'open_set_heap_f_score_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 799 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_13 = load i13 %open_set_heap_f_score_V_addr_21" [assessment/toplevel.cpp:139]   --->   Operation 799 'load' 'open_set_heap_f_score_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_47 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i8 %add_ln135_3" [assessment/toplevel.cpp:140]   --->   Operation 800 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 801 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_22 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_3" [assessment/toplevel.cpp:140]   --->   Operation 801 'getelementptr' 'open_set_heap_f_score_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 802 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_14 = load i13 %open_set_heap_f_score_V_addr_22" [assessment/toplevel.cpp:140]   --->   Operation 802 'load' 'open_set_heap_f_score_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 48 <SV = 44> <Delay = 3.25>
ST_48 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln135_4 = zext i7 %or_ln134_3" [assessment/toplevel.cpp:135]   --->   Operation 803 'zext' 'zext_ln135_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln139_18 = zext i8 %add_ln135_3" [assessment/toplevel.cpp:139]   --->   Operation 804 'zext' 'zext_ln139_18' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 805 [1/1] (2.42ns)   --->   "%icmp_ln139_3 = icmp_ult  i16 %zext_ln135_4, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 805 'icmp' 'icmp_ln139_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 806 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_13 = load i13 %open_set_heap_f_score_V_addr_21" [assessment/toplevel.cpp:139]   --->   Operation 806 'load' 'open_set_heap_f_score_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_48 : Operation 807 [1/1] (2.42ns)   --->   "%icmp_ln140_4 = icmp_ult  i16 %zext_ln139_18, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 807 'icmp' 'icmp_ln140_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 808 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_14 = load i13 %open_set_heap_f_score_V_addr_22" [assessment/toplevel.cpp:140]   --->   Operation 808 'load' 'open_set_heap_f_score_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 49 <SV = 45> <Delay = 6.30>
ST_49 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i6 %current_3_3" [assessment/toplevel.cpp:110]   --->   Operation 809 'zext' 'zext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln135_5 = zext i7 %or_ln134_3" [assessment/toplevel.cpp:135]   --->   Operation 810 'zext' 'zext_ln135_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 811 [1/1] (0.69ns)   --->   "%select_ln139_3 = select i1 %icmp_ln139_3, i11 %open_set_heap_f_score_V_load_13, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 811 'select' 'select_ln139_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 812 [1/1] (0.69ns)   --->   "%select_ln140_4 = select i1 %icmp_ln140_4, i11 %open_set_heap_f_score_V_load_14, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 812 'select' 'select_ln140_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 813 [1/1] (1.88ns)   --->   "%icmp_ln878_25 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_3"   --->   Operation 813 'icmp' 'icmp_ln878_25' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 814 [1/1] (1.88ns)   --->   "%icmp_ln878_26 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_4"   --->   Operation 814 'icmp' 'icmp_ln878_26' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 815 [1/1] (0.97ns)   --->   "%and_ln143_4 = and i1 %icmp_ln878_25, i1 %icmp_ln878_26" [assessment/toplevel.cpp:143]   --->   Operation 815 'and' 'and_ln143_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 816 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_4, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 816 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_49 : Operation 817 [1/1] (1.88ns)   --->   "%icmp_ln878_27 = icmp_ult  i11 %select_ln139_3, i11 %select_ln140_4"   --->   Operation 817 'icmp' 'icmp_ln878_27' <Predicate = (!and_ln143_4)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 818 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_27, void, void" [assessment/toplevel.cpp:148]   --->   Operation 818 'br' 'br_ln148' <Predicate = (!and_ln143_4)> <Delay = 0.00>
ST_49 : Operation 819 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_14, i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:107]   --->   Operation 819 'store' 'store_ln107' <Predicate = (!and_ln143_4 & !icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 820 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_22 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_3" [assessment/toplevel.cpp:108]   --->   Operation 820 'getelementptr' 'open_set_heap_g_score_V_addr_22' <Predicate = (!and_ln143_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_49 : Operation 821 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_20 = load i13 %open_set_heap_g_score_V_addr_22" [assessment/toplevel.cpp:108]   --->   Operation 821 'load' 'open_set_heap_g_score_V_load_20' <Predicate = (!and_ln143_4 & !icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_49 : Operation 822 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_22 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_3" [assessment/toplevel.cpp:109]   --->   Operation 822 'getelementptr' 'open_set_heap_x_V_addr_22' <Predicate = (!and_ln143_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_49 : Operation 823 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_23 = load i13 %open_set_heap_x_V_addr_22" [assessment/toplevel.cpp:109]   --->   Operation 823 'load' 'open_set_heap_x_V_load_23' <Predicate = (!and_ln143_4 & !icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_49 : Operation 824 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_22 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_3" [assessment/toplevel.cpp:110]   --->   Operation 824 'getelementptr' 'open_set_heap_y_V_addr_22' <Predicate = (!and_ln143_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_49 : Operation 825 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_23 = load i13 %open_set_heap_y_V_addr_22" [assessment/toplevel.cpp:110]   --->   Operation 825 'load' 'open_set_heap_y_V_load_23' <Predicate = (!and_ln143_4 & !icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_49 : Operation 826 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_13, i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:107]   --->   Operation 826 'store' 'store_ln107' <Predicate = (!and_ln143_4 & icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 827 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_21 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_3" [assessment/toplevel.cpp:108]   --->   Operation 827 'getelementptr' 'open_set_heap_g_score_V_addr_21' <Predicate = (!and_ln143_4 & icmp_ln878_27)> <Delay = 0.00>
ST_49 : Operation 828 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_4 = load i13 %open_set_heap_g_score_V_addr_21" [assessment/toplevel.cpp:108]   --->   Operation 828 'load' 'open_set_heap_g_score_V_load_4' <Predicate = (!and_ln143_4 & icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_49 : Operation 829 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_21 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_3" [assessment/toplevel.cpp:109]   --->   Operation 829 'getelementptr' 'open_set_heap_x_V_addr_21' <Predicate = (!and_ln143_4 & icmp_ln878_27)> <Delay = 0.00>
ST_49 : Operation 830 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_22 = load i13 %open_set_heap_x_V_addr_21" [assessment/toplevel.cpp:109]   --->   Operation 830 'load' 'open_set_heap_x_V_load_22' <Predicate = (!and_ln143_4 & icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_49 : Operation 831 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_21 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_3" [assessment/toplevel.cpp:110]   --->   Operation 831 'getelementptr' 'open_set_heap_y_V_addr_21' <Predicate = (!and_ln143_4 & icmp_ln878_27)> <Delay = 0.00>
ST_49 : Operation 832 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_22 = load i13 %open_set_heap_y_V_addr_21" [assessment/toplevel.cpp:110]   --->   Operation 832 'load' 'open_set_heap_y_V_load_22' <Predicate = (!and_ln143_4 & icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 50 <SV = 46> <Delay = 5.57>
ST_50 : Operation 833 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_20 = load i13 %open_set_heap_g_score_V_addr_22" [assessment/toplevel.cpp:108]   --->   Operation 833 'load' 'open_set_heap_g_score_V_load_20' <Predicate = (!icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_50 : Operation 834 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_20, i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:108]   --->   Operation 834 'store' 'store_ln108' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_50 : Operation 835 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_23 = load i13 %open_set_heap_x_V_addr_22" [assessment/toplevel.cpp:109]   --->   Operation 835 'load' 'open_set_heap_x_V_load_23' <Predicate = (!icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_50 : Operation 836 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_23, i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:109]   --->   Operation 836 'store' 'store_ln109' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_50 : Operation 837 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_23 = load i13 %open_set_heap_y_V_addr_22" [assessment/toplevel.cpp:110]   --->   Operation 837 'load' 'open_set_heap_y_V_load_23' <Predicate = (!icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_50 : Operation 838 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.5_ifconv"   --->   Operation 838 'br' 'br_ln0' <Predicate = (!icmp_ln878_27)> <Delay = 1.58>
ST_50 : Operation 839 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_4 = load i13 %open_set_heap_g_score_V_addr_21" [assessment/toplevel.cpp:108]   --->   Operation 839 'load' 'open_set_heap_g_score_V_load_4' <Predicate = (icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_50 : Operation 840 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_4, i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:108]   --->   Operation 840 'store' 'store_ln108' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_50 : Operation 841 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_22 = load i13 %open_set_heap_x_V_addr_21" [assessment/toplevel.cpp:109]   --->   Operation 841 'load' 'open_set_heap_x_V_load_22' <Predicate = (icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_50 : Operation 842 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_22, i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:109]   --->   Operation 842 'store' 'store_ln109' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_50 : Operation 843 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_22 = load i13 %open_set_heap_y_V_addr_21" [assessment/toplevel.cpp:110]   --->   Operation 843 'load' 'open_set_heap_y_V_load_22' <Predicate = (icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_50 : Operation 844 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.5_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 844 'br' 'br_ln154' <Predicate = (icmp_ln878_27)> <Delay = 1.58>
ST_50 : Operation 845 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %zext_ln110_3, i4 %moves_target_addr_4" [assessment/toplevel.cpp:151]   --->   Operation 845 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 51 <SV = 47> <Delay = 5.07>
ST_51 : Operation 846 [1/1] (0.00ns)   --->   "%storemerge11_4 = phi i9 %open_set_heap_y_V_load_22, void, i9 %open_set_heap_y_V_load_23, void" [assessment/toplevel.cpp:110]   --->   Operation 846 'phi' 'storemerge11_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 847 [1/1] (0.00ns)   --->   "%current_3_4 = phi i8 %zext_ln135_5, void, i8 %add_ln135_3, void" [assessment/toplevel.cpp:135]   --->   Operation 847 'phi' 'current_3_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 848 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_4, i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:110]   --->   Operation 848 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_51 : Operation 849 [1/1] (0.00ns)   --->   "%shl_ln134_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %current_3_4, i1 0" [assessment/toplevel.cpp:134]   --->   Operation 849 'bitconcatenate' 'shl_ln134_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 850 [1/1] (0.00ns)   --->   "%or_ln134_4 = or i9 %shl_ln134_4, i9 1" [assessment/toplevel.cpp:134]   --->   Operation 850 'or' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 851 [1/1] (1.82ns)   --->   "%add_ln135_4 = add i9 %shl_ln134_4, i9 2" [assessment/toplevel.cpp:135]   --->   Operation 851 'add' 'add_ln135_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln139_4 = zext i9 %or_ln134_4" [assessment/toplevel.cpp:139]   --->   Operation 852 'zext' 'zext_ln139_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 853 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_23 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_4" [assessment/toplevel.cpp:139]   --->   Operation 853 'getelementptr' 'open_set_heap_f_score_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 854 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_15 = load i13 %open_set_heap_f_score_V_addr_23" [assessment/toplevel.cpp:139]   --->   Operation 854 'load' 'open_set_heap_f_score_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_51 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i9 %add_ln135_4" [assessment/toplevel.cpp:140]   --->   Operation 855 'zext' 'zext_ln140_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 856 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_24 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_4" [assessment/toplevel.cpp:140]   --->   Operation 856 'getelementptr' 'open_set_heap_f_score_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 857 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_16 = load i13 %open_set_heap_f_score_V_addr_24" [assessment/toplevel.cpp:140]   --->   Operation 857 'load' 'open_set_heap_f_score_V_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 52 <SV = 48> <Delay = 3.25>
ST_52 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln135_6 = zext i9 %or_ln134_4" [assessment/toplevel.cpp:135]   --->   Operation 858 'zext' 'zext_ln135_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln139_19 = zext i9 %add_ln135_4" [assessment/toplevel.cpp:139]   --->   Operation 859 'zext' 'zext_ln139_19' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 860 [1/1] (2.42ns)   --->   "%icmp_ln139_4 = icmp_ult  i16 %zext_ln135_6, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 860 'icmp' 'icmp_ln139_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 861 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_15 = load i13 %open_set_heap_f_score_V_addr_23" [assessment/toplevel.cpp:139]   --->   Operation 861 'load' 'open_set_heap_f_score_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_52 : Operation 862 [1/1] (2.42ns)   --->   "%icmp_ln140_5 = icmp_ult  i16 %zext_ln139_19, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 862 'icmp' 'icmp_ln140_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 863 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_16 = load i13 %open_set_heap_f_score_V_addr_24" [assessment/toplevel.cpp:140]   --->   Operation 863 'load' 'open_set_heap_f_score_V_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 53 <SV = 49> <Delay = 6.30>
ST_53 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln110_4 = zext i8 %current_3_4" [assessment/toplevel.cpp:110]   --->   Operation 864 'zext' 'zext_ln110_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 865 [1/1] (0.69ns)   --->   "%select_ln139_4 = select i1 %icmp_ln139_4, i11 %open_set_heap_f_score_V_load_15, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 865 'select' 'select_ln139_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 866 [1/1] (0.69ns)   --->   "%select_ln140_5 = select i1 %icmp_ln140_5, i11 %open_set_heap_f_score_V_load_16, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 866 'select' 'select_ln140_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 867 [1/1] (1.88ns)   --->   "%icmp_ln878_28 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_4"   --->   Operation 867 'icmp' 'icmp_ln878_28' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 868 [1/1] (1.88ns)   --->   "%icmp_ln878_29 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_5"   --->   Operation 868 'icmp' 'icmp_ln878_29' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 869 [1/1] (0.97ns)   --->   "%and_ln143_5 = and i1 %icmp_ln878_28, i1 %icmp_ln878_29" [assessment/toplevel.cpp:143]   --->   Operation 869 'and' 'and_ln143_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 870 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_5, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 870 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_53 : Operation 871 [1/1] (1.88ns)   --->   "%icmp_ln878_30 = icmp_ult  i11 %select_ln139_4, i11 %select_ln140_5"   --->   Operation 871 'icmp' 'icmp_ln878_30' <Predicate = (!and_ln143_5)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_30, void, void" [assessment/toplevel.cpp:148]   --->   Operation 872 'br' 'br_ln148' <Predicate = (!and_ln143_5)> <Delay = 0.00>
ST_53 : Operation 873 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_16, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:107]   --->   Operation 873 'store' 'store_ln107' <Predicate = (!and_ln143_5 & !icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 874 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_24 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_4" [assessment/toplevel.cpp:108]   --->   Operation 874 'getelementptr' 'open_set_heap_g_score_V_addr_24' <Predicate = (!and_ln143_5 & !icmp_ln878_30)> <Delay = 0.00>
ST_53 : Operation 875 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_21 = load i13 %open_set_heap_g_score_V_addr_24" [assessment/toplevel.cpp:108]   --->   Operation 875 'load' 'open_set_heap_g_score_V_load_21' <Predicate = (!and_ln143_5 & !icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_53 : Operation 876 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_24 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_4" [assessment/toplevel.cpp:109]   --->   Operation 876 'getelementptr' 'open_set_heap_x_V_addr_24' <Predicate = (!and_ln143_5 & !icmp_ln878_30)> <Delay = 0.00>
ST_53 : Operation 877 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_25 = load i13 %open_set_heap_x_V_addr_24" [assessment/toplevel.cpp:109]   --->   Operation 877 'load' 'open_set_heap_x_V_load_25' <Predicate = (!and_ln143_5 & !icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_53 : Operation 878 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_24 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_4" [assessment/toplevel.cpp:110]   --->   Operation 878 'getelementptr' 'open_set_heap_y_V_addr_24' <Predicate = (!and_ln143_5 & !icmp_ln878_30)> <Delay = 0.00>
ST_53 : Operation 879 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_25 = load i13 %open_set_heap_y_V_addr_24" [assessment/toplevel.cpp:110]   --->   Operation 879 'load' 'open_set_heap_y_V_load_25' <Predicate = (!and_ln143_5 & !icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_53 : Operation 880 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_15, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:107]   --->   Operation 880 'store' 'store_ln107' <Predicate = (!and_ln143_5 & icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 881 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_23 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_4" [assessment/toplevel.cpp:108]   --->   Operation 881 'getelementptr' 'open_set_heap_g_score_V_addr_23' <Predicate = (!and_ln143_5 & icmp_ln878_30)> <Delay = 0.00>
ST_53 : Operation 882 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_5 = load i13 %open_set_heap_g_score_V_addr_23" [assessment/toplevel.cpp:108]   --->   Operation 882 'load' 'open_set_heap_g_score_V_load_5' <Predicate = (!and_ln143_5 & icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_53 : Operation 883 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_23 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_4" [assessment/toplevel.cpp:109]   --->   Operation 883 'getelementptr' 'open_set_heap_x_V_addr_23' <Predicate = (!and_ln143_5 & icmp_ln878_30)> <Delay = 0.00>
ST_53 : Operation 884 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_24 = load i13 %open_set_heap_x_V_addr_23" [assessment/toplevel.cpp:109]   --->   Operation 884 'load' 'open_set_heap_x_V_load_24' <Predicate = (!and_ln143_5 & icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_53 : Operation 885 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_23 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_4" [assessment/toplevel.cpp:110]   --->   Operation 885 'getelementptr' 'open_set_heap_y_V_addr_23' <Predicate = (!and_ln143_5 & icmp_ln878_30)> <Delay = 0.00>
ST_53 : Operation 886 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_24 = load i13 %open_set_heap_y_V_addr_23" [assessment/toplevel.cpp:110]   --->   Operation 886 'load' 'open_set_heap_y_V_load_24' <Predicate = (!and_ln143_5 & icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 54 <SV = 50> <Delay = 5.57>
ST_54 : Operation 887 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_21 = load i13 %open_set_heap_g_score_V_addr_24" [assessment/toplevel.cpp:108]   --->   Operation 887 'load' 'open_set_heap_g_score_V_load_21' <Predicate = (!icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_54 : Operation 888 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_21, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:108]   --->   Operation 888 'store' 'store_ln108' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_54 : Operation 889 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_25 = load i13 %open_set_heap_x_V_addr_24" [assessment/toplevel.cpp:109]   --->   Operation 889 'load' 'open_set_heap_x_V_load_25' <Predicate = (!icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_54 : Operation 890 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_25, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:109]   --->   Operation 890 'store' 'store_ln109' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_54 : Operation 891 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_25 = load i13 %open_set_heap_y_V_addr_24" [assessment/toplevel.cpp:110]   --->   Operation 891 'load' 'open_set_heap_y_V_load_25' <Predicate = (!icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_54 : Operation 892 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.6_ifconv"   --->   Operation 892 'br' 'br_ln0' <Predicate = (!icmp_ln878_30)> <Delay = 1.58>
ST_54 : Operation 893 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_5 = load i13 %open_set_heap_g_score_V_addr_23" [assessment/toplevel.cpp:108]   --->   Operation 893 'load' 'open_set_heap_g_score_V_load_5' <Predicate = (icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_54 : Operation 894 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_5, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:108]   --->   Operation 894 'store' 'store_ln108' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_54 : Operation 895 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_24 = load i13 %open_set_heap_x_V_addr_23" [assessment/toplevel.cpp:109]   --->   Operation 895 'load' 'open_set_heap_x_V_load_24' <Predicate = (icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_54 : Operation 896 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_24, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:109]   --->   Operation 896 'store' 'store_ln109' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_54 : Operation 897 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_24 = load i13 %open_set_heap_y_V_addr_23" [assessment/toplevel.cpp:110]   --->   Operation 897 'load' 'open_set_heap_y_V_load_24' <Predicate = (icmp_ln878_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_54 : Operation 898 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.6_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 898 'br' 'br_ln154' <Predicate = (icmp_ln878_30)> <Delay = 1.58>
ST_54 : Operation 899 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %zext_ln110_4, i4 %moves_target_addr_5" [assessment/toplevel.cpp:151]   --->   Operation 899 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 55 <SV = 51> <Delay = 4.98>
ST_55 : Operation 900 [1/1] (0.00ns)   --->   "%storemerge11_5 = phi i9 %open_set_heap_y_V_load_24, void, i9 %open_set_heap_y_V_load_25, void" [assessment/toplevel.cpp:110]   --->   Operation 900 'phi' 'storemerge11_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 901 [1/1] (0.00ns)   --->   "%current_3_5 = phi i9 %or_ln134_4, void, i9 %add_ln135_4, void" [assessment/toplevel.cpp:134]   --->   Operation 901 'phi' 'current_3_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 902 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_5, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:110]   --->   Operation 902 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_55 : Operation 903 [1/1] (0.00ns)   --->   "%shl_ln134_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %current_3_5, i1 0" [assessment/toplevel.cpp:134]   --->   Operation 903 'bitconcatenate' 'shl_ln134_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i10 %shl_ln134_5" [assessment/toplevel.cpp:134]   --->   Operation 904 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 905 [1/1] (0.00ns)   --->   "%or_ln134_5 = or i10 %shl_ln134_5, i10 1" [assessment/toplevel.cpp:134]   --->   Operation 905 'or' 'or_ln134_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 906 [1/1] (1.73ns)   --->   "%add_ln135_5 = add i11 %zext_ln134_2, i11 2" [assessment/toplevel.cpp:135]   --->   Operation 906 'add' 'add_ln135_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln139_5 = zext i10 %or_ln134_5" [assessment/toplevel.cpp:139]   --->   Operation 907 'zext' 'zext_ln139_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 908 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_25 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_5" [assessment/toplevel.cpp:139]   --->   Operation 908 'getelementptr' 'open_set_heap_f_score_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 909 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_17 = load i13 %open_set_heap_f_score_V_addr_25" [assessment/toplevel.cpp:139]   --->   Operation 909 'load' 'open_set_heap_f_score_V_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_55 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i11 %add_ln135_5" [assessment/toplevel.cpp:140]   --->   Operation 910 'zext' 'zext_ln140_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 911 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_26 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_5" [assessment/toplevel.cpp:140]   --->   Operation 911 'getelementptr' 'open_set_heap_f_score_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 912 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_18 = load i13 %open_set_heap_f_score_V_addr_26" [assessment/toplevel.cpp:140]   --->   Operation 912 'load' 'open_set_heap_f_score_V_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 56 <SV = 52> <Delay = 3.25>
ST_56 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln135_7 = zext i10 %or_ln134_5" [assessment/toplevel.cpp:135]   --->   Operation 913 'zext' 'zext_ln135_7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln139_20 = zext i11 %add_ln135_5" [assessment/toplevel.cpp:139]   --->   Operation 914 'zext' 'zext_ln139_20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 915 [1/1] (2.42ns)   --->   "%icmp_ln139_5 = icmp_ult  i16 %zext_ln135_7, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 915 'icmp' 'icmp_ln139_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 916 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_17 = load i13 %open_set_heap_f_score_V_addr_25" [assessment/toplevel.cpp:139]   --->   Operation 916 'load' 'open_set_heap_f_score_V_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_56 : Operation 917 [1/1] (2.42ns)   --->   "%icmp_ln140_6 = icmp_ult  i16 %zext_ln139_20, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 917 'icmp' 'icmp_ln140_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 918 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_18 = load i13 %open_set_heap_f_score_V_addr_26" [assessment/toplevel.cpp:140]   --->   Operation 918 'load' 'open_set_heap_f_score_V_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 57 <SV = 53> <Delay = 6.30>
ST_57 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln110_5 = zext i9 %current_3_5" [assessment/toplevel.cpp:110]   --->   Operation 919 'zext' 'zext_ln110_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln135_8 = zext i10 %or_ln134_5" [assessment/toplevel.cpp:135]   --->   Operation 920 'zext' 'zext_ln135_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 921 [1/1] (0.69ns)   --->   "%select_ln139_5 = select i1 %icmp_ln139_5, i11 %open_set_heap_f_score_V_load_17, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 921 'select' 'select_ln139_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 922 [1/1] (0.69ns)   --->   "%select_ln140_6 = select i1 %icmp_ln140_6, i11 %open_set_heap_f_score_V_load_18, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 922 'select' 'select_ln140_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 923 [1/1] (1.88ns)   --->   "%icmp_ln878_31 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_5"   --->   Operation 923 'icmp' 'icmp_ln878_31' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 924 [1/1] (1.88ns)   --->   "%icmp_ln878_32 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_6"   --->   Operation 924 'icmp' 'icmp_ln878_32' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 925 [1/1] (0.97ns)   --->   "%and_ln143_6 = and i1 %icmp_ln878_31, i1 %icmp_ln878_32" [assessment/toplevel.cpp:143]   --->   Operation 925 'and' 'and_ln143_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 926 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_6, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 926 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_57 : Operation 927 [1/1] (1.88ns)   --->   "%icmp_ln878_33 = icmp_ult  i11 %select_ln139_5, i11 %select_ln140_6"   --->   Operation 927 'icmp' 'icmp_ln878_33' <Predicate = (!and_ln143_6)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 928 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_33, void, void" [assessment/toplevel.cpp:148]   --->   Operation 928 'br' 'br_ln148' <Predicate = (!and_ln143_6)> <Delay = 0.00>
ST_57 : Operation 929 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_18, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:107]   --->   Operation 929 'store' 'store_ln107' <Predicate = (!and_ln143_6 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 930 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_26 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_5" [assessment/toplevel.cpp:108]   --->   Operation 930 'getelementptr' 'open_set_heap_g_score_V_addr_26' <Predicate = (!and_ln143_6 & !icmp_ln878_33)> <Delay = 0.00>
ST_57 : Operation 931 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_22 = load i13 %open_set_heap_g_score_V_addr_26" [assessment/toplevel.cpp:108]   --->   Operation 931 'load' 'open_set_heap_g_score_V_load_22' <Predicate = (!and_ln143_6 & !icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_57 : Operation 932 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_26 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_5" [assessment/toplevel.cpp:109]   --->   Operation 932 'getelementptr' 'open_set_heap_x_V_addr_26' <Predicate = (!and_ln143_6 & !icmp_ln878_33)> <Delay = 0.00>
ST_57 : Operation 933 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_26 = load i13 %open_set_heap_x_V_addr_26" [assessment/toplevel.cpp:109]   --->   Operation 933 'load' 'open_set_heap_x_V_load_26' <Predicate = (!and_ln143_6 & !icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_57 : Operation 934 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_26 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_5" [assessment/toplevel.cpp:110]   --->   Operation 934 'getelementptr' 'open_set_heap_y_V_addr_26' <Predicate = (!and_ln143_6 & !icmp_ln878_33)> <Delay = 0.00>
ST_57 : Operation 935 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_26 = load i13 %open_set_heap_y_V_addr_26" [assessment/toplevel.cpp:110]   --->   Operation 935 'load' 'open_set_heap_y_V_load_26' <Predicate = (!and_ln143_6 & !icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_57 : Operation 936 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_17, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:107]   --->   Operation 936 'store' 'store_ln107' <Predicate = (!and_ln143_6 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 937 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_25 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_5" [assessment/toplevel.cpp:108]   --->   Operation 937 'getelementptr' 'open_set_heap_g_score_V_addr_25' <Predicate = (!and_ln143_6 & icmp_ln878_33)> <Delay = 0.00>
ST_57 : Operation 938 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_6 = load i13 %open_set_heap_g_score_V_addr_25" [assessment/toplevel.cpp:108]   --->   Operation 938 'load' 'open_set_heap_g_score_V_load_6' <Predicate = (!and_ln143_6 & icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_57 : Operation 939 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_25 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_5" [assessment/toplevel.cpp:109]   --->   Operation 939 'getelementptr' 'open_set_heap_x_V_addr_25' <Predicate = (!and_ln143_6 & icmp_ln878_33)> <Delay = 0.00>
ST_57 : Operation 940 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_6 = load i13 %open_set_heap_x_V_addr_25" [assessment/toplevel.cpp:109]   --->   Operation 940 'load' 'open_set_heap_x_V_load_6' <Predicate = (!and_ln143_6 & icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_57 : Operation 941 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_25 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_5" [assessment/toplevel.cpp:110]   --->   Operation 941 'getelementptr' 'open_set_heap_y_V_addr_25' <Predicate = (!and_ln143_6 & icmp_ln878_33)> <Delay = 0.00>
ST_57 : Operation 942 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_6 = load i13 %open_set_heap_y_V_addr_25" [assessment/toplevel.cpp:110]   --->   Operation 942 'load' 'open_set_heap_y_V_load_6' <Predicate = (!and_ln143_6 & icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 58 <SV = 54> <Delay = 5.57>
ST_58 : Operation 943 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_22 = load i13 %open_set_heap_g_score_V_addr_26" [assessment/toplevel.cpp:108]   --->   Operation 943 'load' 'open_set_heap_g_score_V_load_22' <Predicate = (!icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_58 : Operation 944 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_22, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:108]   --->   Operation 944 'store' 'store_ln108' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_58 : Operation 945 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_26 = load i13 %open_set_heap_x_V_addr_26" [assessment/toplevel.cpp:109]   --->   Operation 945 'load' 'open_set_heap_x_V_load_26' <Predicate = (!icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_58 : Operation 946 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_26, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:109]   --->   Operation 946 'store' 'store_ln109' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_58 : Operation 947 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_26 = load i13 %open_set_heap_y_V_addr_26" [assessment/toplevel.cpp:110]   --->   Operation 947 'load' 'open_set_heap_y_V_load_26' <Predicate = (!icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_58 : Operation 948 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.7_ifconv"   --->   Operation 948 'br' 'br_ln0' <Predicate = (!icmp_ln878_33)> <Delay = 1.58>
ST_58 : Operation 949 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_6 = load i13 %open_set_heap_g_score_V_addr_25" [assessment/toplevel.cpp:108]   --->   Operation 949 'load' 'open_set_heap_g_score_V_load_6' <Predicate = (icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_58 : Operation 950 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_6, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:108]   --->   Operation 950 'store' 'store_ln108' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_58 : Operation 951 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_6 = load i13 %open_set_heap_x_V_addr_25" [assessment/toplevel.cpp:109]   --->   Operation 951 'load' 'open_set_heap_x_V_load_6' <Predicate = (icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_58 : Operation 952 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_6, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:109]   --->   Operation 952 'store' 'store_ln109' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_58 : Operation 953 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_6 = load i13 %open_set_heap_y_V_addr_25" [assessment/toplevel.cpp:110]   --->   Operation 953 'load' 'open_set_heap_y_V_load_6' <Predicate = (icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_58 : Operation 954 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.7_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 954 'br' 'br_ln154' <Predicate = (icmp_ln878_33)> <Delay = 1.58>
ST_58 : Operation 955 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %zext_ln110_5, i4 %moves_target_addr_6" [assessment/toplevel.cpp:151]   --->   Operation 955 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 59 <SV = 55> <Delay = 4.80>
ST_59 : Operation 956 [1/1] (0.00ns)   --->   "%storemerge11_6 = phi i9 %open_set_heap_y_V_load_6, void, i9 %open_set_heap_y_V_load_26, void" [assessment/toplevel.cpp:110]   --->   Operation 956 'phi' 'storemerge11_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 957 [1/1] (0.00ns)   --->   "%current_3_6 = phi i11 %zext_ln135_8, void, i11 %add_ln135_5, void" [assessment/toplevel.cpp:135]   --->   Operation 957 'phi' 'current_3_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 958 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_6, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:110]   --->   Operation 958 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_59 : Operation 959 [1/1] (0.00ns)   --->   "%shl_ln134_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %current_3_6, i1 0" [assessment/toplevel.cpp:134]   --->   Operation 959 'bitconcatenate' 'shl_ln134_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 960 [1/1] (0.00ns)   --->   "%or_ln134_6 = or i12 %shl_ln134_6, i12 1" [assessment/toplevel.cpp:134]   --->   Operation 960 'or' 'or_ln134_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 961 [1/1] (1.54ns)   --->   "%add_ln135_6 = add i12 %shl_ln134_6, i12 2" [assessment/toplevel.cpp:135]   --->   Operation 961 'add' 'add_ln135_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln139_6 = zext i12 %or_ln134_6" [assessment/toplevel.cpp:139]   --->   Operation 962 'zext' 'zext_ln139_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 963 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_27 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_6" [assessment/toplevel.cpp:139]   --->   Operation 963 'getelementptr' 'open_set_heap_f_score_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 964 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_19 = load i13 %open_set_heap_f_score_V_addr_27" [assessment/toplevel.cpp:139]   --->   Operation 964 'load' 'open_set_heap_f_score_V_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_59 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln140_6 = zext i12 %add_ln135_6" [assessment/toplevel.cpp:140]   --->   Operation 965 'zext' 'zext_ln140_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 966 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_28 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_6" [assessment/toplevel.cpp:140]   --->   Operation 966 'getelementptr' 'open_set_heap_f_score_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 967 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_20 = load i13 %open_set_heap_f_score_V_addr_28" [assessment/toplevel.cpp:140]   --->   Operation 967 'load' 'open_set_heap_f_score_V_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 60 <SV = 56> <Delay = 3.25>
ST_60 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln135_9 = zext i12 %or_ln134_6" [assessment/toplevel.cpp:135]   --->   Operation 968 'zext' 'zext_ln135_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln139_21 = zext i12 %add_ln135_6" [assessment/toplevel.cpp:139]   --->   Operation 969 'zext' 'zext_ln139_21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 970 [1/1] (2.42ns)   --->   "%icmp_ln139_6 = icmp_ult  i16 %zext_ln135_9, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 970 'icmp' 'icmp_ln139_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 971 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_19 = load i13 %open_set_heap_f_score_V_addr_27" [assessment/toplevel.cpp:139]   --->   Operation 971 'load' 'open_set_heap_f_score_V_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_60 : Operation 972 [1/1] (2.42ns)   --->   "%icmp_ln140_7 = icmp_ult  i16 %zext_ln139_21, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 972 'icmp' 'icmp_ln140_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 973 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_20 = load i13 %open_set_heap_f_score_V_addr_28" [assessment/toplevel.cpp:140]   --->   Operation 973 'load' 'open_set_heap_f_score_V_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 61 <SV = 57> <Delay = 6.30>
ST_61 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln110_6 = zext i11 %current_3_6" [assessment/toplevel.cpp:110]   --->   Operation 974 'zext' 'zext_ln110_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 975 [1/1] (0.69ns)   --->   "%select_ln139_6 = select i1 %icmp_ln139_6, i11 %open_set_heap_f_score_V_load_19, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 975 'select' 'select_ln139_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 976 [1/1] (0.69ns)   --->   "%select_ln140_7 = select i1 %icmp_ln140_7, i11 %open_set_heap_f_score_V_load_20, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 976 'select' 'select_ln140_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 977 [1/1] (1.88ns)   --->   "%icmp_ln878_7 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_6"   --->   Operation 977 'icmp' 'icmp_ln878_7' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 978 [1/1] (1.88ns)   --->   "%icmp_ln878_34 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_7"   --->   Operation 978 'icmp' 'icmp_ln878_34' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 979 [1/1] (0.97ns)   --->   "%and_ln143_7 = and i1 %icmp_ln878_7, i1 %icmp_ln878_34" [assessment/toplevel.cpp:143]   --->   Operation 979 'and' 'and_ln143_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 980 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_7, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 980 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_61 : Operation 981 [1/1] (1.88ns)   --->   "%icmp_ln878_35 = icmp_ult  i11 %select_ln139_6, i11 %select_ln140_7"   --->   Operation 981 'icmp' 'icmp_ln878_35' <Predicate = (!and_ln143_7)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 982 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_35, void, void" [assessment/toplevel.cpp:148]   --->   Operation 982 'br' 'br_ln148' <Predicate = (!and_ln143_7)> <Delay = 0.00>
ST_61 : Operation 983 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_20, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:107]   --->   Operation 983 'store' 'store_ln107' <Predicate = (!and_ln143_7 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_61 : Operation 984 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_28 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_6" [assessment/toplevel.cpp:108]   --->   Operation 984 'getelementptr' 'open_set_heap_g_score_V_addr_28' <Predicate = (!and_ln143_7 & !icmp_ln878_35)> <Delay = 0.00>
ST_61 : Operation 985 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_23 = load i13 %open_set_heap_g_score_V_addr_28" [assessment/toplevel.cpp:108]   --->   Operation 985 'load' 'open_set_heap_g_score_V_load_23' <Predicate = (!and_ln143_7 & !icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_61 : Operation 986 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_28 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_6" [assessment/toplevel.cpp:109]   --->   Operation 986 'getelementptr' 'open_set_heap_x_V_addr_28' <Predicate = (!and_ln143_7 & !icmp_ln878_35)> <Delay = 0.00>
ST_61 : Operation 987 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_27 = load i13 %open_set_heap_x_V_addr_28" [assessment/toplevel.cpp:109]   --->   Operation 987 'load' 'open_set_heap_x_V_load_27' <Predicate = (!and_ln143_7 & !icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_61 : Operation 988 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_28 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_6" [assessment/toplevel.cpp:110]   --->   Operation 988 'getelementptr' 'open_set_heap_y_V_addr_28' <Predicate = (!and_ln143_7 & !icmp_ln878_35)> <Delay = 0.00>
ST_61 : Operation 989 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_27 = load i13 %open_set_heap_y_V_addr_28" [assessment/toplevel.cpp:110]   --->   Operation 989 'load' 'open_set_heap_y_V_load_27' <Predicate = (!and_ln143_7 & !icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_61 : Operation 990 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_19, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:107]   --->   Operation 990 'store' 'store_ln107' <Predicate = (!and_ln143_7 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_61 : Operation 991 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_27 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_6" [assessment/toplevel.cpp:108]   --->   Operation 991 'getelementptr' 'open_set_heap_g_score_V_addr_27' <Predicate = (!and_ln143_7 & icmp_ln878_35)> <Delay = 0.00>
ST_61 : Operation 992 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_7 = load i13 %open_set_heap_g_score_V_addr_27" [assessment/toplevel.cpp:108]   --->   Operation 992 'load' 'open_set_heap_g_score_V_load_7' <Predicate = (!and_ln143_7 & icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_61 : Operation 993 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_27 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_6" [assessment/toplevel.cpp:109]   --->   Operation 993 'getelementptr' 'open_set_heap_x_V_addr_27' <Predicate = (!and_ln143_7 & icmp_ln878_35)> <Delay = 0.00>
ST_61 : Operation 994 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_7 = load i13 %open_set_heap_x_V_addr_27" [assessment/toplevel.cpp:109]   --->   Operation 994 'load' 'open_set_heap_x_V_load_7' <Predicate = (!and_ln143_7 & icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_61 : Operation 995 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_27 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_6" [assessment/toplevel.cpp:110]   --->   Operation 995 'getelementptr' 'open_set_heap_y_V_addr_27' <Predicate = (!and_ln143_7 & icmp_ln878_35)> <Delay = 0.00>
ST_61 : Operation 996 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_7 = load i13 %open_set_heap_y_V_addr_27" [assessment/toplevel.cpp:110]   --->   Operation 996 'load' 'open_set_heap_y_V_load_7' <Predicate = (!and_ln143_7 & icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 62 <SV = 58> <Delay = 5.57>
ST_62 : Operation 997 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_23 = load i13 %open_set_heap_g_score_V_addr_28" [assessment/toplevel.cpp:108]   --->   Operation 997 'load' 'open_set_heap_g_score_V_load_23' <Predicate = (!icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_62 : Operation 998 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_23, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:108]   --->   Operation 998 'store' 'store_ln108' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_62 : Operation 999 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_27 = load i13 %open_set_heap_x_V_addr_28" [assessment/toplevel.cpp:109]   --->   Operation 999 'load' 'open_set_heap_x_V_load_27' <Predicate = (!icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_62 : Operation 1000 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_27, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:109]   --->   Operation 1000 'store' 'store_ln109' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_62 : Operation 1001 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_27 = load i13 %open_set_heap_y_V_addr_28" [assessment/toplevel.cpp:110]   --->   Operation 1001 'load' 'open_set_heap_y_V_load_27' <Predicate = (!icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_62 : Operation 1002 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.8_ifconv"   --->   Operation 1002 'br' 'br_ln0' <Predicate = (!icmp_ln878_35)> <Delay = 1.58>
ST_62 : Operation 1003 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_7 = load i13 %open_set_heap_g_score_V_addr_27" [assessment/toplevel.cpp:108]   --->   Operation 1003 'load' 'open_set_heap_g_score_V_load_7' <Predicate = (icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_62 : Operation 1004 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_7, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:108]   --->   Operation 1004 'store' 'store_ln108' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_62 : Operation 1005 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_7 = load i13 %open_set_heap_x_V_addr_27" [assessment/toplevel.cpp:109]   --->   Operation 1005 'load' 'open_set_heap_x_V_load_7' <Predicate = (icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_62 : Operation 1006 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_7, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:109]   --->   Operation 1006 'store' 'store_ln109' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_62 : Operation 1007 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_7 = load i13 %open_set_heap_y_V_addr_27" [assessment/toplevel.cpp:110]   --->   Operation 1007 'load' 'open_set_heap_y_V_load_7' <Predicate = (icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_62 : Operation 1008 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.8_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 1008 'br' 'br_ln154' <Predicate = (icmp_ln878_35)> <Delay = 1.58>
ST_62 : Operation 1009 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %zext_ln110_6, i4 %moves_target_addr_7" [assessment/toplevel.cpp:151]   --->   Operation 1009 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 63 <SV = 59> <Delay = 4.93>
ST_63 : Operation 1010 [1/1] (0.00ns)   --->   "%storemerge11_7 = phi i9 %open_set_heap_y_V_load_7, void, i9 %open_set_heap_y_V_load_27, void" [assessment/toplevel.cpp:110]   --->   Operation 1010 'phi' 'storemerge11_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1011 [1/1] (0.00ns)   --->   "%current_3_7 = phi i12 %or_ln134_6, void, i12 %add_ln135_6, void" [assessment/toplevel.cpp:134]   --->   Operation 1011 'phi' 'current_3_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1012 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_7, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:110]   --->   Operation 1012 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_63 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln134_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %current_3_7, i1 0" [assessment/toplevel.cpp:134]   --->   Operation 1013 'bitconcatenate' 'shl_ln134_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i13 %shl_ln134_7" [assessment/toplevel.cpp:134]   --->   Operation 1014 'zext' 'zext_ln134_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1015 [1/1] (0.00ns)   --->   "%or_ln134_7 = or i13 %shl_ln134_7, i13 1" [assessment/toplevel.cpp:134]   --->   Operation 1015 'or' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1016 [1/1] (1.67ns)   --->   "%add_ln135_7 = add i14 %zext_ln134_3, i14 2" [assessment/toplevel.cpp:135]   --->   Operation 1016 'add' 'add_ln135_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln139_7 = zext i13 %or_ln134_7" [assessment/toplevel.cpp:139]   --->   Operation 1017 'zext' 'zext_ln139_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1018 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_29 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_7" [assessment/toplevel.cpp:139]   --->   Operation 1018 'getelementptr' 'open_set_heap_f_score_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1019 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_21 = load i13 %open_set_heap_f_score_V_addr_29" [assessment/toplevel.cpp:139]   --->   Operation 1019 'load' 'open_set_heap_f_score_V_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_63 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln140_7 = zext i14 %add_ln135_7" [assessment/toplevel.cpp:140]   --->   Operation 1020 'zext' 'zext_ln140_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1021 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_30 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_7" [assessment/toplevel.cpp:140]   --->   Operation 1021 'getelementptr' 'open_set_heap_f_score_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1022 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_22 = load i13 %open_set_heap_f_score_V_addr_30" [assessment/toplevel.cpp:140]   --->   Operation 1022 'load' 'open_set_heap_f_score_V_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 64 <SV = 60> <Delay = 3.25>
ST_64 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln135_10 = zext i13 %or_ln134_7" [assessment/toplevel.cpp:135]   --->   Operation 1023 'zext' 'zext_ln135_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln139_22 = zext i14 %add_ln135_7" [assessment/toplevel.cpp:139]   --->   Operation 1024 'zext' 'zext_ln139_22' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1025 [1/1] (2.42ns)   --->   "%icmp_ln139_7 = icmp_ult  i16 %zext_ln135_10, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 1025 'icmp' 'icmp_ln139_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1026 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_21 = load i13 %open_set_heap_f_score_V_addr_29" [assessment/toplevel.cpp:139]   --->   Operation 1026 'load' 'open_set_heap_f_score_V_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_64 : Operation 1027 [1/1] (2.42ns)   --->   "%icmp_ln140_8 = icmp_ult  i16 %zext_ln139_22, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 1027 'icmp' 'icmp_ln140_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1028 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_22 = load i13 %open_set_heap_f_score_V_addr_30" [assessment/toplevel.cpp:140]   --->   Operation 1028 'load' 'open_set_heap_f_score_V_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 65 <SV = 61> <Delay = 6.30>
ST_65 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln110_7 = zext i12 %current_3_7" [assessment/toplevel.cpp:110]   --->   Operation 1029 'zext' 'zext_ln110_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln135_11 = zext i13 %or_ln134_7" [assessment/toplevel.cpp:135]   --->   Operation 1030 'zext' 'zext_ln135_11' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1031 [1/1] (0.69ns)   --->   "%select_ln139_7 = select i1 %icmp_ln139_7, i11 %open_set_heap_f_score_V_load_21, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 1031 'select' 'select_ln139_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1032 [1/1] (0.69ns)   --->   "%select_ln140_8 = select i1 %icmp_ln140_8, i11 %open_set_heap_f_score_V_load_22, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 1032 'select' 'select_ln140_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1033 [1/1] (1.88ns)   --->   "%icmp_ln878_8 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_7"   --->   Operation 1033 'icmp' 'icmp_ln878_8' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1034 [1/1] (1.88ns)   --->   "%icmp_ln878_36 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_8"   --->   Operation 1034 'icmp' 'icmp_ln878_36' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1035 [1/1] (0.97ns)   --->   "%and_ln143_8 = and i1 %icmp_ln878_8, i1 %icmp_ln878_36" [assessment/toplevel.cpp:143]   --->   Operation 1035 'and' 'and_ln143_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1036 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_8, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 1036 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_65 : Operation 1037 [1/1] (1.88ns)   --->   "%icmp_ln878_37 = icmp_ult  i11 %select_ln139_7, i11 %select_ln140_8"   --->   Operation 1037 'icmp' 'icmp_ln878_37' <Predicate = (!and_ln143_8)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1038 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_37, void, void" [assessment/toplevel.cpp:148]   --->   Operation 1038 'br' 'br_ln148' <Predicate = (!and_ln143_8)> <Delay = 0.00>
ST_65 : Operation 1039 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_22, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:107]   --->   Operation 1039 'store' 'store_ln107' <Predicate = (!and_ln143_8 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_65 : Operation 1040 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_30 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_7" [assessment/toplevel.cpp:108]   --->   Operation 1040 'getelementptr' 'open_set_heap_g_score_V_addr_30' <Predicate = (!and_ln143_8 & !icmp_ln878_37)> <Delay = 0.00>
ST_65 : Operation 1041 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_24 = load i13 %open_set_heap_g_score_V_addr_30" [assessment/toplevel.cpp:108]   --->   Operation 1041 'load' 'open_set_heap_g_score_V_load_24' <Predicate = (!and_ln143_8 & !icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_65 : Operation 1042 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_30 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_7" [assessment/toplevel.cpp:109]   --->   Operation 1042 'getelementptr' 'open_set_heap_x_V_addr_30' <Predicate = (!and_ln143_8 & !icmp_ln878_37)> <Delay = 0.00>
ST_65 : Operation 1043 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_28 = load i13 %open_set_heap_x_V_addr_30" [assessment/toplevel.cpp:109]   --->   Operation 1043 'load' 'open_set_heap_x_V_load_28' <Predicate = (!and_ln143_8 & !icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_65 : Operation 1044 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_30 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_7" [assessment/toplevel.cpp:110]   --->   Operation 1044 'getelementptr' 'open_set_heap_y_V_addr_30' <Predicate = (!and_ln143_8 & !icmp_ln878_37)> <Delay = 0.00>
ST_65 : Operation 1045 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_28 = load i13 %open_set_heap_y_V_addr_30" [assessment/toplevel.cpp:110]   --->   Operation 1045 'load' 'open_set_heap_y_V_load_28' <Predicate = (!and_ln143_8 & !icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_65 : Operation 1046 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_21, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:107]   --->   Operation 1046 'store' 'store_ln107' <Predicate = (!and_ln143_8 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_65 : Operation 1047 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_29 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_7" [assessment/toplevel.cpp:108]   --->   Operation 1047 'getelementptr' 'open_set_heap_g_score_V_addr_29' <Predicate = (!and_ln143_8 & icmp_ln878_37)> <Delay = 0.00>
ST_65 : Operation 1048 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_8 = load i13 %open_set_heap_g_score_V_addr_29" [assessment/toplevel.cpp:108]   --->   Operation 1048 'load' 'open_set_heap_g_score_V_load_8' <Predicate = (!and_ln143_8 & icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_65 : Operation 1049 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_29 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_7" [assessment/toplevel.cpp:109]   --->   Operation 1049 'getelementptr' 'open_set_heap_x_V_addr_29' <Predicate = (!and_ln143_8 & icmp_ln878_37)> <Delay = 0.00>
ST_65 : Operation 1050 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_8 = load i13 %open_set_heap_x_V_addr_29" [assessment/toplevel.cpp:109]   --->   Operation 1050 'load' 'open_set_heap_x_V_load_8' <Predicate = (!and_ln143_8 & icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_65 : Operation 1051 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_29 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_7" [assessment/toplevel.cpp:110]   --->   Operation 1051 'getelementptr' 'open_set_heap_y_V_addr_29' <Predicate = (!and_ln143_8 & icmp_ln878_37)> <Delay = 0.00>
ST_65 : Operation 1052 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_8 = load i13 %open_set_heap_y_V_addr_29" [assessment/toplevel.cpp:110]   --->   Operation 1052 'load' 'open_set_heap_y_V_load_8' <Predicate = (!and_ln143_8 & icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 66 <SV = 62> <Delay = 5.57>
ST_66 : Operation 1053 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_24 = load i13 %open_set_heap_g_score_V_addr_30" [assessment/toplevel.cpp:108]   --->   Operation 1053 'load' 'open_set_heap_g_score_V_load_24' <Predicate = (!icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_66 : Operation 1054 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_24, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:108]   --->   Operation 1054 'store' 'store_ln108' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_66 : Operation 1055 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_28 = load i13 %open_set_heap_x_V_addr_30" [assessment/toplevel.cpp:109]   --->   Operation 1055 'load' 'open_set_heap_x_V_load_28' <Predicate = (!icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_66 : Operation 1056 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_28, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:109]   --->   Operation 1056 'store' 'store_ln109' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_66 : Operation 1057 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_28 = load i13 %open_set_heap_y_V_addr_30" [assessment/toplevel.cpp:110]   --->   Operation 1057 'load' 'open_set_heap_y_V_load_28' <Predicate = (!icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_66 : Operation 1058 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.9_ifconv"   --->   Operation 1058 'br' 'br_ln0' <Predicate = (!icmp_ln878_37)> <Delay = 1.58>
ST_66 : Operation 1059 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_8 = load i13 %open_set_heap_g_score_V_addr_29" [assessment/toplevel.cpp:108]   --->   Operation 1059 'load' 'open_set_heap_g_score_V_load_8' <Predicate = (icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_66 : Operation 1060 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_8, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:108]   --->   Operation 1060 'store' 'store_ln108' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_66 : Operation 1061 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_8 = load i13 %open_set_heap_x_V_addr_29" [assessment/toplevel.cpp:109]   --->   Operation 1061 'load' 'open_set_heap_x_V_load_8' <Predicate = (icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_66 : Operation 1062 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_8, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:109]   --->   Operation 1062 'store' 'store_ln109' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_66 : Operation 1063 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_8 = load i13 %open_set_heap_y_V_addr_29" [assessment/toplevel.cpp:110]   --->   Operation 1063 'load' 'open_set_heap_y_V_load_8' <Predicate = (icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_66 : Operation 1064 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.9_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 1064 'br' 'br_ln154' <Predicate = (icmp_ln878_37)> <Delay = 1.58>
ST_66 : Operation 1065 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %zext_ln110_7, i4 %moves_target_addr_8" [assessment/toplevel.cpp:151]   --->   Operation 1065 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 67 <SV = 63> <Delay = 5.19>
ST_67 : Operation 1066 [1/1] (0.00ns)   --->   "%storemerge11_8 = phi i9 %open_set_heap_y_V_load_8, void, i9 %open_set_heap_y_V_load_28, void" [assessment/toplevel.cpp:110]   --->   Operation 1066 'phi' 'storemerge11_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1067 [1/1] (0.00ns)   --->   "%current_3_8 = phi i14 %zext_ln135_11, void, i14 %add_ln135_7, void" [assessment/toplevel.cpp:135]   --->   Operation 1067 'phi' 'current_3_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i14 %current_3_8" [assessment/toplevel.cpp:110]   --->   Operation 1068 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1069 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_8, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:110]   --->   Operation 1069 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_67 : Operation 1070 [1/1] (0.00ns)   --->   "%shl_ln134_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %current_3_8, i1 0" [assessment/toplevel.cpp:134]   --->   Operation 1070 'bitconcatenate' 'shl_ln134_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1071 [1/1] (0.00ns)   --->   "%or_ln134_8 = or i15 %shl_ln134_8, i15 1" [assessment/toplevel.cpp:134]   --->   Operation 1071 'or' 'or_ln134_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1072 [1/1] (1.94ns)   --->   "%add_ln135_8 = add i15 %shl_ln134_8, i15 2" [assessment/toplevel.cpp:135]   --->   Operation 1072 'add' 'add_ln135_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln139_8 = zext i15 %or_ln134_8" [assessment/toplevel.cpp:139]   --->   Operation 1073 'zext' 'zext_ln139_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1074 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_31 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_8" [assessment/toplevel.cpp:139]   --->   Operation 1074 'getelementptr' 'open_set_heap_f_score_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1075 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_23 = load i13 %open_set_heap_f_score_V_addr_31" [assessment/toplevel.cpp:139]   --->   Operation 1075 'load' 'open_set_heap_f_score_V_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_67 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln140_8 = zext i15 %add_ln135_8" [assessment/toplevel.cpp:140]   --->   Operation 1076 'zext' 'zext_ln140_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1077 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_32 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_8" [assessment/toplevel.cpp:140]   --->   Operation 1077 'getelementptr' 'open_set_heap_f_score_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1078 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_24 = load i13 %open_set_heap_f_score_V_addr_32" [assessment/toplevel.cpp:140]   --->   Operation 1078 'load' 'open_set_heap_f_score_V_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 68 <SV = 64> <Delay = 3.25>
ST_68 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln135_12 = zext i15 %or_ln134_8" [assessment/toplevel.cpp:135]   --->   Operation 1079 'zext' 'zext_ln135_12' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln139_23 = zext i15 %add_ln135_8" [assessment/toplevel.cpp:139]   --->   Operation 1080 'zext' 'zext_ln139_23' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1081 [1/1] (2.42ns)   --->   "%icmp_ln139_8 = icmp_ult  i16 %zext_ln135_12, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 1081 'icmp' 'icmp_ln139_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1082 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_23 = load i13 %open_set_heap_f_score_V_addr_31" [assessment/toplevel.cpp:139]   --->   Operation 1082 'load' 'open_set_heap_f_score_V_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_68 : Operation 1083 [1/1] (2.42ns)   --->   "%icmp_ln140_9 = icmp_ult  i16 %zext_ln139_23, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 1083 'icmp' 'icmp_ln140_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1084 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_24 = load i13 %open_set_heap_f_score_V_addr_32" [assessment/toplevel.cpp:140]   --->   Operation 1084 'load' 'open_set_heap_f_score_V_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 69 <SV = 65> <Delay = 6.30>
ST_69 : Operation 1085 [1/1] (0.69ns)   --->   "%select_ln139_8 = select i1 %icmp_ln139_8, i11 %open_set_heap_f_score_V_load_23, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 1085 'select' 'select_ln139_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1086 [1/1] (0.69ns)   --->   "%select_ln140_9 = select i1 %icmp_ln140_9, i11 %open_set_heap_f_score_V_load_24, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 1086 'select' 'select_ln140_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1087 [1/1] (1.88ns)   --->   "%icmp_ln878_9 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_8"   --->   Operation 1087 'icmp' 'icmp_ln878_9' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1088 [1/1] (1.88ns)   --->   "%icmp_ln878_38 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_9"   --->   Operation 1088 'icmp' 'icmp_ln878_38' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1089 [1/1] (0.97ns)   --->   "%and_ln143_9 = and i1 %icmp_ln878_9, i1 %icmp_ln878_38" [assessment/toplevel.cpp:143]   --->   Operation 1089 'and' 'and_ln143_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1090 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_9, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 1090 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_69 : Operation 1091 [1/1] (1.88ns)   --->   "%icmp_ln878_39 = icmp_ult  i11 %select_ln139_8, i11 %select_ln140_9"   --->   Operation 1091 'icmp' 'icmp_ln878_39' <Predicate = (!and_ln143_9)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1092 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_39, void, void" [assessment/toplevel.cpp:148]   --->   Operation 1092 'br' 'br_ln148' <Predicate = (!and_ln143_9)> <Delay = 0.00>
ST_69 : Operation 1093 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_24, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:107]   --->   Operation 1093 'store' 'store_ln107' <Predicate = (!and_ln143_9 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_69 : Operation 1094 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_32 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_8" [assessment/toplevel.cpp:108]   --->   Operation 1094 'getelementptr' 'open_set_heap_g_score_V_addr_32' <Predicate = (!and_ln143_9 & !icmp_ln878_39)> <Delay = 0.00>
ST_69 : Operation 1095 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_25 = load i13 %open_set_heap_g_score_V_addr_32" [assessment/toplevel.cpp:108]   --->   Operation 1095 'load' 'open_set_heap_g_score_V_load_25' <Predicate = (!and_ln143_9 & !icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_69 : Operation 1096 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_32 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_8" [assessment/toplevel.cpp:109]   --->   Operation 1096 'getelementptr' 'open_set_heap_x_V_addr_32' <Predicate = (!and_ln143_9 & !icmp_ln878_39)> <Delay = 0.00>
ST_69 : Operation 1097 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_29 = load i13 %open_set_heap_x_V_addr_32" [assessment/toplevel.cpp:109]   --->   Operation 1097 'load' 'open_set_heap_x_V_load_29' <Predicate = (!and_ln143_9 & !icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_69 : Operation 1098 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_32 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_8" [assessment/toplevel.cpp:110]   --->   Operation 1098 'getelementptr' 'open_set_heap_y_V_addr_32' <Predicate = (!and_ln143_9 & !icmp_ln878_39)> <Delay = 0.00>
ST_69 : Operation 1099 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_29 = load i13 %open_set_heap_y_V_addr_32" [assessment/toplevel.cpp:110]   --->   Operation 1099 'load' 'open_set_heap_y_V_load_29' <Predicate = (!and_ln143_9 & !icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_69 : Operation 1100 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_23, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:107]   --->   Operation 1100 'store' 'store_ln107' <Predicate = (!and_ln143_9 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_69 : Operation 1101 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_31 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_8" [assessment/toplevel.cpp:108]   --->   Operation 1101 'getelementptr' 'open_set_heap_g_score_V_addr_31' <Predicate = (!and_ln143_9 & icmp_ln878_39)> <Delay = 0.00>
ST_69 : Operation 1102 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_9 = load i13 %open_set_heap_g_score_V_addr_31" [assessment/toplevel.cpp:108]   --->   Operation 1102 'load' 'open_set_heap_g_score_V_load_9' <Predicate = (!and_ln143_9 & icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_69 : Operation 1103 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_31 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_8" [assessment/toplevel.cpp:109]   --->   Operation 1103 'getelementptr' 'open_set_heap_x_V_addr_31' <Predicate = (!and_ln143_9 & icmp_ln878_39)> <Delay = 0.00>
ST_69 : Operation 1104 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_9 = load i13 %open_set_heap_x_V_addr_31" [assessment/toplevel.cpp:109]   --->   Operation 1104 'load' 'open_set_heap_x_V_load_9' <Predicate = (!and_ln143_9 & icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_69 : Operation 1105 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_31 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_8" [assessment/toplevel.cpp:110]   --->   Operation 1105 'getelementptr' 'open_set_heap_y_V_addr_31' <Predicate = (!and_ln143_9 & icmp_ln878_39)> <Delay = 0.00>
ST_69 : Operation 1106 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_9 = load i13 %open_set_heap_y_V_addr_31" [assessment/toplevel.cpp:110]   --->   Operation 1106 'load' 'open_set_heap_y_V_load_9' <Predicate = (!and_ln143_9 & icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 70 <SV = 66> <Delay = 5.57>
ST_70 : Operation 1107 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_25 = load i13 %open_set_heap_g_score_V_addr_32" [assessment/toplevel.cpp:108]   --->   Operation 1107 'load' 'open_set_heap_g_score_V_load_25' <Predicate = (!icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_70 : Operation 1108 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_25, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:108]   --->   Operation 1108 'store' 'store_ln108' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_70 : Operation 1109 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_29 = load i13 %open_set_heap_x_V_addr_32" [assessment/toplevel.cpp:109]   --->   Operation 1109 'load' 'open_set_heap_x_V_load_29' <Predicate = (!icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_70 : Operation 1110 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_29, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:109]   --->   Operation 1110 'store' 'store_ln109' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_70 : Operation 1111 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_29 = load i13 %open_set_heap_y_V_addr_32" [assessment/toplevel.cpp:110]   --->   Operation 1111 'load' 'open_set_heap_y_V_load_29' <Predicate = (!icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_70 : Operation 1112 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.10_ifconv"   --->   Operation 1112 'br' 'br_ln0' <Predicate = (!icmp_ln878_39)> <Delay = 1.58>
ST_70 : Operation 1113 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_9 = load i13 %open_set_heap_g_score_V_addr_31" [assessment/toplevel.cpp:108]   --->   Operation 1113 'load' 'open_set_heap_g_score_V_load_9' <Predicate = (icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_70 : Operation 1114 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_9, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:108]   --->   Operation 1114 'store' 'store_ln108' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_70 : Operation 1115 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_9 = load i13 %open_set_heap_x_V_addr_31" [assessment/toplevel.cpp:109]   --->   Operation 1115 'load' 'open_set_heap_x_V_load_9' <Predicate = (icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_70 : Operation 1116 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_9, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:109]   --->   Operation 1116 'store' 'store_ln109' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_70 : Operation 1117 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_9 = load i13 %open_set_heap_y_V_addr_31" [assessment/toplevel.cpp:110]   --->   Operation 1117 'load' 'open_set_heap_y_V_load_9' <Predicate = (icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_70 : Operation 1118 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.10_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 1118 'br' 'br_ln154' <Predicate = (icmp_ln878_39)> <Delay = 1.58>
ST_70 : Operation 1119 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %trunc_ln110, i4 %moves_target_addr_9" [assessment/toplevel.cpp:151]   --->   Operation 1119 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 71 <SV = 67> <Delay = 5.33>
ST_71 : Operation 1120 [1/1] (0.00ns)   --->   "%storemerge11_9 = phi i9 %open_set_heap_y_V_load_9, void, i9 %open_set_heap_y_V_load_29, void" [assessment/toplevel.cpp:110]   --->   Operation 1120 'phi' 'storemerge11_9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1121 [1/1] (0.00ns)   --->   "%current_3_9 = phi i15 %or_ln134_8, void, i15 %add_ln135_8, void" [assessment/toplevel.cpp:134]   --->   Operation 1121 'phi' 'current_3_9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = trunc i15 %current_3_9" [assessment/toplevel.cpp:110]   --->   Operation 1122 'trunc' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1123 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_9, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:110]   --->   Operation 1123 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_71 : Operation 1124 [1/1] (0.00ns)   --->   "%shl_ln134_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %current_3_9, i1 0" [assessment/toplevel.cpp:134]   --->   Operation 1124 'bitconcatenate' 'shl_ln134_9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1125 [1/1] (0.00ns)   --->   "%or_ln134_9 = or i16 %shl_ln134_9, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1125 'or' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1126 [1/1] (2.07ns)   --->   "%add_ln135_9 = add i16 %shl_ln134_9, i16 2" [assessment/toplevel.cpp:135]   --->   Operation 1126 'add' 'add_ln135_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln139_9 = zext i16 %or_ln134_9" [assessment/toplevel.cpp:139]   --->   Operation 1127 'zext' 'zext_ln139_9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1128 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_33 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_9" [assessment/toplevel.cpp:139]   --->   Operation 1128 'getelementptr' 'open_set_heap_f_score_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1129 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_25 = load i13 %open_set_heap_f_score_V_addr_33" [assessment/toplevel.cpp:139]   --->   Operation 1129 'load' 'open_set_heap_f_score_V_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_71 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln140_9 = zext i16 %add_ln135_9" [assessment/toplevel.cpp:140]   --->   Operation 1130 'zext' 'zext_ln140_9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1131 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_34 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_9" [assessment/toplevel.cpp:140]   --->   Operation 1131 'getelementptr' 'open_set_heap_f_score_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1132 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_26 = load i13 %open_set_heap_f_score_V_addr_34" [assessment/toplevel.cpp:140]   --->   Operation 1132 'load' 'open_set_heap_f_score_V_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 72 <SV = 68> <Delay = 3.25>
ST_72 : Operation 1133 [1/1] (2.42ns)   --->   "%icmp_ln139_9 = icmp_ult  i16 %or_ln134_9, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 1133 'icmp' 'icmp_ln139_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1134 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_25 = load i13 %open_set_heap_f_score_V_addr_33" [assessment/toplevel.cpp:139]   --->   Operation 1134 'load' 'open_set_heap_f_score_V_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_72 : Operation 1135 [1/1] (2.42ns)   --->   "%icmp_ln140_10 = icmp_ult  i16 %add_ln135_9, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 1135 'icmp' 'icmp_ln140_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1136 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_26 = load i13 %open_set_heap_f_score_V_addr_34" [assessment/toplevel.cpp:140]   --->   Operation 1136 'load' 'open_set_heap_f_score_V_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 73 <SV = 69> <Delay = 6.30>
ST_73 : Operation 1137 [1/1] (0.69ns)   --->   "%select_ln139_9 = select i1 %icmp_ln139_9, i11 %open_set_heap_f_score_V_load_25, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 1137 'select' 'select_ln139_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1138 [1/1] (0.69ns)   --->   "%select_ln140_10 = select i1 %icmp_ln140_10, i11 %open_set_heap_f_score_V_load_26, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 1138 'select' 'select_ln140_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1139 [1/1] (1.88ns)   --->   "%icmp_ln878_10 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_9"   --->   Operation 1139 'icmp' 'icmp_ln878_10' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1140 [1/1] (1.88ns)   --->   "%icmp_ln878_40 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_10"   --->   Operation 1140 'icmp' 'icmp_ln878_40' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1141 [1/1] (0.97ns)   --->   "%and_ln143_10 = and i1 %icmp_ln878_10, i1 %icmp_ln878_40" [assessment/toplevel.cpp:143]   --->   Operation 1141 'and' 'and_ln143_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1142 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_10, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 1142 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_73 : Operation 1143 [1/1] (1.88ns)   --->   "%icmp_ln878_41 = icmp_ult  i11 %select_ln139_9, i11 %select_ln140_10"   --->   Operation 1143 'icmp' 'icmp_ln878_41' <Predicate = (!and_ln143_10)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1144 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_41, void, void" [assessment/toplevel.cpp:148]   --->   Operation 1144 'br' 'br_ln148' <Predicate = (!and_ln143_10)> <Delay = 0.00>
ST_73 : Operation 1145 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_26, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:107]   --->   Operation 1145 'store' 'store_ln107' <Predicate = (!and_ln143_10 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_73 : Operation 1146 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_34 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_9" [assessment/toplevel.cpp:108]   --->   Operation 1146 'getelementptr' 'open_set_heap_g_score_V_addr_34' <Predicate = (!and_ln143_10 & !icmp_ln878_41)> <Delay = 0.00>
ST_73 : Operation 1147 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_26 = load i13 %open_set_heap_g_score_V_addr_34" [assessment/toplevel.cpp:108]   --->   Operation 1147 'load' 'open_set_heap_g_score_V_load_26' <Predicate = (!and_ln143_10 & !icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_73 : Operation 1148 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_34 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_9" [assessment/toplevel.cpp:109]   --->   Operation 1148 'getelementptr' 'open_set_heap_x_V_addr_34' <Predicate = (!and_ln143_10 & !icmp_ln878_41)> <Delay = 0.00>
ST_73 : Operation 1149 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_30 = load i13 %open_set_heap_x_V_addr_34" [assessment/toplevel.cpp:109]   --->   Operation 1149 'load' 'open_set_heap_x_V_load_30' <Predicate = (!and_ln143_10 & !icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_73 : Operation 1150 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_34 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_9" [assessment/toplevel.cpp:110]   --->   Operation 1150 'getelementptr' 'open_set_heap_y_V_addr_34' <Predicate = (!and_ln143_10 & !icmp_ln878_41)> <Delay = 0.00>
ST_73 : Operation 1151 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_30 = load i13 %open_set_heap_y_V_addr_34" [assessment/toplevel.cpp:110]   --->   Operation 1151 'load' 'open_set_heap_y_V_load_30' <Predicate = (!and_ln143_10 & !icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_73 : Operation 1152 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_25, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:107]   --->   Operation 1152 'store' 'store_ln107' <Predicate = (!and_ln143_10 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_73 : Operation 1153 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_33 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_9" [assessment/toplevel.cpp:108]   --->   Operation 1153 'getelementptr' 'open_set_heap_g_score_V_addr_33' <Predicate = (!and_ln143_10 & icmp_ln878_41)> <Delay = 0.00>
ST_73 : Operation 1154 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_10 = load i13 %open_set_heap_g_score_V_addr_33" [assessment/toplevel.cpp:108]   --->   Operation 1154 'load' 'open_set_heap_g_score_V_load_10' <Predicate = (!and_ln143_10 & icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_73 : Operation 1155 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_33 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_9" [assessment/toplevel.cpp:109]   --->   Operation 1155 'getelementptr' 'open_set_heap_x_V_addr_33' <Predicate = (!and_ln143_10 & icmp_ln878_41)> <Delay = 0.00>
ST_73 : Operation 1156 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_10 = load i13 %open_set_heap_x_V_addr_33" [assessment/toplevel.cpp:109]   --->   Operation 1156 'load' 'open_set_heap_x_V_load_10' <Predicate = (!and_ln143_10 & icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_73 : Operation 1157 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_33 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_9" [assessment/toplevel.cpp:110]   --->   Operation 1157 'getelementptr' 'open_set_heap_y_V_addr_33' <Predicate = (!and_ln143_10 & icmp_ln878_41)> <Delay = 0.00>
ST_73 : Operation 1158 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_10 = load i13 %open_set_heap_y_V_addr_33" [assessment/toplevel.cpp:110]   --->   Operation 1158 'load' 'open_set_heap_y_V_load_10' <Predicate = (!and_ln143_10 & icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 74 <SV = 70> <Delay = 5.57>
ST_74 : Operation 1159 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_26 = load i13 %open_set_heap_g_score_V_addr_34" [assessment/toplevel.cpp:108]   --->   Operation 1159 'load' 'open_set_heap_g_score_V_load_26' <Predicate = (!icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_74 : Operation 1160 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_26, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:108]   --->   Operation 1160 'store' 'store_ln108' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_74 : Operation 1161 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_30 = load i13 %open_set_heap_x_V_addr_34" [assessment/toplevel.cpp:109]   --->   Operation 1161 'load' 'open_set_heap_x_V_load_30' <Predicate = (!icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_74 : Operation 1162 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_30, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:109]   --->   Operation 1162 'store' 'store_ln109' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_74 : Operation 1163 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_30 = load i13 %open_set_heap_y_V_addr_34" [assessment/toplevel.cpp:110]   --->   Operation 1163 'load' 'open_set_heap_y_V_load_30' <Predicate = (!icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_74 : Operation 1164 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.11_ifconv"   --->   Operation 1164 'br' 'br_ln0' <Predicate = (!icmp_ln878_41)> <Delay = 1.58>
ST_74 : Operation 1165 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_10 = load i13 %open_set_heap_g_score_V_addr_33" [assessment/toplevel.cpp:108]   --->   Operation 1165 'load' 'open_set_heap_g_score_V_load_10' <Predicate = (icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_74 : Operation 1166 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_10, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:108]   --->   Operation 1166 'store' 'store_ln108' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_74 : Operation 1167 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_10 = load i13 %open_set_heap_x_V_addr_33" [assessment/toplevel.cpp:109]   --->   Operation 1167 'load' 'open_set_heap_x_V_load_10' <Predicate = (icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_74 : Operation 1168 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_10, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:109]   --->   Operation 1168 'store' 'store_ln109' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_74 : Operation 1169 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_10 = load i13 %open_set_heap_y_V_addr_33" [assessment/toplevel.cpp:110]   --->   Operation 1169 'load' 'open_set_heap_y_V_load_10' <Predicate = (icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_74 : Operation 1170 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.11_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 1170 'br' 'br_ln154' <Predicate = (icmp_ln878_41)> <Delay = 1.58>
ST_74 : Operation 1171 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %trunc_ln110_1, i4 %moves_target_addr_10" [assessment/toplevel.cpp:151]   --->   Operation 1171 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 75 <SV = 71> <Delay = 5.33>
ST_75 : Operation 1172 [1/1] (0.00ns)   --->   "%storemerge11_10 = phi i9 %open_set_heap_y_V_load_10, void, i9 %open_set_heap_y_V_load_30, void" [assessment/toplevel.cpp:110]   --->   Operation 1172 'phi' 'storemerge11_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1173 [1/1] (0.00ns)   --->   "%current_3_10_in_in = phi i16 %or_ln134_9, void, i16 %add_ln135_9, void" [assessment/toplevel.cpp:134]   --->   Operation 1173 'phi' 'current_3_10_in_in' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = trunc i16 %current_3_10_in_in" [assessment/toplevel.cpp:110]   --->   Operation 1174 'trunc' 'trunc_ln110_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1175 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_10, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:110]   --->   Operation 1175 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_75 : Operation 1176 [1/1] (0.00ns)   --->   "%shl_ln134 = shl i16 %current_3_10_in_in, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1176 'shl' 'shl_ln134' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1177 [1/1] (0.00ns)   --->   "%or_ln134_10 = or i16 %shl_ln134, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1177 'or' 'or_ln134_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1178 [1/1] (2.07ns)   --->   "%add_ln135_10 = add i16 %shl_ln134, i16 2" [assessment/toplevel.cpp:135]   --->   Operation 1178 'add' 'add_ln135_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln139_10 = zext i16 %or_ln134_10" [assessment/toplevel.cpp:139]   --->   Operation 1179 'zext' 'zext_ln139_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1180 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_35 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_10" [assessment/toplevel.cpp:139]   --->   Operation 1180 'getelementptr' 'open_set_heap_f_score_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1181 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_27 = load i13 %open_set_heap_f_score_V_addr_35" [assessment/toplevel.cpp:139]   --->   Operation 1181 'load' 'open_set_heap_f_score_V_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_75 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln140_10 = zext i16 %add_ln135_10" [assessment/toplevel.cpp:140]   --->   Operation 1182 'zext' 'zext_ln140_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1183 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_36 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_10" [assessment/toplevel.cpp:140]   --->   Operation 1183 'getelementptr' 'open_set_heap_f_score_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1184 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_28 = load i13 %open_set_heap_f_score_V_addr_36" [assessment/toplevel.cpp:140]   --->   Operation 1184 'load' 'open_set_heap_f_score_V_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 76 <SV = 72> <Delay = 3.25>
ST_76 : Operation 1185 [1/1] (2.42ns)   --->   "%icmp_ln139_10 = icmp_ult  i16 %or_ln134_10, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 1185 'icmp' 'icmp_ln139_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1186 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_27 = load i13 %open_set_heap_f_score_V_addr_35" [assessment/toplevel.cpp:139]   --->   Operation 1186 'load' 'open_set_heap_f_score_V_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_76 : Operation 1187 [1/1] (2.42ns)   --->   "%icmp_ln140_11 = icmp_ult  i16 %add_ln135_10, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 1187 'icmp' 'icmp_ln140_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1188 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_28 = load i13 %open_set_heap_f_score_V_addr_36" [assessment/toplevel.cpp:140]   --->   Operation 1188 'load' 'open_set_heap_f_score_V_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 77 <SV = 73> <Delay = 6.30>
ST_77 : Operation 1189 [1/1] (0.69ns)   --->   "%select_ln139_10 = select i1 %icmp_ln139_10, i11 %open_set_heap_f_score_V_load_27, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 1189 'select' 'select_ln139_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 1190 [1/1] (0.69ns)   --->   "%select_ln140_11 = select i1 %icmp_ln140_11, i11 %open_set_heap_f_score_V_load_28, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 1190 'select' 'select_ln140_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 1191 [1/1] (1.88ns)   --->   "%icmp_ln878_11 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_10"   --->   Operation 1191 'icmp' 'icmp_ln878_11' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1192 [1/1] (1.88ns)   --->   "%icmp_ln878_42 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_11"   --->   Operation 1192 'icmp' 'icmp_ln878_42' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1193 [1/1] (0.97ns)   --->   "%and_ln143_11 = and i1 %icmp_ln878_11, i1 %icmp_ln878_42" [assessment/toplevel.cpp:143]   --->   Operation 1193 'and' 'and_ln143_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1194 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_11, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 1194 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_77 : Operation 1195 [1/1] (1.88ns)   --->   "%icmp_ln878_43 = icmp_ult  i11 %select_ln139_10, i11 %select_ln140_11"   --->   Operation 1195 'icmp' 'icmp_ln878_43' <Predicate = (!and_ln143_11)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1196 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_43, void, void" [assessment/toplevel.cpp:148]   --->   Operation 1196 'br' 'br_ln148' <Predicate = (!and_ln143_11)> <Delay = 0.00>
ST_77 : Operation 1197 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_28, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:107]   --->   Operation 1197 'store' 'store_ln107' <Predicate = (!and_ln143_11 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_77 : Operation 1198 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_36 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_10" [assessment/toplevel.cpp:108]   --->   Operation 1198 'getelementptr' 'open_set_heap_g_score_V_addr_36' <Predicate = (!and_ln143_11 & !icmp_ln878_43)> <Delay = 0.00>
ST_77 : Operation 1199 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_27 = load i13 %open_set_heap_g_score_V_addr_36" [assessment/toplevel.cpp:108]   --->   Operation 1199 'load' 'open_set_heap_g_score_V_load_27' <Predicate = (!and_ln143_11 & !icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_77 : Operation 1200 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_36 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_10" [assessment/toplevel.cpp:109]   --->   Operation 1200 'getelementptr' 'open_set_heap_x_V_addr_36' <Predicate = (!and_ln143_11 & !icmp_ln878_43)> <Delay = 0.00>
ST_77 : Operation 1201 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_31 = load i13 %open_set_heap_x_V_addr_36" [assessment/toplevel.cpp:109]   --->   Operation 1201 'load' 'open_set_heap_x_V_load_31' <Predicate = (!and_ln143_11 & !icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_77 : Operation 1202 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_36 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_10" [assessment/toplevel.cpp:110]   --->   Operation 1202 'getelementptr' 'open_set_heap_y_V_addr_36' <Predicate = (!and_ln143_11 & !icmp_ln878_43)> <Delay = 0.00>
ST_77 : Operation 1203 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_31 = load i13 %open_set_heap_y_V_addr_36" [assessment/toplevel.cpp:110]   --->   Operation 1203 'load' 'open_set_heap_y_V_load_31' <Predicate = (!and_ln143_11 & !icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_77 : Operation 1204 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_27, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:107]   --->   Operation 1204 'store' 'store_ln107' <Predicate = (!and_ln143_11 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_77 : Operation 1205 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_35 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_10" [assessment/toplevel.cpp:108]   --->   Operation 1205 'getelementptr' 'open_set_heap_g_score_V_addr_35' <Predicate = (!and_ln143_11 & icmp_ln878_43)> <Delay = 0.00>
ST_77 : Operation 1206 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_11 = load i13 %open_set_heap_g_score_V_addr_35" [assessment/toplevel.cpp:108]   --->   Operation 1206 'load' 'open_set_heap_g_score_V_load_11' <Predicate = (!and_ln143_11 & icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_77 : Operation 1207 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_35 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_10" [assessment/toplevel.cpp:109]   --->   Operation 1207 'getelementptr' 'open_set_heap_x_V_addr_35' <Predicate = (!and_ln143_11 & icmp_ln878_43)> <Delay = 0.00>
ST_77 : Operation 1208 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_11 = load i13 %open_set_heap_x_V_addr_35" [assessment/toplevel.cpp:109]   --->   Operation 1208 'load' 'open_set_heap_x_V_load_11' <Predicate = (!and_ln143_11 & icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_77 : Operation 1209 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_35 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_10" [assessment/toplevel.cpp:110]   --->   Operation 1209 'getelementptr' 'open_set_heap_y_V_addr_35' <Predicate = (!and_ln143_11 & icmp_ln878_43)> <Delay = 0.00>
ST_77 : Operation 1210 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_11 = load i13 %open_set_heap_y_V_addr_35" [assessment/toplevel.cpp:110]   --->   Operation 1210 'load' 'open_set_heap_y_V_load_11' <Predicate = (!and_ln143_11 & icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 78 <SV = 74> <Delay = 5.57>
ST_78 : Operation 1211 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_27 = load i13 %open_set_heap_g_score_V_addr_36" [assessment/toplevel.cpp:108]   --->   Operation 1211 'load' 'open_set_heap_g_score_V_load_27' <Predicate = (!icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_78 : Operation 1212 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_27, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:108]   --->   Operation 1212 'store' 'store_ln108' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_78 : Operation 1213 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_31 = load i13 %open_set_heap_x_V_addr_36" [assessment/toplevel.cpp:109]   --->   Operation 1213 'load' 'open_set_heap_x_V_load_31' <Predicate = (!icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_78 : Operation 1214 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_31, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:109]   --->   Operation 1214 'store' 'store_ln109' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_78 : Operation 1215 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_31 = load i13 %open_set_heap_y_V_addr_36" [assessment/toplevel.cpp:110]   --->   Operation 1215 'load' 'open_set_heap_y_V_load_31' <Predicate = (!icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_78 : Operation 1216 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.12_ifconv"   --->   Operation 1216 'br' 'br_ln0' <Predicate = (!icmp_ln878_43)> <Delay = 1.58>
ST_78 : Operation 1217 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_11 = load i13 %open_set_heap_g_score_V_addr_35" [assessment/toplevel.cpp:108]   --->   Operation 1217 'load' 'open_set_heap_g_score_V_load_11' <Predicate = (icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_78 : Operation 1218 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_11, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:108]   --->   Operation 1218 'store' 'store_ln108' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_78 : Operation 1219 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_11 = load i13 %open_set_heap_x_V_addr_35" [assessment/toplevel.cpp:109]   --->   Operation 1219 'load' 'open_set_heap_x_V_load_11' <Predicate = (icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_78 : Operation 1220 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_11, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:109]   --->   Operation 1220 'store' 'store_ln109' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_78 : Operation 1221 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_11 = load i13 %open_set_heap_y_V_addr_35" [assessment/toplevel.cpp:110]   --->   Operation 1221 'load' 'open_set_heap_y_V_load_11' <Predicate = (icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_78 : Operation 1222 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.12_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 1222 'br' 'br_ln154' <Predicate = (icmp_ln878_43)> <Delay = 1.58>
ST_78 : Operation 1223 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %trunc_ln110_2, i4 %moves_target_addr_11" [assessment/toplevel.cpp:151]   --->   Operation 1223 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 79 <SV = 75> <Delay = 5.33>
ST_79 : Operation 1224 [1/1] (0.00ns)   --->   "%storemerge11_11 = phi i9 %open_set_heap_y_V_load_11, void, i9 %open_set_heap_y_V_load_31, void" [assessment/toplevel.cpp:110]   --->   Operation 1224 'phi' 'storemerge11_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1225 [1/1] (0.00ns)   --->   "%current_3_11_in_in = phi i16 %or_ln134_10, void, i16 %add_ln135_10, void" [assessment/toplevel.cpp:134]   --->   Operation 1225 'phi' 'current_3_11_in_in' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1226 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = trunc i16 %current_3_11_in_in" [assessment/toplevel.cpp:110]   --->   Operation 1226 'trunc' 'trunc_ln110_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1227 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_11, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:110]   --->   Operation 1227 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_79 : Operation 1228 [1/1] (0.00ns)   --->   "%shl_ln134_10 = shl i16 %current_3_11_in_in, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1228 'shl' 'shl_ln134_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1229 [1/1] (0.00ns)   --->   "%or_ln134_11 = or i16 %shl_ln134_10, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1229 'or' 'or_ln134_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1230 [1/1] (2.07ns)   --->   "%add_ln135_11 = add i16 %shl_ln134_10, i16 2" [assessment/toplevel.cpp:135]   --->   Operation 1230 'add' 'add_ln135_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln139_11 = zext i16 %or_ln134_11" [assessment/toplevel.cpp:139]   --->   Operation 1231 'zext' 'zext_ln139_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1232 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_37 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_11" [assessment/toplevel.cpp:139]   --->   Operation 1232 'getelementptr' 'open_set_heap_f_score_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1233 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_29 = load i13 %open_set_heap_f_score_V_addr_37" [assessment/toplevel.cpp:139]   --->   Operation 1233 'load' 'open_set_heap_f_score_V_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_79 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln140_11 = zext i16 %add_ln135_11" [assessment/toplevel.cpp:140]   --->   Operation 1234 'zext' 'zext_ln140_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1235 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_38 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_11" [assessment/toplevel.cpp:140]   --->   Operation 1235 'getelementptr' 'open_set_heap_f_score_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1236 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_30 = load i13 %open_set_heap_f_score_V_addr_38" [assessment/toplevel.cpp:140]   --->   Operation 1236 'load' 'open_set_heap_f_score_V_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 80 <SV = 76> <Delay = 3.25>
ST_80 : Operation 1237 [1/1] (2.42ns)   --->   "%icmp_ln139_11 = icmp_ult  i16 %or_ln134_11, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 1237 'icmp' 'icmp_ln139_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1238 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_29 = load i13 %open_set_heap_f_score_V_addr_37" [assessment/toplevel.cpp:139]   --->   Operation 1238 'load' 'open_set_heap_f_score_V_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_80 : Operation 1239 [1/1] (2.42ns)   --->   "%icmp_ln140_12 = icmp_ult  i16 %add_ln135_11, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 1239 'icmp' 'icmp_ln140_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1240 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_30 = load i13 %open_set_heap_f_score_V_addr_38" [assessment/toplevel.cpp:140]   --->   Operation 1240 'load' 'open_set_heap_f_score_V_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 81 <SV = 77> <Delay = 6.30>
ST_81 : Operation 1241 [1/1] (0.69ns)   --->   "%select_ln139_11 = select i1 %icmp_ln139_11, i11 %open_set_heap_f_score_V_load_29, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 1241 'select' 'select_ln139_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1242 [1/1] (0.69ns)   --->   "%select_ln140_12 = select i1 %icmp_ln140_12, i11 %open_set_heap_f_score_V_load_30, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 1242 'select' 'select_ln140_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1243 [1/1] (1.88ns)   --->   "%icmp_ln878_12 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_11"   --->   Operation 1243 'icmp' 'icmp_ln878_12' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1244 [1/1] (1.88ns)   --->   "%icmp_ln878_44 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_12"   --->   Operation 1244 'icmp' 'icmp_ln878_44' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1245 [1/1] (0.97ns)   --->   "%and_ln143_12 = and i1 %icmp_ln878_12, i1 %icmp_ln878_44" [assessment/toplevel.cpp:143]   --->   Operation 1245 'and' 'and_ln143_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1246 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_12, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 1246 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_81 : Operation 1247 [1/1] (1.88ns)   --->   "%icmp_ln878_45 = icmp_ult  i11 %select_ln139_11, i11 %select_ln140_12"   --->   Operation 1247 'icmp' 'icmp_ln878_45' <Predicate = (!and_ln143_12)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1248 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_45, void, void" [assessment/toplevel.cpp:148]   --->   Operation 1248 'br' 'br_ln148' <Predicate = (!and_ln143_12)> <Delay = 0.00>
ST_81 : Operation 1249 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_30, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:107]   --->   Operation 1249 'store' 'store_ln107' <Predicate = (!and_ln143_12 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_81 : Operation 1250 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_38 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_11" [assessment/toplevel.cpp:108]   --->   Operation 1250 'getelementptr' 'open_set_heap_g_score_V_addr_38' <Predicate = (!and_ln143_12 & !icmp_ln878_45)> <Delay = 0.00>
ST_81 : Operation 1251 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_28 = load i13 %open_set_heap_g_score_V_addr_38" [assessment/toplevel.cpp:108]   --->   Operation 1251 'load' 'open_set_heap_g_score_V_load_28' <Predicate = (!and_ln143_12 & !icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_81 : Operation 1252 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_38 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_11" [assessment/toplevel.cpp:109]   --->   Operation 1252 'getelementptr' 'open_set_heap_x_V_addr_38' <Predicate = (!and_ln143_12 & !icmp_ln878_45)> <Delay = 0.00>
ST_81 : Operation 1253 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_32 = load i13 %open_set_heap_x_V_addr_38" [assessment/toplevel.cpp:109]   --->   Operation 1253 'load' 'open_set_heap_x_V_load_32' <Predicate = (!and_ln143_12 & !icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_81 : Operation 1254 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_38 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_11" [assessment/toplevel.cpp:110]   --->   Operation 1254 'getelementptr' 'open_set_heap_y_V_addr_38' <Predicate = (!and_ln143_12 & !icmp_ln878_45)> <Delay = 0.00>
ST_81 : Operation 1255 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_32 = load i13 %open_set_heap_y_V_addr_38" [assessment/toplevel.cpp:110]   --->   Operation 1255 'load' 'open_set_heap_y_V_load_32' <Predicate = (!and_ln143_12 & !icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_81 : Operation 1256 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_29, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:107]   --->   Operation 1256 'store' 'store_ln107' <Predicate = (!and_ln143_12 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_81 : Operation 1257 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_37 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_11" [assessment/toplevel.cpp:108]   --->   Operation 1257 'getelementptr' 'open_set_heap_g_score_V_addr_37' <Predicate = (!and_ln143_12 & icmp_ln878_45)> <Delay = 0.00>
ST_81 : Operation 1258 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_12 = load i13 %open_set_heap_g_score_V_addr_37" [assessment/toplevel.cpp:108]   --->   Operation 1258 'load' 'open_set_heap_g_score_V_load_12' <Predicate = (!and_ln143_12 & icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_81 : Operation 1259 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_37 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_11" [assessment/toplevel.cpp:109]   --->   Operation 1259 'getelementptr' 'open_set_heap_x_V_addr_37' <Predicate = (!and_ln143_12 & icmp_ln878_45)> <Delay = 0.00>
ST_81 : Operation 1260 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_12 = load i13 %open_set_heap_x_V_addr_37" [assessment/toplevel.cpp:109]   --->   Operation 1260 'load' 'open_set_heap_x_V_load_12' <Predicate = (!and_ln143_12 & icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_81 : Operation 1261 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_37 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_11" [assessment/toplevel.cpp:110]   --->   Operation 1261 'getelementptr' 'open_set_heap_y_V_addr_37' <Predicate = (!and_ln143_12 & icmp_ln878_45)> <Delay = 0.00>
ST_81 : Operation 1262 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_12 = load i13 %open_set_heap_y_V_addr_37" [assessment/toplevel.cpp:110]   --->   Operation 1262 'load' 'open_set_heap_y_V_load_12' <Predicate = (!and_ln143_12 & icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 82 <SV = 78> <Delay = 5.57>
ST_82 : Operation 1263 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_28 = load i13 %open_set_heap_g_score_V_addr_38" [assessment/toplevel.cpp:108]   --->   Operation 1263 'load' 'open_set_heap_g_score_V_load_28' <Predicate = (!icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_82 : Operation 1264 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_28, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:108]   --->   Operation 1264 'store' 'store_ln108' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_82 : Operation 1265 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_32 = load i13 %open_set_heap_x_V_addr_38" [assessment/toplevel.cpp:109]   --->   Operation 1265 'load' 'open_set_heap_x_V_load_32' <Predicate = (!icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_82 : Operation 1266 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_32, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:109]   --->   Operation 1266 'store' 'store_ln109' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_82 : Operation 1267 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_32 = load i13 %open_set_heap_y_V_addr_38" [assessment/toplevel.cpp:110]   --->   Operation 1267 'load' 'open_set_heap_y_V_load_32' <Predicate = (!icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_82 : Operation 1268 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.13_ifconv"   --->   Operation 1268 'br' 'br_ln0' <Predicate = (!icmp_ln878_45)> <Delay = 1.58>
ST_82 : Operation 1269 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_12 = load i13 %open_set_heap_g_score_V_addr_37" [assessment/toplevel.cpp:108]   --->   Operation 1269 'load' 'open_set_heap_g_score_V_load_12' <Predicate = (icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_82 : Operation 1270 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_12, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:108]   --->   Operation 1270 'store' 'store_ln108' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_82 : Operation 1271 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_12 = load i13 %open_set_heap_x_V_addr_37" [assessment/toplevel.cpp:109]   --->   Operation 1271 'load' 'open_set_heap_x_V_load_12' <Predicate = (icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_82 : Operation 1272 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_12, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:109]   --->   Operation 1272 'store' 'store_ln109' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_82 : Operation 1273 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_12 = load i13 %open_set_heap_y_V_addr_37" [assessment/toplevel.cpp:110]   --->   Operation 1273 'load' 'open_set_heap_y_V_load_12' <Predicate = (icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_82 : Operation 1274 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.13_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 1274 'br' 'br_ln154' <Predicate = (icmp_ln878_45)> <Delay = 1.58>
ST_82 : Operation 1275 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %trunc_ln110_3, i4 %moves_target_addr_12" [assessment/toplevel.cpp:151]   --->   Operation 1275 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 83 <SV = 79> <Delay = 5.33>
ST_83 : Operation 1276 [1/1] (0.00ns)   --->   "%storemerge11_12 = phi i9 %open_set_heap_y_V_load_12, void, i9 %open_set_heap_y_V_load_32, void" [assessment/toplevel.cpp:110]   --->   Operation 1276 'phi' 'storemerge11_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1277 [1/1] (0.00ns)   --->   "%current_3_12_in_in = phi i16 %or_ln134_11, void, i16 %add_ln135_11, void" [assessment/toplevel.cpp:134]   --->   Operation 1277 'phi' 'current_3_12_in_in' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln110_4 = trunc i16 %current_3_12_in_in" [assessment/toplevel.cpp:110]   --->   Operation 1278 'trunc' 'trunc_ln110_4' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1279 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_12, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:110]   --->   Operation 1279 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_83 : Operation 1280 [1/1] (0.00ns)   --->   "%shl_ln134_11 = shl i16 %current_3_12_in_in, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1280 'shl' 'shl_ln134_11' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1281 [1/1] (0.00ns)   --->   "%or_ln134_12 = or i16 %shl_ln134_11, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1281 'or' 'or_ln134_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1282 [1/1] (2.07ns)   --->   "%add_ln135_12 = add i16 %shl_ln134_11, i16 2" [assessment/toplevel.cpp:135]   --->   Operation 1282 'add' 'add_ln135_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln139_12 = zext i16 %or_ln134_12" [assessment/toplevel.cpp:139]   --->   Operation 1283 'zext' 'zext_ln139_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1284 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_39 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_12" [assessment/toplevel.cpp:139]   --->   Operation 1284 'getelementptr' 'open_set_heap_f_score_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1285 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_31 = load i13 %open_set_heap_f_score_V_addr_39" [assessment/toplevel.cpp:139]   --->   Operation 1285 'load' 'open_set_heap_f_score_V_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_83 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln140_12 = zext i16 %add_ln135_12" [assessment/toplevel.cpp:140]   --->   Operation 1286 'zext' 'zext_ln140_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1287 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_40 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_12" [assessment/toplevel.cpp:140]   --->   Operation 1287 'getelementptr' 'open_set_heap_f_score_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1288 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_32 = load i13 %open_set_heap_f_score_V_addr_40" [assessment/toplevel.cpp:140]   --->   Operation 1288 'load' 'open_set_heap_f_score_V_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 84 <SV = 80> <Delay = 3.25>
ST_84 : Operation 1289 [1/1] (2.42ns)   --->   "%icmp_ln139_12 = icmp_ult  i16 %or_ln134_12, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 1289 'icmp' 'icmp_ln139_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1290 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_31 = load i13 %open_set_heap_f_score_V_addr_39" [assessment/toplevel.cpp:139]   --->   Operation 1290 'load' 'open_set_heap_f_score_V_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_84 : Operation 1291 [1/1] (2.42ns)   --->   "%icmp_ln140_13 = icmp_ult  i16 %add_ln135_12, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 1291 'icmp' 'icmp_ln140_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1292 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_32 = load i13 %open_set_heap_f_score_V_addr_40" [assessment/toplevel.cpp:140]   --->   Operation 1292 'load' 'open_set_heap_f_score_V_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 85 <SV = 81> <Delay = 6.30>
ST_85 : Operation 1293 [1/1] (0.69ns)   --->   "%select_ln139_12 = select i1 %icmp_ln139_12, i11 %open_set_heap_f_score_V_load_31, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 1293 'select' 'select_ln139_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 1294 [1/1] (0.69ns)   --->   "%select_ln140_13 = select i1 %icmp_ln140_13, i11 %open_set_heap_f_score_V_load_32, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 1294 'select' 'select_ln140_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 1295 [1/1] (1.88ns)   --->   "%icmp_ln878_13 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_12"   --->   Operation 1295 'icmp' 'icmp_ln878_13' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1296 [1/1] (1.88ns)   --->   "%icmp_ln878_46 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_13"   --->   Operation 1296 'icmp' 'icmp_ln878_46' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1297 [1/1] (0.97ns)   --->   "%and_ln143_13 = and i1 %icmp_ln878_13, i1 %icmp_ln878_46" [assessment/toplevel.cpp:143]   --->   Operation 1297 'and' 'and_ln143_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1298 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_13, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 1298 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_85 : Operation 1299 [1/1] (1.88ns)   --->   "%icmp_ln878_47 = icmp_ult  i11 %select_ln139_12, i11 %select_ln140_13"   --->   Operation 1299 'icmp' 'icmp_ln878_47' <Predicate = (!and_ln143_13)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1300 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_47, void, void" [assessment/toplevel.cpp:148]   --->   Operation 1300 'br' 'br_ln148' <Predicate = (!and_ln143_13)> <Delay = 0.00>
ST_85 : Operation 1301 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_32, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:107]   --->   Operation 1301 'store' 'store_ln107' <Predicate = (!and_ln143_13 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_85 : Operation 1302 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_40 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_12" [assessment/toplevel.cpp:108]   --->   Operation 1302 'getelementptr' 'open_set_heap_g_score_V_addr_40' <Predicate = (!and_ln143_13 & !icmp_ln878_47)> <Delay = 0.00>
ST_85 : Operation 1303 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_29 = load i13 %open_set_heap_g_score_V_addr_40" [assessment/toplevel.cpp:108]   --->   Operation 1303 'load' 'open_set_heap_g_score_V_load_29' <Predicate = (!and_ln143_13 & !icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_85 : Operation 1304 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_40 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_12" [assessment/toplevel.cpp:109]   --->   Operation 1304 'getelementptr' 'open_set_heap_x_V_addr_40' <Predicate = (!and_ln143_13 & !icmp_ln878_47)> <Delay = 0.00>
ST_85 : Operation 1305 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_33 = load i13 %open_set_heap_x_V_addr_40" [assessment/toplevel.cpp:109]   --->   Operation 1305 'load' 'open_set_heap_x_V_load_33' <Predicate = (!and_ln143_13 & !icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_85 : Operation 1306 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_40 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_12" [assessment/toplevel.cpp:110]   --->   Operation 1306 'getelementptr' 'open_set_heap_y_V_addr_40' <Predicate = (!and_ln143_13 & !icmp_ln878_47)> <Delay = 0.00>
ST_85 : Operation 1307 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_33 = load i13 %open_set_heap_y_V_addr_40" [assessment/toplevel.cpp:110]   --->   Operation 1307 'load' 'open_set_heap_y_V_load_33' <Predicate = (!and_ln143_13 & !icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_85 : Operation 1308 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_31, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:107]   --->   Operation 1308 'store' 'store_ln107' <Predicate = (!and_ln143_13 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_85 : Operation 1309 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_39 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_12" [assessment/toplevel.cpp:108]   --->   Operation 1309 'getelementptr' 'open_set_heap_g_score_V_addr_39' <Predicate = (!and_ln143_13 & icmp_ln878_47)> <Delay = 0.00>
ST_85 : Operation 1310 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_13 = load i13 %open_set_heap_g_score_V_addr_39" [assessment/toplevel.cpp:108]   --->   Operation 1310 'load' 'open_set_heap_g_score_V_load_13' <Predicate = (!and_ln143_13 & icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_85 : Operation 1311 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_39 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_12" [assessment/toplevel.cpp:109]   --->   Operation 1311 'getelementptr' 'open_set_heap_x_V_addr_39' <Predicate = (!and_ln143_13 & icmp_ln878_47)> <Delay = 0.00>
ST_85 : Operation 1312 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_13 = load i13 %open_set_heap_x_V_addr_39" [assessment/toplevel.cpp:109]   --->   Operation 1312 'load' 'open_set_heap_x_V_load_13' <Predicate = (!and_ln143_13 & icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_85 : Operation 1313 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_39 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_12" [assessment/toplevel.cpp:110]   --->   Operation 1313 'getelementptr' 'open_set_heap_y_V_addr_39' <Predicate = (!and_ln143_13 & icmp_ln878_47)> <Delay = 0.00>
ST_85 : Operation 1314 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_13 = load i13 %open_set_heap_y_V_addr_39" [assessment/toplevel.cpp:110]   --->   Operation 1314 'load' 'open_set_heap_y_V_load_13' <Predicate = (!and_ln143_13 & icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 86 <SV = 82> <Delay = 5.57>
ST_86 : Operation 1315 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_29 = load i13 %open_set_heap_g_score_V_addr_40" [assessment/toplevel.cpp:108]   --->   Operation 1315 'load' 'open_set_heap_g_score_V_load_29' <Predicate = (!icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_86 : Operation 1316 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_29, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:108]   --->   Operation 1316 'store' 'store_ln108' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_86 : Operation 1317 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_33 = load i13 %open_set_heap_x_V_addr_40" [assessment/toplevel.cpp:109]   --->   Operation 1317 'load' 'open_set_heap_x_V_load_33' <Predicate = (!icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_86 : Operation 1318 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_33, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:109]   --->   Operation 1318 'store' 'store_ln109' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_86 : Operation 1319 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_33 = load i13 %open_set_heap_y_V_addr_40" [assessment/toplevel.cpp:110]   --->   Operation 1319 'load' 'open_set_heap_y_V_load_33' <Predicate = (!icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_86 : Operation 1320 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.14_ifconv"   --->   Operation 1320 'br' 'br_ln0' <Predicate = (!icmp_ln878_47)> <Delay = 1.58>
ST_86 : Operation 1321 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_13 = load i13 %open_set_heap_g_score_V_addr_39" [assessment/toplevel.cpp:108]   --->   Operation 1321 'load' 'open_set_heap_g_score_V_load_13' <Predicate = (icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_86 : Operation 1322 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_13, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:108]   --->   Operation 1322 'store' 'store_ln108' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_86 : Operation 1323 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_13 = load i13 %open_set_heap_x_V_addr_39" [assessment/toplevel.cpp:109]   --->   Operation 1323 'load' 'open_set_heap_x_V_load_13' <Predicate = (icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_86 : Operation 1324 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_13, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:109]   --->   Operation 1324 'store' 'store_ln109' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_86 : Operation 1325 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_13 = load i13 %open_set_heap_y_V_addr_39" [assessment/toplevel.cpp:110]   --->   Operation 1325 'load' 'open_set_heap_y_V_load_13' <Predicate = (icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_86 : Operation 1326 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.14_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 1326 'br' 'br_ln154' <Predicate = (icmp_ln878_47)> <Delay = 1.58>
ST_86 : Operation 1327 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %trunc_ln110_4, i4 %moves_target_addr_13" [assessment/toplevel.cpp:151]   --->   Operation 1327 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 87 <SV = 83> <Delay = 5.33>
ST_87 : Operation 1328 [1/1] (0.00ns)   --->   "%storemerge11_13 = phi i9 %open_set_heap_y_V_load_13, void, i9 %open_set_heap_y_V_load_33, void" [assessment/toplevel.cpp:110]   --->   Operation 1328 'phi' 'storemerge11_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1329 [1/1] (0.00ns)   --->   "%current_3_13_in_in = phi i16 %or_ln134_12, void, i16 %add_ln135_12, void" [assessment/toplevel.cpp:134]   --->   Operation 1329 'phi' 'current_3_13_in_in' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln110_5 = trunc i16 %current_3_13_in_in" [assessment/toplevel.cpp:110]   --->   Operation 1330 'trunc' 'trunc_ln110_5' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1331 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_13, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:110]   --->   Operation 1331 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_87 : Operation 1332 [1/1] (0.00ns)   --->   "%shl_ln134_12 = shl i16 %current_3_13_in_in, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1332 'shl' 'shl_ln134_12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1333 [1/1] (0.00ns)   --->   "%or_ln134_13 = or i16 %shl_ln134_12, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1333 'or' 'or_ln134_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1334 [1/1] (2.07ns)   --->   "%add_ln135_13 = add i16 %shl_ln134_12, i16 2" [assessment/toplevel.cpp:135]   --->   Operation 1334 'add' 'add_ln135_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln139_13 = zext i16 %or_ln134_13" [assessment/toplevel.cpp:139]   --->   Operation 1335 'zext' 'zext_ln139_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1336 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_41 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_13" [assessment/toplevel.cpp:139]   --->   Operation 1336 'getelementptr' 'open_set_heap_f_score_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1337 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_33 = load i13 %open_set_heap_f_score_V_addr_41" [assessment/toplevel.cpp:139]   --->   Operation 1337 'load' 'open_set_heap_f_score_V_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_87 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln140_13 = zext i16 %add_ln135_13" [assessment/toplevel.cpp:140]   --->   Operation 1338 'zext' 'zext_ln140_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1339 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_42 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_13" [assessment/toplevel.cpp:140]   --->   Operation 1339 'getelementptr' 'open_set_heap_f_score_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1340 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_34 = load i13 %open_set_heap_f_score_V_addr_42" [assessment/toplevel.cpp:140]   --->   Operation 1340 'load' 'open_set_heap_f_score_V_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 88 <SV = 84> <Delay = 3.25>
ST_88 : Operation 1341 [1/1] (2.42ns)   --->   "%icmp_ln139_13 = icmp_ult  i16 %or_ln134_13, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 1341 'icmp' 'icmp_ln139_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1342 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_33 = load i13 %open_set_heap_f_score_V_addr_41" [assessment/toplevel.cpp:139]   --->   Operation 1342 'load' 'open_set_heap_f_score_V_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_88 : Operation 1343 [1/1] (2.42ns)   --->   "%icmp_ln140_14 = icmp_ult  i16 %add_ln135_13, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 1343 'icmp' 'icmp_ln140_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1344 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_34 = load i13 %open_set_heap_f_score_V_addr_42" [assessment/toplevel.cpp:140]   --->   Operation 1344 'load' 'open_set_heap_f_score_V_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 89 <SV = 85> <Delay = 6.30>
ST_89 : Operation 1345 [1/1] (0.69ns)   --->   "%select_ln139_13 = select i1 %icmp_ln139_13, i11 %open_set_heap_f_score_V_load_33, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 1345 'select' 'select_ln139_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 1346 [1/1] (0.69ns)   --->   "%select_ln140_14 = select i1 %icmp_ln140_14, i11 %open_set_heap_f_score_V_load_34, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 1346 'select' 'select_ln140_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 1347 [1/1] (1.88ns)   --->   "%icmp_ln878_14 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_13"   --->   Operation 1347 'icmp' 'icmp_ln878_14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1348 [1/1] (1.88ns)   --->   "%icmp_ln878_48 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_14"   --->   Operation 1348 'icmp' 'icmp_ln878_48' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1349 [1/1] (0.97ns)   --->   "%and_ln143_14 = and i1 %icmp_ln878_14, i1 %icmp_ln878_48" [assessment/toplevel.cpp:143]   --->   Operation 1349 'and' 'and_ln143_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1350 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_14, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 1350 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_89 : Operation 1351 [1/1] (1.88ns)   --->   "%icmp_ln878_49 = icmp_ult  i11 %select_ln139_13, i11 %select_ln140_14"   --->   Operation 1351 'icmp' 'icmp_ln878_49' <Predicate = (!and_ln143_14)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1352 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_49, void, void" [assessment/toplevel.cpp:148]   --->   Operation 1352 'br' 'br_ln148' <Predicate = (!and_ln143_14)> <Delay = 0.00>
ST_89 : Operation 1353 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_34, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:107]   --->   Operation 1353 'store' 'store_ln107' <Predicate = (!and_ln143_14 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_89 : Operation 1354 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_42 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_13" [assessment/toplevel.cpp:108]   --->   Operation 1354 'getelementptr' 'open_set_heap_g_score_V_addr_42' <Predicate = (!and_ln143_14 & !icmp_ln878_49)> <Delay = 0.00>
ST_89 : Operation 1355 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_30 = load i13 %open_set_heap_g_score_V_addr_42" [assessment/toplevel.cpp:108]   --->   Operation 1355 'load' 'open_set_heap_g_score_V_load_30' <Predicate = (!and_ln143_14 & !icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_89 : Operation 1356 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_42 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_13" [assessment/toplevel.cpp:109]   --->   Operation 1356 'getelementptr' 'open_set_heap_x_V_addr_42' <Predicate = (!and_ln143_14 & !icmp_ln878_49)> <Delay = 0.00>
ST_89 : Operation 1357 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_34 = load i13 %open_set_heap_x_V_addr_42" [assessment/toplevel.cpp:109]   --->   Operation 1357 'load' 'open_set_heap_x_V_load_34' <Predicate = (!and_ln143_14 & !icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_89 : Operation 1358 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_42 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_13" [assessment/toplevel.cpp:110]   --->   Operation 1358 'getelementptr' 'open_set_heap_y_V_addr_42' <Predicate = (!and_ln143_14 & !icmp_ln878_49)> <Delay = 0.00>
ST_89 : Operation 1359 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_34 = load i13 %open_set_heap_y_V_addr_42" [assessment/toplevel.cpp:110]   --->   Operation 1359 'load' 'open_set_heap_y_V_load_34' <Predicate = (!and_ln143_14 & !icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_89 : Operation 1360 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_33, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:107]   --->   Operation 1360 'store' 'store_ln107' <Predicate = (!and_ln143_14 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_89 : Operation 1361 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_41 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_13" [assessment/toplevel.cpp:108]   --->   Operation 1361 'getelementptr' 'open_set_heap_g_score_V_addr_41' <Predicate = (!and_ln143_14 & icmp_ln878_49)> <Delay = 0.00>
ST_89 : Operation 1362 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_14 = load i13 %open_set_heap_g_score_V_addr_41" [assessment/toplevel.cpp:108]   --->   Operation 1362 'load' 'open_set_heap_g_score_V_load_14' <Predicate = (!and_ln143_14 & icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_89 : Operation 1363 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_41 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_13" [assessment/toplevel.cpp:109]   --->   Operation 1363 'getelementptr' 'open_set_heap_x_V_addr_41' <Predicate = (!and_ln143_14 & icmp_ln878_49)> <Delay = 0.00>
ST_89 : Operation 1364 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_14 = load i13 %open_set_heap_x_V_addr_41" [assessment/toplevel.cpp:109]   --->   Operation 1364 'load' 'open_set_heap_x_V_load_14' <Predicate = (!and_ln143_14 & icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_89 : Operation 1365 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_41 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_13" [assessment/toplevel.cpp:110]   --->   Operation 1365 'getelementptr' 'open_set_heap_y_V_addr_41' <Predicate = (!and_ln143_14 & icmp_ln878_49)> <Delay = 0.00>
ST_89 : Operation 1366 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_14 = load i13 %open_set_heap_y_V_addr_41" [assessment/toplevel.cpp:110]   --->   Operation 1366 'load' 'open_set_heap_y_V_load_14' <Predicate = (!and_ln143_14 & icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 90 <SV = 86> <Delay = 5.57>
ST_90 : Operation 1367 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_30 = load i13 %open_set_heap_g_score_V_addr_42" [assessment/toplevel.cpp:108]   --->   Operation 1367 'load' 'open_set_heap_g_score_V_load_30' <Predicate = (!icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_90 : Operation 1368 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_30, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:108]   --->   Operation 1368 'store' 'store_ln108' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_90 : Operation 1369 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_34 = load i13 %open_set_heap_x_V_addr_42" [assessment/toplevel.cpp:109]   --->   Operation 1369 'load' 'open_set_heap_x_V_load_34' <Predicate = (!icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_90 : Operation 1370 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_34, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:109]   --->   Operation 1370 'store' 'store_ln109' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_90 : Operation 1371 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_34 = load i13 %open_set_heap_y_V_addr_42" [assessment/toplevel.cpp:110]   --->   Operation 1371 'load' 'open_set_heap_y_V_load_34' <Predicate = (!icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_90 : Operation 1372 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.15_ifconv"   --->   Operation 1372 'br' 'br_ln0' <Predicate = (!icmp_ln878_49)> <Delay = 1.58>
ST_90 : Operation 1373 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_14 = load i13 %open_set_heap_g_score_V_addr_41" [assessment/toplevel.cpp:108]   --->   Operation 1373 'load' 'open_set_heap_g_score_V_load_14' <Predicate = (icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_90 : Operation 1374 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_14, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:108]   --->   Operation 1374 'store' 'store_ln108' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_90 : Operation 1375 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_14 = load i13 %open_set_heap_x_V_addr_41" [assessment/toplevel.cpp:109]   --->   Operation 1375 'load' 'open_set_heap_x_V_load_14' <Predicate = (icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_90 : Operation 1376 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_14, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:109]   --->   Operation 1376 'store' 'store_ln109' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_90 : Operation 1377 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_14 = load i13 %open_set_heap_y_V_addr_41" [assessment/toplevel.cpp:110]   --->   Operation 1377 'load' 'open_set_heap_y_V_load_14' <Predicate = (icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_90 : Operation 1378 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.15_ifconv" [assessment/toplevel.cpp:154]   --->   Operation 1378 'br' 'br_ln154' <Predicate = (icmp_ln878_49)> <Delay = 1.58>
ST_90 : Operation 1379 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %trunc_ln110_5, i4 %moves_target_addr_14" [assessment/toplevel.cpp:151]   --->   Operation 1379 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 91 <SV = 87> <Delay = 5.33>
ST_91 : Operation 1380 [1/1] (0.00ns)   --->   "%storemerge11_14 = phi i9 %open_set_heap_y_V_load_14, void, i9 %open_set_heap_y_V_load_34, void" [assessment/toplevel.cpp:110]   --->   Operation 1380 'phi' 'storemerge11_14' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1381 [1/1] (0.00ns)   --->   "%current_3_14_in_in = phi i16 %or_ln134_13, void, i16 %add_ln135_13, void" [assessment/toplevel.cpp:134]   --->   Operation 1381 'phi' 'current_3_14_in_in' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1382 [1/1] (0.00ns)   --->   "%trunc_ln110_6 = trunc i16 %current_3_14_in_in" [assessment/toplevel.cpp:110]   --->   Operation 1382 'trunc' 'trunc_ln110_6' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1383 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_14, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:110]   --->   Operation 1383 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_91 : Operation 1384 [1/1] (0.00ns)   --->   "%shl_ln134_13 = shl i16 %current_3_14_in_in, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1384 'shl' 'shl_ln134_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1385 [1/1] (0.00ns)   --->   "%or_ln134_14 = or i16 %shl_ln134_13, i16 1" [assessment/toplevel.cpp:134]   --->   Operation 1385 'or' 'or_ln134_14' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1386 [1/1] (2.07ns)   --->   "%add_ln135_14 = add i16 %shl_ln134_13, i16 2" [assessment/toplevel.cpp:135]   --->   Operation 1386 'add' 'add_ln135_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln139_14 = zext i16 %or_ln134_14" [assessment/toplevel.cpp:139]   --->   Operation 1387 'zext' 'zext_ln139_14' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1388 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_43 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln139_14" [assessment/toplevel.cpp:139]   --->   Operation 1388 'getelementptr' 'open_set_heap_f_score_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1389 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_35 = load i13 %open_set_heap_f_score_V_addr_43" [assessment/toplevel.cpp:139]   --->   Operation 1389 'load' 'open_set_heap_f_score_V_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_91 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln140_14 = zext i16 %add_ln135_14" [assessment/toplevel.cpp:140]   --->   Operation 1390 'zext' 'zext_ln140_14' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1391 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_44 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln140_14" [assessment/toplevel.cpp:140]   --->   Operation 1391 'getelementptr' 'open_set_heap_f_score_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1392 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_36 = load i13 %open_set_heap_f_score_V_addr_44" [assessment/toplevel.cpp:140]   --->   Operation 1392 'load' 'open_set_heap_f_score_V_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 92 <SV = 88> <Delay = 3.25>
ST_92 : Operation 1393 [1/1] (2.42ns)   --->   "%icmp_ln139_14 = icmp_ult  i16 %or_ln134_14, i16 %add_ln257" [assessment/toplevel.cpp:139]   --->   Operation 1393 'icmp' 'icmp_ln139_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1394 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_35 = load i13 %open_set_heap_f_score_V_addr_43" [assessment/toplevel.cpp:139]   --->   Operation 1394 'load' 'open_set_heap_f_score_V_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_92 : Operation 1395 [1/1] (2.42ns)   --->   "%icmp_ln140_15 = icmp_ult  i16 %add_ln135_14, i16 %add_ln257" [assessment/toplevel.cpp:140]   --->   Operation 1395 'icmp' 'icmp_ln140_15' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1396 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_36 = load i13 %open_set_heap_f_score_V_addr_44" [assessment/toplevel.cpp:140]   --->   Operation 1396 'load' 'open_set_heap_f_score_V_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 93 <SV = 89> <Delay = 6.30>
ST_93 : Operation 1397 [1/1] (0.69ns)   --->   "%select_ln139_14 = select i1 %icmp_ln139_14, i11 %open_set_heap_f_score_V_load_35, i11 2047" [assessment/toplevel.cpp:139]   --->   Operation 1397 'select' 'select_ln139_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1398 [1/1] (0.69ns)   --->   "%select_ln140_15 = select i1 %icmp_ln140_15, i11 %open_set_heap_f_score_V_load_36, i11 2047" [assessment/toplevel.cpp:140]   --->   Operation 1398 'select' 'select_ln140_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1399 [1/1] (1.88ns)   --->   "%icmp_ln878_15 = icmp_ult  i11 %node_f_score_V, i11 %select_ln139_14"   --->   Operation 1399 'icmp' 'icmp_ln878_15' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1400 [1/1] (1.88ns)   --->   "%icmp_ln878_50 = icmp_ult  i11 %node_f_score_V, i11 %select_ln140_15"   --->   Operation 1400 'icmp' 'icmp_ln878_50' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1401 [1/1] (0.97ns)   --->   "%and_ln143_15 = and i1 %icmp_ln878_15, i1 %icmp_ln878_50" [assessment/toplevel.cpp:143]   --->   Operation 1401 'and' 'and_ln143_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1402 [1/1] (2.75ns)   --->   "%br_ln143 = br i1 %and_ln143_15, void, void %.loopexit" [assessment/toplevel.cpp:143]   --->   Operation 1402 'br' 'br_ln143' <Predicate = true> <Delay = 2.75>
ST_93 : Operation 1403 [1/1] (1.88ns)   --->   "%icmp_ln878_51 = icmp_ult  i11 %select_ln139_14, i11 %select_ln140_15"   --->   Operation 1403 'icmp' 'icmp_ln878_51' <Predicate = (!and_ln143_15)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1404 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln878_51, void, void" [assessment/toplevel.cpp:148]   --->   Operation 1404 'br' 'br_ln148' <Predicate = (!and_ln143_15)> <Delay = 0.00>
ST_93 : Operation 1405 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_36, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:107]   --->   Operation 1405 'store' 'store_ln107' <Predicate = (!and_ln143_15 & !icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_93 : Operation 1406 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_44 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln140_14" [assessment/toplevel.cpp:108]   --->   Operation 1406 'getelementptr' 'open_set_heap_g_score_V_addr_44' <Predicate = (!and_ln143_15 & !icmp_ln878_51)> <Delay = 0.00>
ST_93 : Operation 1407 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_31 = load i13 %open_set_heap_g_score_V_addr_44" [assessment/toplevel.cpp:108]   --->   Operation 1407 'load' 'open_set_heap_g_score_V_load_31' <Predicate = (!and_ln143_15 & !icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_93 : Operation 1408 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_44 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln140_14" [assessment/toplevel.cpp:109]   --->   Operation 1408 'getelementptr' 'open_set_heap_x_V_addr_44' <Predicate = (!and_ln143_15 & !icmp_ln878_51)> <Delay = 0.00>
ST_93 : Operation 1409 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_35 = load i13 %open_set_heap_x_V_addr_44" [assessment/toplevel.cpp:109]   --->   Operation 1409 'load' 'open_set_heap_x_V_load_35' <Predicate = (!and_ln143_15 & !icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_93 : Operation 1410 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_44 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln140_14" [assessment/toplevel.cpp:110]   --->   Operation 1410 'getelementptr' 'open_set_heap_y_V_addr_44' <Predicate = (!and_ln143_15 & !icmp_ln878_51)> <Delay = 0.00>
ST_93 : Operation 1411 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_35 = load i13 %open_set_heap_y_V_addr_44" [assessment/toplevel.cpp:110]   --->   Operation 1411 'load' 'open_set_heap_y_V_load_35' <Predicate = (!and_ln143_15 & !icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_93 : Operation 1412 [1/1] (2.32ns)   --->   "%store_ln107 = store i11 %open_set_heap_f_score_V_load_35, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:107]   --->   Operation 1412 'store' 'store_ln107' <Predicate = (!and_ln143_15 & icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_93 : Operation 1413 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_43 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln139_14" [assessment/toplevel.cpp:108]   --->   Operation 1413 'getelementptr' 'open_set_heap_g_score_V_addr_43' <Predicate = (!and_ln143_15 & icmp_ln878_51)> <Delay = 0.00>
ST_93 : Operation 1414 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_15 = load i13 %open_set_heap_g_score_V_addr_43" [assessment/toplevel.cpp:108]   --->   Operation 1414 'load' 'open_set_heap_g_score_V_load_15' <Predicate = (!and_ln143_15 & icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_93 : Operation 1415 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_43 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln139_14" [assessment/toplevel.cpp:109]   --->   Operation 1415 'getelementptr' 'open_set_heap_x_V_addr_43' <Predicate = (!and_ln143_15 & icmp_ln878_51)> <Delay = 0.00>
ST_93 : Operation 1416 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_15 = load i13 %open_set_heap_x_V_addr_43" [assessment/toplevel.cpp:109]   --->   Operation 1416 'load' 'open_set_heap_x_V_load_15' <Predicate = (!and_ln143_15 & icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_93 : Operation 1417 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_43 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln139_14" [assessment/toplevel.cpp:110]   --->   Operation 1417 'getelementptr' 'open_set_heap_y_V_addr_43' <Predicate = (!and_ln143_15 & icmp_ln878_51)> <Delay = 0.00>
ST_93 : Operation 1418 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_15 = load i13 %open_set_heap_y_V_addr_43" [assessment/toplevel.cpp:110]   --->   Operation 1418 'load' 'open_set_heap_y_V_load_15' <Predicate = (!and_ln143_15 & icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 94 <SV = 90> <Delay = 5.57>
ST_94 : Operation 1419 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_31 = load i13 %open_set_heap_g_score_V_addr_44" [assessment/toplevel.cpp:108]   --->   Operation 1419 'load' 'open_set_heap_g_score_V_load_31' <Predicate = (!icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_94 : Operation 1420 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_31, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:108]   --->   Operation 1420 'store' 'store_ln108' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_94 : Operation 1421 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_35 = load i13 %open_set_heap_x_V_addr_44" [assessment/toplevel.cpp:109]   --->   Operation 1421 'load' 'open_set_heap_x_V_load_35' <Predicate = (!icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_94 : Operation 1422 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_35, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:109]   --->   Operation 1422 'store' 'store_ln109' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_94 : Operation 1423 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_35 = load i13 %open_set_heap_y_V_addr_44" [assessment/toplevel.cpp:110]   --->   Operation 1423 'load' 'open_set_heap_y_V_load_35' <Predicate = (!icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_94 : Operation 1424 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.16"   --->   Operation 1424 'br' 'br_ln0' <Predicate = (!icmp_ln878_51)> <Delay = 1.58>
ST_94 : Operation 1425 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_15 = load i13 %open_set_heap_g_score_V_addr_43" [assessment/toplevel.cpp:108]   --->   Operation 1425 'load' 'open_set_heap_g_score_V_load_15' <Predicate = (icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_94 : Operation 1426 [1/1] (2.32ns)   --->   "%store_ln108 = store i11 %open_set_heap_g_score_V_load_15, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:108]   --->   Operation 1426 'store' 'store_ln108' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_94 : Operation 1427 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_15 = load i13 %open_set_heap_x_V_addr_43" [assessment/toplevel.cpp:109]   --->   Operation 1427 'load' 'open_set_heap_x_V_load_15' <Predicate = (icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_94 : Operation 1428 [1/1] (2.32ns)   --->   "%store_ln109 = store i9 %open_set_heap_x_V_load_15, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:109]   --->   Operation 1428 'store' 'store_ln109' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_94 : Operation 1429 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_15 = load i13 %open_set_heap_y_V_addr_43" [assessment/toplevel.cpp:110]   --->   Operation 1429 'load' 'open_set_heap_y_V_load_15' <Predicate = (icmp_ln878_51)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_94 : Operation 1430 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.preheader.16" [assessment/toplevel.cpp:154]   --->   Operation 1430 'br' 'br_ln154' <Predicate = (icmp_ln878_51)> <Delay = 1.58>
ST_94 : Operation 1431 [1/1] (2.32ns)   --->   "%store_ln151 = store i13 %trunc_ln110_6, i4 %moves_target_addr_15" [assessment/toplevel.cpp:151]   --->   Operation 1431 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 95 <SV = 91> <Delay = 2.75>
ST_95 : Operation 1432 [1/1] (0.00ns)   --->   "%storemerge11_15 = phi i9 %open_set_heap_y_V_load_15, void, i9 %open_set_heap_y_V_load_35, void" [assessment/toplevel.cpp:110]   --->   Operation 1432 'phi' 'storemerge11_15' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1433 [1/1] (0.00ns)   --->   "%current_3_15_in_in = phi i16 %or_ln134_14, void, i16 %add_ln135_14, void" [assessment/toplevel.cpp:134]   --->   Operation 1433 'phi' 'current_3_15_in_in' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i16 %current_3_15_in_in" [assessment/toplevel.cpp:139]   --->   Operation 1434 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1435 [1/1] (2.32ns)   --->   "%store_ln110 = store i9 %storemerge11_15, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:110]   --->   Operation 1435 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_95 : Operation 1436 [1/1] (2.75ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 1436 'br' 'br_ln0' <Predicate = true> <Delay = 2.75>

State 96 <SV = 92> <Delay = 1.58>
ST_96 : Operation 1437 [1/1] (0.00ns)   --->   "%current24 = phi i13 %trunc_ln139, void %.preheader.16, i13 0, void %.split21.0, i13 %zext_ln110, void %.preheader.1_ifconv, i13 %zext_ln110_1, void %.preheader.2_ifconv, i13 %zext_ln110_2, void %.preheader.3_ifconv, i13 %zext_ln110_3, void %.preheader.4_ifconv, i13 %zext_ln110_4, void %.preheader.5_ifconv, i13 %zext_ln110_5, void %.preheader.6_ifconv, i13 %zext_ln110_6, void %.preheader.7_ifconv, i13 %zext_ln110_7, void %.preheader.8_ifconv, i13 %trunc_ln110, void %.preheader.9_ifconv, i13 %trunc_ln110_1, void %.preheader.10_ifconv, i13 %trunc_ln110_2, void %.preheader.11_ifconv, i13 %trunc_ln110_3, void %.preheader.12_ifconv, i13 %trunc_ln110_4, void %.preheader.13_ifconv, i13 %trunc_ln110_5, void %.preheader.14_ifconv, i13 %trunc_ln110_6, void %.preheader.15_ifconv" [assessment/toplevel.cpp:139]   --->   Operation 1437 'phi' 'current24' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1438 [1/1] (0.00ns)   --->   "%move_count_0_i_i_i1002 = phi i5 16, void %.preheader.16, i5 0, void %.split21.0, i5 1, void %.preheader.1_ifconv, i5 2, void %.preheader.2_ifconv, i5 3, void %.preheader.3_ifconv, i5 4, void %.preheader.4_ifconv, i5 5, void %.preheader.5_ifconv, i5 6, void %.preheader.6_ifconv, i5 7, void %.preheader.7_ifconv, i5 8, void %.preheader.8_ifconv, i5 9, void %.preheader.9_ifconv, i5 10, void %.preheader.10_ifconv, i5 11, void %.preheader.11_ifconv, i5 12, void %.preheader.12_ifconv, i5 13, void %.preheader.13_ifconv, i5 14, void %.preheader.14_ifconv, i5 15, void %.preheader.15_ifconv"   --->   Operation 1438 'phi' 'move_count_0_i_i_i1002' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1439 [1/1] (1.36ns)   --->   "%icmp_ln165 = icmp_eq  i5 %move_count_0_i_i_i1002, i5 0" [assessment/toplevel.cpp:165]   --->   Operation 1439 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1440 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %.lr.ph1021.preheader, void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:165]   --->   Operation 1440 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1441 [1/1] (1.58ns)   --->   "%br_ln166 = br void %.lr.ph1021" [assessment/toplevel.cpp:166]   --->   Operation 1441 'br' 'br_ln166' <Predicate = (!icmp_ln165)> <Delay = 1.58>

State 97 <SV = 93> <Delay = 2.32>
ST_97 : Operation 1442 [1/1] (0.00ns)   --->   "%i_6 = phi i5 %i_7, void %.split25, i5 0, void %.lr.ph1021.preheader"   --->   Operation 1442 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1443 [1/1] (1.78ns)   --->   "%i_7 = add i5 %i_6, i5 1" [assessment/toplevel.cpp:166]   --->   Operation 1443 'add' 'i_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1444 [1/1] (1.36ns)   --->   "%icmp_ln166 = icmp_eq  i5 %i_6, i5 %move_count_0_i_i_i1002" [assessment/toplevel.cpp:166]   --->   Operation 1444 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1445 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %.split25, void %._crit_edge1022" [assessment/toplevel.cpp:166]   --->   Operation 1445 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i5 %i_6" [assessment/toplevel.cpp:169]   --->   Operation 1446 'zext' 'zext_ln169' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_97 : Operation 1447 [1/1] (0.00ns)   --->   "%moves_target_addr_2 = getelementptr i13 %moves_target, i64 0, i64 %zext_ln169" [assessment/toplevel.cpp:169]   --->   Operation 1447 'getelementptr' 'moves_target_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_97 : Operation 1448 [2/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_2" [assessment/toplevel.cpp:169]   --->   Operation 1448 'load' 'moves_target_load' <Predicate = (!icmp_ln166)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_97 : Operation 1449 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_2 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 %zext_ln169" [assessment/toplevel.cpp:107]   --->   Operation 1449 'getelementptr' 'moves_node_f_score_V_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_97 : Operation 1450 [2/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:107]   --->   Operation 1450 'load' 'moves_node_f_score_V_load' <Predicate = (!icmp_ln166)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_97 : Operation 1451 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_2 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 %zext_ln169" [assessment/toplevel.cpp:108]   --->   Operation 1451 'getelementptr' 'moves_node_g_score_V_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_97 : Operation 1452 [2/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:108]   --->   Operation 1452 'load' 'moves_node_g_score_V_load' <Predicate = (!icmp_ln166)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_97 : Operation 1453 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_2 = getelementptr i9 %moves_node_x_V, i64 0, i64 %zext_ln169" [assessment/toplevel.cpp:109]   --->   Operation 1453 'getelementptr' 'moves_node_x_V_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_97 : Operation 1454 [2/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:109]   --->   Operation 1454 'load' 'moves_node_x_V_load' <Predicate = (!icmp_ln166)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_97 : Operation 1455 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_2 = getelementptr i9 %moves_node_y_V, i64 0, i64 %zext_ln169" [assessment/toplevel.cpp:110]   --->   Operation 1455 'getelementptr' 'moves_node_y_V_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_97 : Operation 1456 [2/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:110]   --->   Operation 1456 'load' 'moves_node_y_V_load' <Predicate = (!icmp_ln166)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>

State 98 <SV = 94> <Delay = 5.57>
ST_98 : Operation 1457 [1/1] (0.00ns)   --->   "%specpipeline_ln166 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [assessment/toplevel.cpp:166]   --->   Operation 1457 'specpipeline' 'specpipeline_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_98 : Operation 1458 [1/1] (0.00ns)   --->   "%speclooptripcount_ln166 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8" [assessment/toplevel.cpp:166]   --->   Operation 1458 'speclooptripcount' 'speclooptripcount_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_98 : Operation 1459 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [assessment/toplevel.cpp:166]   --->   Operation 1459 'specloopname' 'specloopname_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_98 : Operation 1460 [1/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_2" [assessment/toplevel.cpp:169]   --->   Operation 1460 'load' 'moves_target_load' <Predicate = (!icmp_ln166)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_98 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i13 %moves_target_load" [assessment/toplevel.cpp:169]   --->   Operation 1461 'zext' 'zext_ln169_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_98 : Operation 1462 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_6 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln169_1" [assessment/toplevel.cpp:107]   --->   Operation 1462 'getelementptr' 'open_set_heap_f_score_V_addr_6' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_98 : Operation 1463 [1/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:107]   --->   Operation 1463 'load' 'moves_node_f_score_V_load' <Predicate = (!icmp_ln166)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_98 : Operation 1464 [1/1] (3.25ns)   --->   "%store_ln107 = store i11 %moves_node_f_score_V_load, i13 %open_set_heap_f_score_V_addr_6" [assessment/toplevel.cpp:107]   --->   Operation 1464 'store' 'store_ln107' <Predicate = (!icmp_ln166)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_98 : Operation 1465 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_4 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln169_1" [assessment/toplevel.cpp:108]   --->   Operation 1465 'getelementptr' 'open_set_heap_g_score_V_addr_4' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_98 : Operation 1466 [1/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:108]   --->   Operation 1466 'load' 'moves_node_g_score_V_load' <Predicate = (!icmp_ln166)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_98 : Operation 1467 [1/1] (3.25ns)   --->   "%store_ln108 = store i11 %moves_node_g_score_V_load, i13 %open_set_heap_g_score_V_addr_4" [assessment/toplevel.cpp:108]   --->   Operation 1467 'store' 'store_ln108' <Predicate = (!icmp_ln166)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_98 : Operation 1468 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_4 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln169_1" [assessment/toplevel.cpp:109]   --->   Operation 1468 'getelementptr' 'open_set_heap_x_V_addr_4' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_98 : Operation 1469 [1/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:109]   --->   Operation 1469 'load' 'moves_node_x_V_load' <Predicate = (!icmp_ln166)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_98 : Operation 1470 [1/1] (3.25ns)   --->   "%store_ln109 = store i9 %moves_node_x_V_load, i13 %open_set_heap_x_V_addr_4" [assessment/toplevel.cpp:109]   --->   Operation 1470 'store' 'store_ln109' <Predicate = (!icmp_ln166)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_98 : Operation 1471 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_4 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln169_1" [assessment/toplevel.cpp:110]   --->   Operation 1471 'getelementptr' 'open_set_heap_y_V_addr_4' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_98 : Operation 1472 [1/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:110]   --->   Operation 1472 'load' 'moves_node_y_V_load' <Predicate = (!icmp_ln166)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_98 : Operation 1473 [1/1] (3.25ns)   --->   "%store_ln110 = store i9 %moves_node_y_V_load, i13 %open_set_heap_y_V_addr_4" [assessment/toplevel.cpp:110]   --->   Operation 1473 'store' 'store_ln110' <Predicate = (!icmp_ln166)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_98 : Operation 1474 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1021"   --->   Operation 1474 'br' 'br_ln0' <Predicate = (!icmp_ln166)> <Delay = 0.00>

State 99 <SV = 94> <Delay = 3.25>
ST_99 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i13 %current24" [assessment/toplevel.cpp:171]   --->   Operation 1475 'zext' 'zext_ln171' <Predicate = (!icmp_ln261 & !icmp_ln165)> <Delay = 0.00>
ST_99 : Operation 1476 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_5 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln171" [assessment/toplevel.cpp:107]   --->   Operation 1476 'getelementptr' 'open_set_heap_f_score_V_addr_5' <Predicate = (!icmp_ln261 & !icmp_ln165)> <Delay = 0.00>
ST_99 : Operation 1477 [1/1] (3.25ns)   --->   "%store_ln107 = store i11 %node_f_score_V, i13 %open_set_heap_f_score_V_addr_5" [assessment/toplevel.cpp:107]   --->   Operation 1477 'store' 'store_ln107' <Predicate = (!icmp_ln261 & !icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_99 : Operation 1478 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_3 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln171" [assessment/toplevel.cpp:108]   --->   Operation 1478 'getelementptr' 'open_set_heap_g_score_V_addr_3' <Predicate = (!icmp_ln261 & !icmp_ln165)> <Delay = 0.00>
ST_99 : Operation 1479 [1/1] (3.25ns)   --->   "%store_ln108 = store i11 %node_g_score_V, i13 %open_set_heap_g_score_V_addr_3" [assessment/toplevel.cpp:108]   --->   Operation 1479 'store' 'store_ln108' <Predicate = (!icmp_ln261 & !icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_99 : Operation 1480 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_3 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln171" [assessment/toplevel.cpp:109]   --->   Operation 1480 'getelementptr' 'open_set_heap_x_V_addr_3' <Predicate = (!icmp_ln261 & !icmp_ln165)> <Delay = 0.00>
ST_99 : Operation 1481 [1/1] (3.25ns)   --->   "%store_ln109 = store i9 %node_x_V, i13 %open_set_heap_x_V_addr_3" [assessment/toplevel.cpp:109]   --->   Operation 1481 'store' 'store_ln109' <Predicate = (!icmp_ln261 & !icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_99 : Operation 1482 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_3 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln171" [assessment/toplevel.cpp:110]   --->   Operation 1482 'getelementptr' 'open_set_heap_y_V_addr_3' <Predicate = (!icmp_ln261 & !icmp_ln165)> <Delay = 0.00>
ST_99 : Operation 1483 [1/1] (3.25ns)   --->   "%store_ln110 = store i9 %node_y_V, i13 %open_set_heap_y_V_addr_3" [assessment/toplevel.cpp:110]   --->   Operation 1483 'store' 'store_ln110' <Predicate = (!icmp_ln261 & !icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_99 : Operation 1484 [1/1] (0.00ns)   --->   "%br_ln172 = br void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:172]   --->   Operation 1484 'br' 'br_ln172' <Predicate = (!icmp_ln261 & !icmp_ln165)> <Delay = 0.00>
ST_99 : Operation 1485 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i9 %current_x_V_4"   --->   Operation 1485 'zext' 'zext_ln870' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1486 [1/1] (1.66ns)   --->   "%icmp_ln870 = icmp_eq  i9 %current_x_V_4, i9 %goal_x_V"   --->   Operation 1486 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i9 %current_y_V_4"   --->   Operation 1487 'zext' 'zext_ln870_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1488 [1/1] (1.66ns)   --->   "%icmp_ln870_1 = icmp_eq  i9 %current_y_V_4, i9 %goal_y_V"   --->   Operation 1488 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1489 [1/1] (0.97ns)   --->   "%and_ln323 = and i1 %icmp_ln870, i1 %icmp_ln870_1" [assessment/toplevel.cpp:323]   --->   Operation 1489 'and' 'and_ln323' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1490 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %and_ln323, void, void %_Z6a_star5CoordS_.exit" [assessment/toplevel.cpp:323]   --->   Operation 1490 'br' 'br_ln323' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1491 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79 = mul i18 %zext_ln308, i18 %zext_ln870_1" [assessment/toplevel.cpp:79]   --->   Operation 1491 'mul' 'mul_ln79' <Predicate = (!and_ln323)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 95> <Delay = 2.15>
ST_100 : Operation 1492 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79 = mul i18 %zext_ln308, i18 %zext_ln870_1" [assessment/toplevel.cpp:79]   --->   Operation 1492 'mul' 'mul_ln79' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 101 <SV = 96> <Delay = 2.15>
ST_101 : Operation 1493 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79 = mul i18 %zext_ln308, i18 %zext_ln870_1" [assessment/toplevel.cpp:79]   --->   Operation 1493 'mul' 'mul_ln79' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 97> <Delay = 0.00>
ST_102 : Operation 1494 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln79 = mul i18 %zext_ln308, i18 %zext_ln870_1" [assessment/toplevel.cpp:79]   --->   Operation 1494 'mul' 'mul_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 98> <Delay = 5.39>
ST_103 : Operation 1495 [1/1] (2.13ns)   --->   "%add_ln79 = add i18 %mul_ln79, i18 %zext_ln870" [assessment/toplevel.cpp:79]   --->   Operation 1495 'add' 'add_ln79' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i18 %add_ln79" [assessment/toplevel.cpp:79]   --->   Operation 1496 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1497 [1/1] (0.00ns)   --->   "%grid_info_V_addr_1 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln79"   --->   Operation 1497 'getelementptr' 'grid_info_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1498 [2/2] (3.25ns)   --->   "%grid_info_V_load = load i18 %grid_info_V_addr_1"   --->   Operation 1498 'load' 'grid_info_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 104 <SV = 99> <Delay = 6.50>
ST_104 : Operation 1499 [1/2] (3.25ns)   --->   "%grid_info_V_load = load i18 %grid_info_V_addr_1"   --->   Operation 1499 'load' 'grid_info_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_104 : Operation 1500 [1/1] (0.00ns)   --->   "%or_ln709 = or i3 %grid_info_V_load, i3 1"   --->   Operation 1500 'or' 'or_ln709' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1501 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709, i18 %grid_info_V_addr_1"   --->   Operation 1501 'store' 'store_ln709' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_104 : Operation 1502 [1/1] (1.66ns)   --->   "%cmp_i_i211_i = icmp_eq  i9 %current_x_V_4, i9 0" [assessment/toplevel.cpp:255]   --->   Operation 1502 'icmp' 'cmp_i_i211_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1503 [1/1] (1.66ns)   --->   "%cmp_i_i205_i = icmp_eq  i9 %current_y_V_4, i9 0" [assessment/toplevel.cpp:255]   --->   Operation 1503 'icmp' 'cmp_i_i205_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1504 [1/1] (1.63ns)   --->   "%n_g_score_V = add i11 %current_g_score_V, i11 1" [assessment/toplevel.cpp:255]   --->   Operation 1504 'add' 'n_g_score_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1505 [1/1] (1.58ns)   --->   "%br_ln340 = br i1 %cmp_i_i205_i, void, void %._crit_edge84" [assessment/toplevel.cpp:340]   --->   Operation 1505 'br' 'br_ln340' <Predicate = true> <Delay = 1.58>
ST_104 : Operation 1506 [1/1] (1.82ns)   --->   "%n_y_V = add i9 %current_y_V_4, i9 511"   --->   Operation 1506 'add' 'n_y_V' <Predicate = (!cmp_i_i205_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1507 [1/1] (1.66ns)   --->   "%icmp_ln882 = icmp_ult  i9 %current_x_V_4, i9 %trunc_ln3"   --->   Operation 1507 'icmp' 'icmp_ln882' <Predicate = (!cmp_i_i205_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node or_ln347)   --->   "%xor_ln882 = xor i1 %icmp_ln882, i1 1"   --->   Operation 1508 'xor' 'xor_ln882' <Predicate = (!cmp_i_i205_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln882 = zext i9 %n_y_V"   --->   Operation 1509 'zext' 'zext_ln882' <Predicate = (!cmp_i_i205_i)> <Delay = 0.00>
ST_104 : Operation 1510 [1/1] (1.66ns)   --->   "%icmp_ln882_1 = icmp_ult  i9 %n_y_V, i9 %trunc_ln3"   --->   Operation 1510 'icmp' 'icmp_ln882_1' <Predicate = (!cmp_i_i205_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node or_ln347)   --->   "%xor_ln882_1 = xor i1 %icmp_ln882_1, i1 1"   --->   Operation 1511 'xor' 'xor_ln882_1' <Predicate = (!cmp_i_i205_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1512 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln347 = or i1 %xor_ln882, i1 %xor_ln882_1" [assessment/toplevel.cpp:347]   --->   Operation 1512 'or' 'or_ln347' <Predicate = (!cmp_i_i205_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1513 [1/1] (1.58ns)   --->   "%br_ln347 = br i1 %or_ln347, void, void %._crit_edge84" [assessment/toplevel.cpp:347]   --->   Operation 1513 'br' 'br_ln347' <Predicate = (!cmp_i_i205_i)> <Delay = 1.58>
ST_104 : Operation 1514 [3/3] (1.05ns) (grouped into DSP with root node idx)   --->   "%mul_ln66 = mul i18 %zext_ln308, i18 %zext_ln882" [assessment/toplevel.cpp:66]   --->   Operation 1514 'mul' 'mul_ln66' <Predicate = (!cmp_i_i205_i & !or_ln347)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 100> <Delay = 1.05>
ST_105 : Operation 1515 [2/3] (1.05ns) (grouped into DSP with root node idx)   --->   "%mul_ln66 = mul i18 %zext_ln308, i18 %zext_ln882" [assessment/toplevel.cpp:66]   --->   Operation 1515 'mul' 'mul_ln66' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 106 <SV = 101> <Delay = 2.10>
ST_106 : Operation 1516 [1/3] (0.00ns) (grouped into DSP with root node idx)   --->   "%mul_ln66 = mul i18 %zext_ln308, i18 %zext_ln882" [assessment/toplevel.cpp:66]   --->   Operation 1516 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 1517 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx = add i18 %mul_ln66, i18 %zext_ln870" [assessment/toplevel.cpp:66]   --->   Operation 1517 'add' 'idx' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 107 <SV = 102> <Delay = 2.10>
ST_107 : Operation 1518 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx = add i18 %mul_ln66, i18 %zext_ln870" [assessment/toplevel.cpp:66]   --->   Operation 1518 'add' 'idx' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx, i32 5, i32 17" [assessment/toplevel.cpp:67]   --->   Operation 1519 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>

State 108 <SV = 103> <Delay = 4.93>
ST_108 : Operation 1520 [1/1] (1.67ns)   --->   "%add_ln69 = add i13 %trunc_ln8, i13 18" [assessment/toplevel.cpp:69]   --->   Operation 1520 'add' 'add_ln69' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i13 %add_ln69" [assessment/toplevel.cpp:69]   --->   Operation 1521 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1522 [1/1] (0.00ns)   --->   "%local_ram_addr_2 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln69" [assessment/toplevel.cpp:69]   --->   Operation 1522 'getelementptr' 'local_ram_addr_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1523 [2/2] (3.25ns)   --->   "%local_ram_load_2 = load i13 %local_ram_addr_2" [assessment/toplevel.cpp:69]   --->   Operation 1523 'load' 'local_ram_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>

State 109 <SV = 104> <Delay = 5.92>
ST_109 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352)   --->   "%bit = trunc i18 %idx" [assessment/toplevel.cpp:66]   --->   Operation 1524 'trunc' 'bit' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352)   --->   "%zext_ln68 = zext i5 %bit" [assessment/toplevel.cpp:68]   --->   Operation 1525 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1526 [1/2] (3.25ns)   --->   "%local_ram_load_2 = load i13 %local_ram_addr_2" [assessment/toplevel.cpp:69]   --->   Operation 1526 'load' 'local_ram_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>
ST_109 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352)   --->   "%shl_ln352 = shl i32 1, i32 %zext_ln68" [assessment/toplevel.cpp:352]   --->   Operation 1527 'shl' 'shl_ln352' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352)   --->   "%and_ln352 = and i32 %local_ram_load_2, i32 %shl_ln352" [assessment/toplevel.cpp:352]   --->   Operation 1528 'and' 'and_ln352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1529 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln352 = icmp_eq  i32 %and_ln352, i32 0" [assessment/toplevel.cpp:352]   --->   Operation 1529 'icmp' 'icmp_ln352' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 105> <Delay = 3.25>
ST_110 : Operation 1530 [1/1] (1.58ns)   --->   "%br_ln352 = br i1 %icmp_ln352, void %._crit_edge84, void" [assessment/toplevel.cpp:352]   --->   Operation 1530 'br' 'br_ln352' <Predicate = true> <Delay = 1.58>
ST_110 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i18 %idx" [assessment/toplevel.cpp:74]   --->   Operation 1531 'zext' 'zext_ln74' <Predicate = (icmp_ln352)> <Delay = 0.00>
ST_110 : Operation 1532 [1/1] (0.00ns)   --->   "%grid_info_V_addr_2 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln74" [assessment/toplevel.cpp:74]   --->   Operation 1532 'getelementptr' 'grid_info_V_addr_2' <Predicate = (icmp_ln352)> <Delay = 0.00>
ST_110 : Operation 1533 [2/2] (3.25ns)   --->   "%lhs_V = load i18 %grid_info_V_addr_2"   --->   Operation 1533 'load' 'lhs_V' <Predicate = (icmp_ln352)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 111 <SV = 106> <Delay = 6.26>
ST_111 : Operation 1534 [1/2] (3.25ns)   --->   "%lhs_V = load i18 %grid_info_V_addr_2"   --->   Operation 1534 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_111 : Operation 1535 [1/1] (0.00ns)   --->   "%ret = trunc i3 %lhs_V"   --->   Operation 1535 'trunc' 'ret' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1536 [1/1] (1.58ns)   --->   "%br_ln357 = br i1 %ret, void %_ZL7abs_subtt.exit17.i101.i, void %._crit_edge84" [assessment/toplevel.cpp:357]   --->   Operation 1536 'br' 'br_ln357' <Predicate = true> <Delay = 1.58>
ST_111 : Operation 1537 [1/1] (1.66ns)   --->   "%icmp_ln94_2 = icmp_ugt  i9 %current_x_V_4, i9 %goal_x_V" [assessment/toplevel.cpp:94]   --->   Operation 1537 'icmp' 'icmp_ln94_2' <Predicate = (!ret)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln94_4 = zext i9 %current_x_V_4" [assessment/toplevel.cpp:94]   --->   Operation 1538 'zext' 'zext_ln94_4' <Predicate = (!ret)> <Delay = 0.00>
ST_111 : Operation 1539 [1/1] (1.82ns)   --->   "%sub_ln94_4 = sub i10 %zext_ln94_4, i10 %zext_ln94_1" [assessment/toplevel.cpp:94]   --->   Operation 1539 'sub' 'sub_ln94_4' <Predicate = (!ret)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1540 [1/1] (1.82ns)   --->   "%sub_ln94_5 = sub i10 %zext_ln94_1, i10 %zext_ln94_4" [assessment/toplevel.cpp:94]   --->   Operation 1540 'sub' 'sub_ln94_5' <Predicate = (!ret)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1541 [1/1] (0.68ns)   --->   "%select_ln94_2 = select i1 %icmp_ln94_2, i10 %sub_ln94_4, i10 %sub_ln94_5" [assessment/toplevel.cpp:94]   --->   Operation 1541 'select' 'select_ln94_2' <Predicate = (!ret)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i10 %select_ln94_2" [assessment/toplevel.cpp:94]   --->   Operation 1542 'sext' 'sext_ln94_1' <Predicate = (!ret)> <Delay = 0.00>
ST_111 : Operation 1543 [1/1] (1.66ns)   --->   "%icmp_ln94_3 = icmp_ugt  i9 %n_y_V, i9 %goal_y_V" [assessment/toplevel.cpp:94]   --->   Operation 1543 'icmp' 'icmp_ln94_3' <Predicate = (!ret)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1544 [1/1] (0.00ns)   --->   "%zext_ln94_5 = zext i9 %n_y_V" [assessment/toplevel.cpp:94]   --->   Operation 1544 'zext' 'zext_ln94_5' <Predicate = (!ret)> <Delay = 0.00>
ST_111 : Operation 1545 [1/1] (1.82ns)   --->   "%sub_ln94_6 = sub i10 %zext_ln94_5, i10 %zext_ln94_3" [assessment/toplevel.cpp:94]   --->   Operation 1545 'sub' 'sub_ln94_6' <Predicate = (!ret)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1546 [1/1] (1.82ns)   --->   "%sub_ln94_7 = sub i10 %zext_ln94_3, i10 %zext_ln94_5" [assessment/toplevel.cpp:94]   --->   Operation 1546 'sub' 'sub_ln94_7' <Predicate = (!ret)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1547 [1/1] (0.68ns)   --->   "%select_ln94_3 = select i1 %icmp_ln94_3, i10 %sub_ln94_6, i10 %sub_ln94_7" [assessment/toplevel.cpp:94]   --->   Operation 1547 'select' 'select_ln94_3' <Predicate = (!ret)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i10 %select_ln94_3" [assessment/toplevel.cpp:364]   --->   Operation 1548 'sext' 'sext_ln364' <Predicate = (!ret)> <Delay = 0.00>
ST_111 : Operation 1549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208 = add i11 %n_g_score_V, i11 %sext_ln364"   --->   Operation 1549 'add' 'add_ln208' <Predicate = (!ret)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_111 : Operation 1550 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V = add i11 %add_ln208, i11 %sext_ln94_1"   --->   Operation 1550 'add' 'n_f_score_V' <Predicate = (!ret)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_111 : Operation 1551 [1/1] (2.42ns)   --->   "%icmp_ln272 = icmp_eq  i16 %add_ln257, i16 0" [assessment/toplevel.cpp:272]   --->   Operation 1551 'icmp' 'icmp_ln272' <Predicate = (!ret)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1552 [1/1] (1.58ns)   --->   "%br_ln272 = br i1 %icmp_ln272, void %.lr.ph1025.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i" [assessment/toplevel.cpp:272]   --->   Operation 1552 'br' 'br_ln272' <Predicate = (!ret)> <Delay = 1.58>
ST_111 : Operation 1553 [1/1] (1.58ns)   --->   "%br_ln272 = br void %.lr.ph1025" [assessment/toplevel.cpp:272]   --->   Operation 1553 'br' 'br_ln272' <Predicate = (!ret & !icmp_ln272)> <Delay = 1.58>

State 112 <SV = 107> <Delay = 4.01>
ST_112 : Operation 1554 [1/1] (0.00ns)   --->   "%i_10 = phi i16 %i_11, void %.split28._crit_edge, i16 0, void %.lr.ph1025.preheader"   --->   Operation 1554 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1555 [1/1] (2.42ns)   --->   "%icmp_ln272_1 = icmp_ult  i16 %i_10, i16 %add_ln257" [assessment/toplevel.cpp:272]   --->   Operation 1555 'icmp' 'icmp_ln272_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1556 [1/1] (2.07ns)   --->   "%i_11 = add i16 %i_10, i16 1" [assessment/toplevel.cpp:272]   --->   Operation 1556 'add' 'i_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1557 [1/1] (1.58ns)   --->   "%br_ln272 = br i1 %icmp_ln272_1, void %_Z7os_find7ap_uintILi11EES0_.exit.i.loopexit, void %.split28" [assessment/toplevel.cpp:272]   --->   Operation 1557 'br' 'br_ln272' <Predicate = true> <Delay = 1.58>
ST_112 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i16 %i_10" [assessment/toplevel.cpp:274]   --->   Operation 1558 'zext' 'zext_ln274' <Predicate = (icmp_ln272_1)> <Delay = 0.00>
ST_112 : Operation 1559 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_5 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln274"   --->   Operation 1559 'getelementptr' 'open_set_heap_x_V_addr_5' <Predicate = (icmp_ln272_1)> <Delay = 0.00>
ST_112 : Operation 1560 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_2 = load i13 %open_set_heap_x_V_addr_5"   --->   Operation 1560 'load' 'open_set_heap_x_V_load_2' <Predicate = (icmp_ln272_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 113 <SV = 108> <Delay = 4.91>
ST_113 : Operation 1561 [1/1] (0.00ns)   --->   "%speclooptripcount_ln272 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000, i64 2500" [assessment/toplevel.cpp:272]   --->   Operation 1561 'speclooptripcount' 'speclooptripcount_ln272' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1562 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [assessment/toplevel.cpp:272]   --->   Operation 1562 'specloopname' 'specloopname_ln272' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1563 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_2 = load i13 %open_set_heap_x_V_addr_5"   --->   Operation 1563 'load' 'open_set_heap_x_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_113 : Operation 1564 [1/1] (1.66ns)   --->   "%icmp_ln870_2 = icmp_eq  i9 %open_set_heap_x_V_load_2, i9 %current_x_V_4"   --->   Operation 1564 'icmp' 'icmp_ln870_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1565 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln870_2, void %.split28._crit_edge, void" [assessment/toplevel.cpp:274]   --->   Operation 1565 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1566 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_5 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln274"   --->   Operation 1566 'getelementptr' 'open_set_heap_y_V_addr_5' <Predicate = (icmp_ln870_2)> <Delay = 0.00>
ST_113 : Operation 1567 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_2 = load i13 %open_set_heap_y_V_addr_5"   --->   Operation 1567 'load' 'open_set_heap_y_V_load_2' <Predicate = (icmp_ln870_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 114 <SV = 109> <Delay = 6.50>
ST_114 : Operation 1568 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_2 = load i13 %open_set_heap_y_V_addr_5"   --->   Operation 1568 'load' 'open_set_heap_y_V_load_2' <Predicate = (icmp_ln870_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_114 : Operation 1569 [1/1] (1.66ns)   --->   "%icmp_ln870_3 = icmp_eq  i9 %open_set_heap_y_V_load_2, i9 %n_y_V"   --->   Operation 1569 'icmp' 'icmp_ln870_3' <Predicate = (icmp_ln870_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1570 [1/1] (1.58ns)   --->   "%br_ln274 = br i1 %icmp_ln870_3, void %.split28._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.loopexit" [assessment/toplevel.cpp:274]   --->   Operation 1570 'br' 'br_ln274' <Predicate = (icmp_ln870_2)> <Delay = 1.58>
ST_114 : Operation 1571 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1025"   --->   Operation 1571 'br' 'br_ln0' <Predicate = (!icmp_ln870_3) | (!icmp_ln870_2)> <Delay = 0.00>

State 115 <SV = 110> <Delay = 7.27>
ST_115 : Operation 1572 [1/1] (0.00ns)   --->   "%existing_idx_ph = phi i16 %add_ln257, void %.lr.ph1025, i16 %i_10, void"   --->   Operation 1572 'phi' 'existing_idx_ph' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_115 : Operation 1573 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i"   --->   Operation 1573 'br' 'br_ln0' <Predicate = (!icmp_ln272)> <Delay = 1.58>
ST_115 : Operation 1574 [1/1] (0.00ns)   --->   "%existing_idx = phi i16 %add_ln257, void %_ZL7abs_subtt.exit17.i101.i, i16 %existing_idx_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.loopexit" [assessment/toplevel.cpp:257]   --->   Operation 1574 'phi' 'existing_idx' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1575 [1/1] (2.42ns)   --->   "%icmp_ln369 = icmp_ult  i16 %existing_idx, i16 %add_ln257" [assessment/toplevel.cpp:369]   --->   Operation 1575 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1576 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void, void" [assessment/toplevel.cpp:369]   --->   Operation 1576 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1577 [1/1] (2.42ns)   --->   "%icmp_ln233 = icmp_ugt  i16 %add_ln257, i16 4999" [assessment/toplevel.cpp:233]   --->   Operation 1577 'icmp' 'icmp_ln233' <Predicate = (!icmp_ln369)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1578 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %icmp_ln233, void, void" [assessment/toplevel.cpp:233]   --->   Operation 1578 'br' 'br_ln233' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_115 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i16 %add_ln257" [assessment/toplevel.cpp:240]   --->   Operation 1579 'zext' 'zext_ln240' <Predicate = (!icmp_ln369 & !icmp_ln233)> <Delay = 0.00>
ST_115 : Operation 1580 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_9 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln240" [assessment/toplevel.cpp:240]   --->   Operation 1580 'getelementptr' 'open_set_heap_f_score_V_addr_9' <Predicate = (!icmp_ln369 & !icmp_ln233)> <Delay = 0.00>
ST_115 : Operation 1581 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_7 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln240" [assessment/toplevel.cpp:240]   --->   Operation 1581 'getelementptr' 'open_set_heap_g_score_V_addr_7' <Predicate = (!icmp_ln369 & !icmp_ln233)> <Delay = 0.00>
ST_115 : Operation 1582 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_7 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln240" [assessment/toplevel.cpp:240]   --->   Operation 1582 'getelementptr' 'open_set_heap_x_V_addr_7' <Predicate = (!icmp_ln369 & !icmp_ln233)> <Delay = 0.00>
ST_115 : Operation 1583 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_7 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln240" [assessment/toplevel.cpp:240]   --->   Operation 1583 'getelementptr' 'open_set_heap_y_V_addr_7' <Predicate = (!icmp_ln369 & !icmp_ln233)> <Delay = 0.00>
ST_115 : Operation 1584 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %n_f_score_V, i13 %open_set_heap_f_score_V_addr_9" [assessment/toplevel.cpp:240]   --->   Operation 1584 'store' 'store_ln240' <Predicate = (!icmp_ln369 & !icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_115 : Operation 1585 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_7" [assessment/toplevel.cpp:240]   --->   Operation 1585 'store' 'store_ln240' <Predicate = (!icmp_ln369 & !icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_115 : Operation 1586 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %current_x_V_4, i13 %open_set_heap_x_V_addr_7" [assessment/toplevel.cpp:240]   --->   Operation 1586 'store' 'store_ln240' <Predicate = (!icmp_ln369 & !icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_115 : Operation 1587 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %n_y_V, i13 %open_set_heap_y_V_addr_7" [assessment/toplevel.cpp:240]   --->   Operation 1587 'store' 'store_ln240' <Predicate = (!icmp_ln369 & !icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_115 : Operation 1588 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1588 'br' 'br_ln0' <Predicate = (!icmp_ln369 & !icmp_ln233)> <Delay = 1.58>
ST_115 : Operation 1589 [1/1] (1.67ns)   --->   "%add_ln234 = add i13 %trunc_ln315, i13 8190" [assessment/toplevel.cpp:234]   --->   Operation 1589 'add' 'add_ln234' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i13 %add_ln234" [assessment/toplevel.cpp:234]   --->   Operation 1590 'zext' 'zext_ln234' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 0.00>
ST_115 : Operation 1591 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_8 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln234" [assessment/toplevel.cpp:234]   --->   Operation 1591 'getelementptr' 'open_set_heap_f_score_V_addr_8' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 0.00>
ST_115 : Operation 1592 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_6 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln234" [assessment/toplevel.cpp:234]   --->   Operation 1592 'getelementptr' 'open_set_heap_g_score_V_addr_6' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 0.00>
ST_115 : Operation 1593 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_6 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln234" [assessment/toplevel.cpp:234]   --->   Operation 1593 'getelementptr' 'open_set_heap_x_V_addr_6' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 0.00>
ST_115 : Operation 1594 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_6 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln234" [assessment/toplevel.cpp:234]   --->   Operation 1594 'getelementptr' 'open_set_heap_y_V_addr_6' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 0.00>
ST_115 : Operation 1595 [1/1] (3.25ns)   --->   "%store_ln234 = store i11 %n_f_score_V, i13 %open_set_heap_f_score_V_addr_8" [assessment/toplevel.cpp:234]   --->   Operation 1595 'store' 'store_ln234' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_115 : Operation 1596 [1/1] (3.25ns)   --->   "%store_ln234 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_6" [assessment/toplevel.cpp:234]   --->   Operation 1596 'store' 'store_ln234' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_115 : Operation 1597 [1/1] (3.25ns)   --->   "%store_ln234 = store i9 %current_x_V_4, i13 %open_set_heap_x_V_addr_6" [assessment/toplevel.cpp:234]   --->   Operation 1597 'store' 'store_ln234' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_115 : Operation 1598 [1/1] (3.25ns)   --->   "%store_ln234 = store i9 %n_y_V, i13 %open_set_heap_y_V_addr_6" [assessment/toplevel.cpp:234]   --->   Operation 1598 'store' 'store_ln234' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_115 : Operation 1599 [1/1] (1.58ns)   --->   "%br_ln236 = br void" [assessment/toplevel.cpp:236]   --->   Operation 1599 'br' 'br_ln236' <Predicate = (!icmp_ln369 & icmp_ln233)> <Delay = 1.58>
ST_115 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i16 %existing_idx" [assessment/toplevel.cpp:370]   --->   Operation 1600 'zext' 'zext_ln370' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_115 : Operation 1601 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_7 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln370"   --->   Operation 1601 'getelementptr' 'open_set_heap_f_score_V_addr_7' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_115 : Operation 1602 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_2 = load i13 %open_set_heap_f_score_V_addr_7"   --->   Operation 1602 'load' 'open_set_heap_f_score_V_load_2' <Predicate = (icmp_ln369)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 116 <SV = 111> <Delay = 2.31>
ST_116 : Operation 1603 [1/1] (0.00ns)   --->   "%open_set_size_1 = phi i16 %add_ln257, void, i16 %open_set_size_0, void" [assessment/toplevel.cpp:257]   --->   Operation 1603 'phi' 'open_set_size_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1604 [1/1] (0.00ns)   --->   "%error_flag_2 = phi i32 20000, void, i32 %error_flag_1, void"   --->   Operation 1604 'phi' 'error_flag_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1605 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_1, i32 1, i32 15" [assessment/toplevel.cpp:246]   --->   Operation 1605 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1606 [1/1] (2.31ns)   --->   "%icmp_ln246 = icmp_eq  i15 %tmp_2, i15 0" [assessment/toplevel.cpp:246]   --->   Operation 1606 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1607 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246, void, void %_Z12os_heap_push6ASNode.exit.i" [assessment/toplevel.cpp:246]   --->   Operation 1607 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1608 [1/1] (2.07ns)   --->   "%add_ln247 = add i16 %open_set_size_1, i16 65535" [assessment/toplevel.cpp:247]   --->   Operation 1608 'add' 'add_ln247' <Predicate = (!icmp_ln246)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 112> <Delay = 5.55>
ST_117 : Operation 1609 [2/2] (5.55ns)   --->   "%call_ln247 = call void @os_sift_up, i16 %add_ln247, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:247]   --->   Operation 1609 'call' 'call_ln247' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 113> <Delay = 4.29>
ST_118 : Operation 1610 [1/2] (0.00ns)   --->   "%call_ln247 = call void @os_sift_up, i16 %add_ln247, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:247]   --->   Operation 1610 'call' 'call_ln247' <Predicate = (!icmp_ln246)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 1611 [1/1] (0.00ns)   --->   "%br_ln248 = br void %_Z12os_heap_push6ASNode.exit.i" [assessment/toplevel.cpp:248]   --->   Operation 1611 'br' 'br_ln248' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_118 : Operation 1612 [1/1] (2.47ns)   --->   "%icmp_ln384 = icmp_eq  i32 %error_flag_2, i32 0" [assessment/toplevel.cpp:384]   --->   Operation 1612 'icmp' 'icmp_ln384' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1613 [1/1] (1.82ns)   --->   "%br_ln384 = br i1 %icmp_ln384, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge84" [assessment/toplevel.cpp:384]   --->   Operation 1613 'br' 'br_ln384' <Predicate = true> <Delay = 1.82>

State 119 <SV = 111> <Delay = 6.72>
ST_119 : Operation 1614 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_2 = load i13 %open_set_heap_f_score_V_addr_7"   --->   Operation 1614 'load' 'open_set_heap_f_score_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_119 : Operation 1615 [1/1] (1.88ns)   --->   "%icmp_ln878_3 = icmp_ult  i11 %n_f_score_V, i11 %open_set_heap_f_score_V_load_2"   --->   Operation 1615 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1616 [1/1] (1.58ns)   --->   "%br_ln370 = br i1 %icmp_ln878_3, void %._crit_edge84, void" [assessment/toplevel.cpp:370]   --->   Operation 1616 'br' 'br_ln370' <Predicate = true> <Delay = 1.58>

State 120 <SV = 112> <Delay = 3.25>
ST_120 : Operation 1617 [1/1] (3.25ns)   --->   "%store_ln372 = store i11 %n_f_score_V, i13 %open_set_heap_f_score_V_addr_7" [assessment/toplevel.cpp:372]   --->   Operation 1617 'store' 'store_ln372' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_120 : Operation 1618 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_5 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln370" [assessment/toplevel.cpp:373]   --->   Operation 1618 'getelementptr' 'open_set_heap_g_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1619 [1/1] (3.25ns)   --->   "%store_ln373 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_5" [assessment/toplevel.cpp:373]   --->   Operation 1619 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 121 <SV = 113> <Delay = 5.55>
ST_121 : Operation 1620 [2/2] (5.55ns)   --->   "%call_ln375 = call void @os_sift_up, i16 %existing_idx, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:375]   --->   Operation 1620 'call' 'call_ln375' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 114> <Delay = 1.82>
ST_122 : Operation 1621 [1/2] (0.00ns)   --->   "%call_ln375 = call void @os_sift_up, i16 %existing_idx, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:375]   --->   Operation 1621 'call' 'call_ln375' <Predicate = (!cmp_i_i205_i & !or_ln347 & icmp_ln352 & !ret & icmp_ln369 & icmp_ln878_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_122 : Operation 1622 [1/1] (1.58ns)   --->   "%br_ln376 = br void %._crit_edge84" [assessment/toplevel.cpp:376]   --->   Operation 1622 'br' 'br_ln376' <Predicate = (!cmp_i_i205_i & !or_ln347 & icmp_ln352 & !ret & icmp_ln369 & icmp_ln878_3)> <Delay = 1.58>
ST_122 : Operation 1623 [1/1] (0.00ns)   --->   "%open_set_size_2 = phi i16 %add_ln257, void, i16 %add_ln257, void, i16 %add_ln257, void, i16 %add_ln257, void, i16 %open_set_size_1, void %_Z12os_heap_push6ASNode.exit.i, i16 %add_ln257, void, i16 %add_ln257, void" [assessment/toplevel.cpp:257]   --->   Operation 1623 'phi' 'open_set_size_2' <Predicate = (icmp_ln384) | (icmp_ln369) | (ret) | (!icmp_ln352) | (or_ln347) | (cmp_i_i205_i)> <Delay = 0.00>
ST_122 : Operation 1624 [1/1] (0.00ns)   --->   "%error_flag_3 = phi i32 %error_flag_1, void, i32 %error_flag_1, void, i32 %error_flag_1, void, i32 %error_flag_1, void, i32 %error_flag_2, void %_Z12os_heap_push6ASNode.exit.i, i32 %error_flag_1, void, i32 %error_flag_1, void"   --->   Operation 1624 'phi' 'error_flag_3' <Predicate = (icmp_ln384) | (icmp_ln369) | (ret) | (!icmp_ln352) | (or_ln347) | (cmp_i_i205_i)> <Delay = 0.00>
ST_122 : Operation 1625 [1/1] (1.58ns)   --->   "%br_ln340 = br i1 %cmp_i_i211_i, void, void %.critedge" [assessment/toplevel.cpp:340]   --->   Operation 1625 'br' 'br_ln340' <Predicate = (icmp_ln384) | (icmp_ln369) | (ret) | (!icmp_ln352) | (or_ln347) | (cmp_i_i205_i)> <Delay = 1.58>
ST_122 : Operation 1626 [1/1] (1.82ns)   --->   "%n_x_V = add i9 %current_x_V_4, i9 511"   --->   Operation 1626 'add' 'n_x_V' <Predicate = (icmp_ln384 & !cmp_i_i211_i) | (icmp_ln369 & !cmp_i_i211_i) | (ret & !cmp_i_i211_i) | (!icmp_ln352 & !cmp_i_i211_i) | (or_ln347 & !cmp_i_i211_i) | (cmp_i_i205_i & !cmp_i_i211_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 115> <Delay = 7.06>
ST_123 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln882_1 = zext i9 %n_x_V"   --->   Operation 1627 'zext' 'zext_ln882_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1628 [1/1] (1.66ns)   --->   "%icmp_ln882_2 = icmp_ult  i9 %n_x_V, i9 %trunc_ln3"   --->   Operation 1628 'icmp' 'icmp_ln882_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_1)   --->   "%xor_ln882_2 = xor i1 %icmp_ln882_2, i1 1"   --->   Operation 1629 'xor' 'xor_ln882_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1630 [1/1] (1.66ns)   --->   "%icmp_ln882_3 = icmp_ult  i9 %current_y_V_4, i9 %trunc_ln3"   --->   Operation 1630 'icmp' 'icmp_ln882_3' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_1)   --->   "%xor_ln882_3 = xor i1 %icmp_ln882_3, i1 1"   --->   Operation 1631 'xor' 'xor_ln882_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1632 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln347_1 = or i1 %xor_ln882_2, i1 %xor_ln882_3" [assessment/toplevel.cpp:347]   --->   Operation 1632 'or' 'or_ln347_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1633 [1/1] (1.58ns)   --->   "%br_ln347 = br i1 %or_ln347_1, void, void %.critedge" [assessment/toplevel.cpp:347]   --->   Operation 1633 'br' 'br_ln347' <Predicate = true> <Delay = 1.58>
ST_123 : Operation 1634 [1/1] (2.13ns)   --->   "%idx_1 = add i18 %mul_ln79, i18 %zext_ln882_1" [assessment/toplevel.cpp:66]   --->   Operation 1634 'add' 'idx_1' <Predicate = (!or_ln347_1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_1, i32 5, i32 17" [assessment/toplevel.cpp:67]   --->   Operation 1635 'partselect' 'trunc_ln67_1' <Predicate = (!or_ln347_1)> <Delay = 0.00>
ST_123 : Operation 1636 [1/1] (1.67ns)   --->   "%add_ln69_1 = add i13 %trunc_ln67_1, i13 18" [assessment/toplevel.cpp:69]   --->   Operation 1636 'add' 'add_ln69_1' <Predicate = (!or_ln347_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i13 %add_ln69_1" [assessment/toplevel.cpp:69]   --->   Operation 1637 'zext' 'zext_ln69_1' <Predicate = (!or_ln347_1)> <Delay = 0.00>
ST_123 : Operation 1638 [1/1] (0.00ns)   --->   "%local_ram_addr_4 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln69_1" [assessment/toplevel.cpp:69]   --->   Operation 1638 'getelementptr' 'local_ram_addr_4' <Predicate = (!or_ln347_1)> <Delay = 0.00>
ST_123 : Operation 1639 [2/2] (3.25ns)   --->   "%local_ram_load_3 = load i13 %local_ram_addr_4" [assessment/toplevel.cpp:69]   --->   Operation 1639 'load' 'local_ram_load_3' <Predicate = (!or_ln347_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>

State 124 <SV = 116> <Delay = 5.92>
ST_124 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_1)   --->   "%bit_1 = trunc i18 %idx_1" [assessment/toplevel.cpp:66]   --->   Operation 1640 'trunc' 'bit_1' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_1)   --->   "%zext_ln68_1 = zext i5 %bit_1" [assessment/toplevel.cpp:68]   --->   Operation 1641 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1642 [1/2] (3.25ns)   --->   "%local_ram_load_3 = load i13 %local_ram_addr_4" [assessment/toplevel.cpp:69]   --->   Operation 1642 'load' 'local_ram_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>
ST_124 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_1)   --->   "%shl_ln352_1 = shl i32 1, i32 %zext_ln68_1" [assessment/toplevel.cpp:352]   --->   Operation 1643 'shl' 'shl_ln352_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_1)   --->   "%and_ln352_1 = and i32 %local_ram_load_3, i32 %shl_ln352_1" [assessment/toplevel.cpp:352]   --->   Operation 1644 'and' 'and_ln352_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1645 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln352_1 = icmp_eq  i32 %and_ln352_1, i32 0" [assessment/toplevel.cpp:352]   --->   Operation 1645 'icmp' 'icmp_ln352_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 117> <Delay = 3.25>
ST_125 : Operation 1646 [1/1] (1.58ns)   --->   "%br_ln352 = br i1 %icmp_ln352_1, void %.critedge, void" [assessment/toplevel.cpp:352]   --->   Operation 1646 'br' 'br_ln352' <Predicate = true> <Delay = 1.58>
ST_125 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i18 %idx_1" [assessment/toplevel.cpp:74]   --->   Operation 1647 'zext' 'zext_ln74_1' <Predicate = (icmp_ln352_1)> <Delay = 0.00>
ST_125 : Operation 1648 [1/1] (0.00ns)   --->   "%grid_info_V_addr_4 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln74_1" [assessment/toplevel.cpp:74]   --->   Operation 1648 'getelementptr' 'grid_info_V_addr_4' <Predicate = (icmp_ln352_1)> <Delay = 0.00>
ST_125 : Operation 1649 [2/2] (3.25ns)   --->   "%lhs_V_1 = load i18 %grid_info_V_addr_4"   --->   Operation 1649 'load' 'lhs_V_1' <Predicate = (icmp_ln352_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 126 <SV = 118> <Delay = 6.26>
ST_126 : Operation 1650 [1/2] (3.25ns)   --->   "%lhs_V_1 = load i18 %grid_info_V_addr_4"   --->   Operation 1650 'load' 'lhs_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_126 : Operation 1651 [1/1] (0.00ns)   --->   "%ret_1 = trunc i3 %lhs_V_1"   --->   Operation 1651 'trunc' 'ret_1' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1652 [1/1] (1.58ns)   --->   "%br_ln357 = br i1 %ret_1, void %_ZL7abs_subtt.exit17.i101.i.1, void %.critedge" [assessment/toplevel.cpp:357]   --->   Operation 1652 'br' 'br_ln357' <Predicate = true> <Delay = 1.58>
ST_126 : Operation 1653 [1/1] (1.66ns)   --->   "%icmp_ln94_4 = icmp_ugt  i9 %n_x_V, i9 %goal_x_V" [assessment/toplevel.cpp:94]   --->   Operation 1653 'icmp' 'icmp_ln94_4' <Predicate = (!ret_1)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln94_6 = zext i9 %n_x_V" [assessment/toplevel.cpp:94]   --->   Operation 1654 'zext' 'zext_ln94_6' <Predicate = (!ret_1)> <Delay = 0.00>
ST_126 : Operation 1655 [1/1] (1.82ns)   --->   "%sub_ln94_8 = sub i10 %zext_ln94_6, i10 %zext_ln94_1" [assessment/toplevel.cpp:94]   --->   Operation 1655 'sub' 'sub_ln94_8' <Predicate = (!ret_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1656 [1/1] (1.82ns)   --->   "%sub_ln94_9 = sub i10 %zext_ln94_1, i10 %zext_ln94_6" [assessment/toplevel.cpp:94]   --->   Operation 1656 'sub' 'sub_ln94_9' <Predicate = (!ret_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1657 [1/1] (0.68ns)   --->   "%select_ln94_4 = select i1 %icmp_ln94_4, i10 %sub_ln94_8, i10 %sub_ln94_9" [assessment/toplevel.cpp:94]   --->   Operation 1657 'select' 'select_ln94_4' <Predicate = (!ret_1)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln94_2 = sext i10 %select_ln94_4" [assessment/toplevel.cpp:94]   --->   Operation 1658 'sext' 'sext_ln94_2' <Predicate = (!ret_1)> <Delay = 0.00>
ST_126 : Operation 1659 [1/1] (1.66ns)   --->   "%icmp_ln94_5 = icmp_ugt  i9 %current_y_V_4, i9 %goal_y_V" [assessment/toplevel.cpp:94]   --->   Operation 1659 'icmp' 'icmp_ln94_5' <Predicate = (!ret_1)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln94_7 = zext i9 %current_y_V_4" [assessment/toplevel.cpp:94]   --->   Operation 1660 'zext' 'zext_ln94_7' <Predicate = (!ret_1)> <Delay = 0.00>
ST_126 : Operation 1661 [1/1] (1.82ns)   --->   "%sub_ln94_10 = sub i10 %zext_ln94_7, i10 %zext_ln94_3" [assessment/toplevel.cpp:94]   --->   Operation 1661 'sub' 'sub_ln94_10' <Predicate = (!ret_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1662 [1/1] (1.82ns)   --->   "%sub_ln94_11 = sub i10 %zext_ln94_3, i10 %zext_ln94_7" [assessment/toplevel.cpp:94]   --->   Operation 1662 'sub' 'sub_ln94_11' <Predicate = (!ret_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1663 [1/1] (0.68ns)   --->   "%select_ln94_5 = select i1 %icmp_ln94_5, i10 %sub_ln94_10, i10 %sub_ln94_11" [assessment/toplevel.cpp:94]   --->   Operation 1663 'select' 'select_ln94_5' <Predicate = (!ret_1)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln364_1 = sext i10 %select_ln94_5" [assessment/toplevel.cpp:364]   --->   Operation 1664 'sext' 'sext_ln364_1' <Predicate = (!ret_1)> <Delay = 0.00>
ST_126 : Operation 1665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_2 = add i11 %n_g_score_V, i11 %sext_ln364_1"   --->   Operation 1665 'add' 'add_ln208_2' <Predicate = (!ret_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_126 : Operation 1666 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_1 = add i11 %add_ln208_2, i11 %sext_ln94_2"   --->   Operation 1666 'add' 'n_f_score_V_1' <Predicate = (!ret_1)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_126 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln272 = trunc i16 %open_set_size_2" [assessment/toplevel.cpp:272]   --->   Operation 1667 'trunc' 'trunc_ln272' <Predicate = (!ret_1)> <Delay = 0.00>
ST_126 : Operation 1668 [1/1] (2.42ns)   --->   "%icmp_ln272_2 = icmp_eq  i16 %open_set_size_2, i16 0" [assessment/toplevel.cpp:272]   --->   Operation 1668 'icmp' 'icmp_ln272_2' <Predicate = (!ret_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1669 [1/1] (1.58ns)   --->   "%br_ln272 = br i1 %icmp_ln272_2, void %.lr.ph1025.1.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1" [assessment/toplevel.cpp:272]   --->   Operation 1669 'br' 'br_ln272' <Predicate = (!ret_1)> <Delay = 1.58>
ST_126 : Operation 1670 [1/1] (1.58ns)   --->   "%br_ln272 = br void %.lr.ph1025.1" [assessment/toplevel.cpp:272]   --->   Operation 1670 'br' 'br_ln272' <Predicate = (!ret_1 & !icmp_ln272_2)> <Delay = 1.58>

State 127 <SV = 119> <Delay = 4.01>
ST_127 : Operation 1671 [1/1] (0.00ns)   --->   "%i_12 = phi i16 %i_13, void %.split31._crit_edge, i16 0, void %.lr.ph1025.1.preheader"   --->   Operation 1671 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1672 [1/1] (2.42ns)   --->   "%icmp_ln272_3 = icmp_ult  i16 %i_12, i16 %open_set_size_2" [assessment/toplevel.cpp:272]   --->   Operation 1672 'icmp' 'icmp_ln272_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1673 [1/1] (2.07ns)   --->   "%i_13 = add i16 %i_12, i16 1" [assessment/toplevel.cpp:272]   --->   Operation 1673 'add' 'i_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1674 [1/1] (1.58ns)   --->   "%br_ln272 = br i1 %icmp_ln272_3, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1.loopexit, void %.split31" [assessment/toplevel.cpp:272]   --->   Operation 1674 'br' 'br_ln272' <Predicate = true> <Delay = 1.58>
ST_127 : Operation 1675 [1/1] (0.00ns)   --->   "%zext_ln274_1 = zext i16 %i_12" [assessment/toplevel.cpp:274]   --->   Operation 1675 'zext' 'zext_ln274_1' <Predicate = (icmp_ln272_3)> <Delay = 0.00>
ST_127 : Operation 1676 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_8 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln274_1"   --->   Operation 1676 'getelementptr' 'open_set_heap_x_V_addr_8' <Predicate = (icmp_ln272_3)> <Delay = 0.00>
ST_127 : Operation 1677 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_3 = load i13 %open_set_heap_x_V_addr_8"   --->   Operation 1677 'load' 'open_set_heap_x_V_load_3' <Predicate = (icmp_ln272_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 128 <SV = 120> <Delay = 4.91>
ST_128 : Operation 1678 [1/1] (0.00ns)   --->   "%speclooptripcount_ln272 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000, i64 2500" [assessment/toplevel.cpp:272]   --->   Operation 1678 'speclooptripcount' 'speclooptripcount_ln272' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1679 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [assessment/toplevel.cpp:272]   --->   Operation 1679 'specloopname' 'specloopname_ln272' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1680 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_3 = load i13 %open_set_heap_x_V_addr_8"   --->   Operation 1680 'load' 'open_set_heap_x_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_128 : Operation 1681 [1/1] (1.66ns)   --->   "%icmp_ln870_4 = icmp_eq  i9 %open_set_heap_x_V_load_3, i9 %n_x_V"   --->   Operation 1681 'icmp' 'icmp_ln870_4' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1682 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln870_4, void %.split31._crit_edge, void" [assessment/toplevel.cpp:274]   --->   Operation 1682 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1683 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_8 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln274_1"   --->   Operation 1683 'getelementptr' 'open_set_heap_y_V_addr_8' <Predicate = (icmp_ln870_4)> <Delay = 0.00>
ST_128 : Operation 1684 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_3 = load i13 %open_set_heap_y_V_addr_8"   --->   Operation 1684 'load' 'open_set_heap_y_V_load_3' <Predicate = (icmp_ln870_4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 129 <SV = 121> <Delay = 6.50>
ST_129 : Operation 1685 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_3 = load i13 %open_set_heap_y_V_addr_8"   --->   Operation 1685 'load' 'open_set_heap_y_V_load_3' <Predicate = (icmp_ln870_4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_129 : Operation 1686 [1/1] (1.66ns)   --->   "%icmp_ln870_5 = icmp_eq  i9 %open_set_heap_y_V_load_3, i9 %current_y_V_4"   --->   Operation 1686 'icmp' 'icmp_ln870_5' <Predicate = (icmp_ln870_4)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1687 [1/1] (1.58ns)   --->   "%br_ln274 = br i1 %icmp_ln870_5, void %.split31._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1.loopexit" [assessment/toplevel.cpp:274]   --->   Operation 1687 'br' 'br_ln274' <Predicate = (icmp_ln870_4)> <Delay = 1.58>
ST_129 : Operation 1688 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1025.1"   --->   Operation 1688 'br' 'br_ln0' <Predicate = (!icmp_ln870_5) | (!icmp_ln870_4)> <Delay = 0.00>

State 130 <SV = 122> <Delay = 7.27>
ST_130 : Operation 1689 [1/1] (0.00ns)   --->   "%existing_idx_1_ph = phi i16 %open_set_size_2, void %.lr.ph1025.1, i16 %i_12, void"   --->   Operation 1689 'phi' 'existing_idx_1_ph' <Predicate = (!icmp_ln272_2)> <Delay = 0.00>
ST_130 : Operation 1690 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i.1"   --->   Operation 1690 'br' 'br_ln0' <Predicate = (!icmp_ln272_2)> <Delay = 1.58>
ST_130 : Operation 1691 [1/1] (0.00ns)   --->   "%existing_idx_1 = phi i16 %open_set_size_2, void %_ZL7abs_subtt.exit17.i101.i.1, i16 %existing_idx_1_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1.loopexit" [assessment/toplevel.cpp:257]   --->   Operation 1691 'phi' 'existing_idx_1' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1692 [1/1] (2.42ns)   --->   "%icmp_ln369_1 = icmp_ult  i16 %existing_idx_1, i16 %open_set_size_2" [assessment/toplevel.cpp:369]   --->   Operation 1692 'icmp' 'icmp_ln369_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1693 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369_1, void, void" [assessment/toplevel.cpp:369]   --->   Operation 1693 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1694 [1/1] (0.00ns)   --->   "%or_ln709_1 = or i3 %lhs_V_1, i3 2"   --->   Operation 1694 'or' 'or_ln709_1' <Predicate = (!icmp_ln369_1)> <Delay = 0.00>
ST_130 : Operation 1695 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_1, i18 %grid_info_V_addr_4"   --->   Operation 1695 'store' 'store_ln709' <Predicate = (!icmp_ln369_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_130 : Operation 1696 [1/1] (2.42ns)   --->   "%icmp_ln233_1 = icmp_ugt  i16 %open_set_size_2, i16 4999" [assessment/toplevel.cpp:233]   --->   Operation 1696 'icmp' 'icmp_ln233_1' <Predicate = (!icmp_ln369_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1697 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %icmp_ln233_1, void, void" [assessment/toplevel.cpp:233]   --->   Operation 1697 'br' 'br_ln233' <Predicate = (!icmp_ln369_1)> <Delay = 0.00>
ST_130 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln240_1 = zext i16 %open_set_size_2" [assessment/toplevel.cpp:240]   --->   Operation 1698 'zext' 'zext_ln240_1' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 0.00>
ST_130 : Operation 1699 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_12 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln240_1" [assessment/toplevel.cpp:240]   --->   Operation 1699 'getelementptr' 'open_set_heap_f_score_V_addr_12' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 0.00>
ST_130 : Operation 1700 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_10 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln240_1" [assessment/toplevel.cpp:240]   --->   Operation 1700 'getelementptr' 'open_set_heap_g_score_V_addr_10' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 0.00>
ST_130 : Operation 1701 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_10 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln240_1" [assessment/toplevel.cpp:240]   --->   Operation 1701 'getelementptr' 'open_set_heap_x_V_addr_10' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 0.00>
ST_130 : Operation 1702 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_10 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln240_1" [assessment/toplevel.cpp:240]   --->   Operation 1702 'getelementptr' 'open_set_heap_y_V_addr_10' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 0.00>
ST_130 : Operation 1703 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %n_f_score_V_1, i13 %open_set_heap_f_score_V_addr_12" [assessment/toplevel.cpp:240]   --->   Operation 1703 'store' 'store_ln240' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_130 : Operation 1704 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_10" [assessment/toplevel.cpp:240]   --->   Operation 1704 'store' 'store_ln240' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_130 : Operation 1705 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %n_x_V, i13 %open_set_heap_x_V_addr_10" [assessment/toplevel.cpp:240]   --->   Operation 1705 'store' 'store_ln240' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_130 : Operation 1706 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %current_y_V_4, i13 %open_set_heap_y_V_addr_10" [assessment/toplevel.cpp:240]   --->   Operation 1706 'store' 'store_ln240' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_130 : Operation 1707 [1/1] (2.07ns)   --->   "%add_ln241 = add i16 %open_set_size_2, i16 1" [assessment/toplevel.cpp:241]   --->   Operation 1707 'add' 'add_ln241' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1708 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1708 'br' 'br_ln0' <Predicate = (!icmp_ln369_1 & !icmp_ln233_1)> <Delay = 1.58>
ST_130 : Operation 1709 [1/1] (1.67ns)   --->   "%add_ln234_1 = add i13 %trunc_ln272, i13 8191" [assessment/toplevel.cpp:234]   --->   Operation 1709 'add' 'add_ln234_1' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln234_1 = zext i13 %add_ln234_1" [assessment/toplevel.cpp:234]   --->   Operation 1710 'zext' 'zext_ln234_1' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 0.00>
ST_130 : Operation 1711 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_11 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln234_1" [assessment/toplevel.cpp:234]   --->   Operation 1711 'getelementptr' 'open_set_heap_f_score_V_addr_11' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 0.00>
ST_130 : Operation 1712 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_9 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln234_1" [assessment/toplevel.cpp:234]   --->   Operation 1712 'getelementptr' 'open_set_heap_g_score_V_addr_9' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 0.00>
ST_130 : Operation 1713 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_9 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln234_1" [assessment/toplevel.cpp:234]   --->   Operation 1713 'getelementptr' 'open_set_heap_x_V_addr_9' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 0.00>
ST_130 : Operation 1714 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_9 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln234_1" [assessment/toplevel.cpp:234]   --->   Operation 1714 'getelementptr' 'open_set_heap_y_V_addr_9' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 0.00>
ST_130 : Operation 1715 [1/1] (3.25ns)   --->   "%store_ln234 = store i11 %n_f_score_V_1, i13 %open_set_heap_f_score_V_addr_11" [assessment/toplevel.cpp:234]   --->   Operation 1715 'store' 'store_ln234' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_130 : Operation 1716 [1/1] (3.25ns)   --->   "%store_ln234 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_9" [assessment/toplevel.cpp:234]   --->   Operation 1716 'store' 'store_ln234' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_130 : Operation 1717 [1/1] (3.25ns)   --->   "%store_ln234 = store i9 %n_x_V, i13 %open_set_heap_x_V_addr_9" [assessment/toplevel.cpp:234]   --->   Operation 1717 'store' 'store_ln234' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_130 : Operation 1718 [1/1] (3.25ns)   --->   "%store_ln234 = store i9 %current_y_V_4, i13 %open_set_heap_y_V_addr_9" [assessment/toplevel.cpp:234]   --->   Operation 1718 'store' 'store_ln234' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_130 : Operation 1719 [1/1] (1.58ns)   --->   "%br_ln236 = br void" [assessment/toplevel.cpp:236]   --->   Operation 1719 'br' 'br_ln236' <Predicate = (!icmp_ln369_1 & icmp_ln233_1)> <Delay = 1.58>
ST_130 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln370_1 = zext i16 %existing_idx_1" [assessment/toplevel.cpp:370]   --->   Operation 1720 'zext' 'zext_ln370_1' <Predicate = (icmp_ln369_1)> <Delay = 0.00>
ST_130 : Operation 1721 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_10 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln370_1"   --->   Operation 1721 'getelementptr' 'open_set_heap_f_score_V_addr_10' <Predicate = (icmp_ln369_1)> <Delay = 0.00>
ST_130 : Operation 1722 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_3 = load i13 %open_set_heap_f_score_V_addr_10"   --->   Operation 1722 'load' 'open_set_heap_f_score_V_load_3' <Predicate = (icmp_ln369_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 131 <SV = 123> <Delay = 2.31>
ST_131 : Operation 1723 [1/1] (0.00ns)   --->   "%open_set_size_4 = phi i16 %open_set_size_2, void, i16 %add_ln241, void" [assessment/toplevel.cpp:257]   --->   Operation 1723 'phi' 'open_set_size_4' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1724 [1/1] (0.00ns)   --->   "%error_flag_4 = phi i32 20000, void, i32 %error_flag_3, void"   --->   Operation 1724 'phi' 'error_flag_4' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1725 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_4, i32 1, i32 15" [assessment/toplevel.cpp:246]   --->   Operation 1725 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1726 [1/1] (2.31ns)   --->   "%icmp_ln246_1 = icmp_eq  i15 %tmp_3, i15 0" [assessment/toplevel.cpp:246]   --->   Operation 1726 'icmp' 'icmp_ln246_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1727 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246_1, void, void %_Z12os_heap_push6ASNode.exit.i.1" [assessment/toplevel.cpp:246]   --->   Operation 1727 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1728 [1/1] (2.07ns)   --->   "%add_ln247_1 = add i16 %open_set_size_4, i16 65535" [assessment/toplevel.cpp:247]   --->   Operation 1728 'add' 'add_ln247_1' <Predicate = (!icmp_ln246_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 124> <Delay = 5.55>
ST_132 : Operation 1729 [2/2] (5.55ns)   --->   "%call_ln247 = call void @os_sift_up, i16 %add_ln247_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:247]   --->   Operation 1729 'call' 'call_ln247' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 125> <Delay = 4.29>
ST_133 : Operation 1730 [1/2] (0.00ns)   --->   "%call_ln247 = call void @os_sift_up, i16 %add_ln247_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:247]   --->   Operation 1730 'call' 'call_ln247' <Predicate = (!icmp_ln246_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_133 : Operation 1731 [1/1] (0.00ns)   --->   "%br_ln248 = br void %_Z12os_heap_push6ASNode.exit.i.1" [assessment/toplevel.cpp:248]   --->   Operation 1731 'br' 'br_ln248' <Predicate = (!icmp_ln246_1)> <Delay = 0.00>
ST_133 : Operation 1732 [1/1] (2.47ns)   --->   "%icmp_ln384_1 = icmp_eq  i32 %error_flag_4, i32 0" [assessment/toplevel.cpp:384]   --->   Operation 1732 'icmp' 'icmp_ln384_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1733 [1/1] (1.82ns)   --->   "%br_ln384 = br i1 %icmp_ln384_1, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %.critedge" [assessment/toplevel.cpp:384]   --->   Operation 1733 'br' 'br_ln384' <Predicate = true> <Delay = 1.82>

State 134 <SV = 123> <Delay = 6.72>
ST_134 : Operation 1734 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_3 = load i13 %open_set_heap_f_score_V_addr_10"   --->   Operation 1734 'load' 'open_set_heap_f_score_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_134 : Operation 1735 [1/1] (1.88ns)   --->   "%icmp_ln878_4 = icmp_ult  i11 %n_f_score_V_1, i11 %open_set_heap_f_score_V_load_3"   --->   Operation 1735 'icmp' 'icmp_ln878_4' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1736 [1/1] (1.58ns)   --->   "%br_ln370 = br i1 %icmp_ln878_4, void %.critedge, void" [assessment/toplevel.cpp:370]   --->   Operation 1736 'br' 'br_ln370' <Predicate = true> <Delay = 1.58>

State 135 <SV = 124> <Delay = 3.25>
ST_135 : Operation 1737 [1/1] (3.25ns)   --->   "%store_ln372 = store i11 %n_f_score_V_1, i13 %open_set_heap_f_score_V_addr_10" [assessment/toplevel.cpp:372]   --->   Operation 1737 'store' 'store_ln372' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_135 : Operation 1738 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_8 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln370_1" [assessment/toplevel.cpp:373]   --->   Operation 1738 'getelementptr' 'open_set_heap_g_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1739 [1/1] (3.25ns)   --->   "%store_ln373 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_8" [assessment/toplevel.cpp:373]   --->   Operation 1739 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_135 : Operation 1740 [1/1] (0.00ns)   --->   "%or_ln709_2 = or i3 %lhs_V_1, i3 2"   --->   Operation 1740 'or' 'or_ln709_2' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1741 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_2, i18 %grid_info_V_addr_4"   --->   Operation 1741 'store' 'store_ln709' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 136 <SV = 125> <Delay = 5.55>
ST_136 : Operation 1742 [2/2] (5.55ns)   --->   "%call_ln375 = call void @os_sift_up, i16 %existing_idx_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:375]   --->   Operation 1742 'call' 'call_ln375' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 126> <Delay = 6.04>
ST_137 : Operation 1743 [1/2] (0.00ns)   --->   "%call_ln375 = call void @os_sift_up, i16 %existing_idx_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:375]   --->   Operation 1743 'call' 'call_ln375' <Predicate = (!cmp_i_i211_i & !or_ln347_1 & icmp_ln352_1 & !ret_1 & icmp_ln369_1 & icmp_ln878_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 1744 [1/1] (1.58ns)   --->   "%br_ln376 = br void %.critedge" [assessment/toplevel.cpp:376]   --->   Operation 1744 'br' 'br_ln376' <Predicate = (!cmp_i_i211_i & !or_ln347_1 & icmp_ln352_1 & !ret_1 & icmp_ln369_1 & icmp_ln878_4)> <Delay = 1.58>
ST_137 : Operation 1745 [1/1] (0.00ns)   --->   "%open_set_size_5 = phi i16 %open_set_size_2, void %._crit_edge84, i16 %open_set_size_2, void, i16 %open_set_size_2, void, i16 %open_set_size_2, void, i16 %open_set_size_4, void %_Z12os_heap_push6ASNode.exit.i.1, i16 %open_set_size_2, void, i16 %open_set_size_2, void" [assessment/toplevel.cpp:257]   --->   Operation 1745 'phi' 'open_set_size_5' <Predicate = (icmp_ln384_1) | (icmp_ln369_1) | (ret_1) | (!icmp_ln352_1) | (or_ln347_1) | (cmp_i_i211_i)> <Delay = 0.00>
ST_137 : Operation 1746 [1/1] (0.00ns)   --->   "%error_flag_5 = phi i32 %error_flag_3, void %._crit_edge84, i32 %error_flag_3, void, i32 %error_flag_3, void, i32 %error_flag_3, void, i32 %error_flag_4, void %_Z12os_heap_push6ASNode.exit.i.1, i32 %error_flag_3, void, i32 %error_flag_3, void"   --->   Operation 1746 'phi' 'error_flag_5' <Predicate = (icmp_ln384_1) | (icmp_ln369_1) | (ret_1) | (!icmp_ln352_1) | (or_ln347_1) | (cmp_i_i211_i)> <Delay = 0.00>
ST_137 : Operation 1747 [1/1] (1.82ns)   --->   "%n_y_V_1 = add i9 %current_y_V_4, i9 1"   --->   Operation 1747 'add' 'n_y_V_1' <Predicate = (icmp_ln384_1) | (icmp_ln369_1) | (ret_1) | (!icmp_ln352_1) | (or_ln347_1) | (cmp_i_i211_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1748 [1/1] (1.66ns)   --->   "%icmp_ln882_4 = icmp_ult  i9 %current_x_V_4, i9 %trunc_ln3"   --->   Operation 1748 'icmp' 'icmp_ln882_4' <Predicate = (icmp_ln384_1) | (icmp_ln369_1) | (ret_1) | (!icmp_ln352_1) | (or_ln347_1) | (cmp_i_i211_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_2)   --->   "%xor_ln882_4 = xor i1 %icmp_ln882_4, i1 1"   --->   Operation 1749 'xor' 'xor_ln882_4' <Predicate = (icmp_ln384_1) | (icmp_ln369_1) | (ret_1) | (!icmp_ln352_1) | (or_ln347_1) | (cmp_i_i211_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln882_2 = zext i9 %n_y_V_1"   --->   Operation 1750 'zext' 'zext_ln882_2' <Predicate = (icmp_ln384_1) | (icmp_ln369_1) | (ret_1) | (!icmp_ln352_1) | (or_ln347_1) | (cmp_i_i211_i)> <Delay = 0.00>
ST_137 : Operation 1751 [1/1] (1.66ns)   --->   "%icmp_ln882_5 = icmp_ult  i9 %n_y_V_1, i9 %trunc_ln3"   --->   Operation 1751 'icmp' 'icmp_ln882_5' <Predicate = (icmp_ln384_1) | (icmp_ln369_1) | (ret_1) | (!icmp_ln352_1) | (or_ln347_1) | (cmp_i_i211_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_2)   --->   "%xor_ln882_5 = xor i1 %icmp_ln882_5, i1 1"   --->   Operation 1752 'xor' 'xor_ln882_5' <Predicate = (icmp_ln384_1) | (icmp_ln369_1) | (ret_1) | (!icmp_ln352_1) | (or_ln347_1) | (cmp_i_i211_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1753 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln347_2 = or i1 %xor_ln882_4, i1 %xor_ln882_5" [assessment/toplevel.cpp:347]   --->   Operation 1753 'or' 'or_ln347_2' <Predicate = (icmp_ln384_1) | (icmp_ln369_1) | (ret_1) | (!icmp_ln352_1) | (or_ln347_1) | (cmp_i_i211_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1754 [1/1] (1.58ns)   --->   "%br_ln347 = br i1 %or_ln347_2, void, void %.critedge._crit_edge" [assessment/toplevel.cpp:347]   --->   Operation 1754 'br' 'br_ln347' <Predicate = (icmp_ln384_1) | (icmp_ln369_1) | (ret_1) | (!icmp_ln352_1) | (or_ln347_1) | (cmp_i_i211_i)> <Delay = 1.58>
ST_137 : Operation 1755 [3/3] (1.05ns) (grouped into DSP with root node idx_2)   --->   "%mul_ln66_1 = mul i18 %zext_ln308, i18 %zext_ln882_2" [assessment/toplevel.cpp:66]   --->   Operation 1755 'mul' 'mul_ln66_1' <Predicate = (icmp_ln384_1 & !or_ln347_2) | (icmp_ln369_1 & !or_ln347_2) | (ret_1 & !or_ln347_2) | (!icmp_ln352_1 & !or_ln347_2) | (or_ln347_1 & !or_ln347_2) | (cmp_i_i211_i & !or_ln347_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 138 <SV = 127> <Delay = 1.05>
ST_138 : Operation 1756 [2/3] (1.05ns) (grouped into DSP with root node idx_2)   --->   "%mul_ln66_1 = mul i18 %zext_ln308, i18 %zext_ln882_2" [assessment/toplevel.cpp:66]   --->   Operation 1756 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 139 <SV = 128> <Delay = 2.10>
ST_139 : Operation 1757 [1/3] (0.00ns) (grouped into DSP with root node idx_2)   --->   "%mul_ln66_1 = mul i18 %zext_ln308, i18 %zext_ln882_2" [assessment/toplevel.cpp:66]   --->   Operation 1757 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 1758 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_2 = add i18 %mul_ln66_1, i18 %zext_ln870" [assessment/toplevel.cpp:66]   --->   Operation 1758 'add' 'idx_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 140 <SV = 129> <Delay = 2.10>
ST_140 : Operation 1759 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_2 = add i18 %mul_ln66_1, i18 %zext_ln870" [assessment/toplevel.cpp:66]   --->   Operation 1759 'add' 'idx_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 1760 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_2, i32 5, i32 17" [assessment/toplevel.cpp:67]   --->   Operation 1760 'partselect' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>

State 141 <SV = 130> <Delay = 4.93>
ST_141 : Operation 1761 [1/1] (1.67ns)   --->   "%add_ln69_2 = add i13 %trunc_ln67_2, i13 18" [assessment/toplevel.cpp:69]   --->   Operation 1761 'add' 'add_ln69_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1762 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i13 %add_ln69_2" [assessment/toplevel.cpp:69]   --->   Operation 1762 'zext' 'zext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1763 [1/1] (0.00ns)   --->   "%local_ram_addr_5 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln69_2" [assessment/toplevel.cpp:69]   --->   Operation 1763 'getelementptr' 'local_ram_addr_5' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1764 [2/2] (3.25ns)   --->   "%local_ram_load_4 = load i13 %local_ram_addr_5" [assessment/toplevel.cpp:69]   --->   Operation 1764 'load' 'local_ram_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>

State 142 <SV = 131> <Delay = 5.92>
ST_142 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_2)   --->   "%bit_2 = trunc i18 %idx_2" [assessment/toplevel.cpp:66]   --->   Operation 1765 'trunc' 'bit_2' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_2)   --->   "%zext_ln68_2 = zext i5 %bit_2" [assessment/toplevel.cpp:68]   --->   Operation 1766 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1767 [1/2] (3.25ns)   --->   "%local_ram_load_4 = load i13 %local_ram_addr_5" [assessment/toplevel.cpp:69]   --->   Operation 1767 'load' 'local_ram_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>
ST_142 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_2)   --->   "%shl_ln352_2 = shl i32 1, i32 %zext_ln68_2" [assessment/toplevel.cpp:352]   --->   Operation 1768 'shl' 'shl_ln352_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_2)   --->   "%and_ln352_2 = and i32 %local_ram_load_4, i32 %shl_ln352_2" [assessment/toplevel.cpp:352]   --->   Operation 1769 'and' 'and_ln352_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1770 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln352_2 = icmp_eq  i32 %and_ln352_2, i32 0" [assessment/toplevel.cpp:352]   --->   Operation 1770 'icmp' 'icmp_ln352_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 132> <Delay = 3.25>
ST_143 : Operation 1771 [1/1] (1.58ns)   --->   "%br_ln352 = br i1 %icmp_ln352_2, void %.critedge._crit_edge, void" [assessment/toplevel.cpp:352]   --->   Operation 1771 'br' 'br_ln352' <Predicate = true> <Delay = 1.58>
ST_143 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i18 %idx_2" [assessment/toplevel.cpp:74]   --->   Operation 1772 'zext' 'zext_ln74_2' <Predicate = (icmp_ln352_2)> <Delay = 0.00>
ST_143 : Operation 1773 [1/1] (0.00ns)   --->   "%grid_info_V_addr_5 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln74_2" [assessment/toplevel.cpp:74]   --->   Operation 1773 'getelementptr' 'grid_info_V_addr_5' <Predicate = (icmp_ln352_2)> <Delay = 0.00>
ST_143 : Operation 1774 [2/2] (3.25ns)   --->   "%lhs_V_2 = load i18 %grid_info_V_addr_5"   --->   Operation 1774 'load' 'lhs_V_2' <Predicate = (icmp_ln352_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 144 <SV = 133> <Delay = 6.26>
ST_144 : Operation 1775 [1/2] (3.25ns)   --->   "%lhs_V_2 = load i18 %grid_info_V_addr_5"   --->   Operation 1775 'load' 'lhs_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_144 : Operation 1776 [1/1] (0.00ns)   --->   "%ret_2 = trunc i3 %lhs_V_2"   --->   Operation 1776 'trunc' 'ret_2' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1777 [1/1] (1.58ns)   --->   "%br_ln357 = br i1 %ret_2, void %_ZL7abs_subtt.exit17.i101.i.2, void %.critedge._crit_edge" [assessment/toplevel.cpp:357]   --->   Operation 1777 'br' 'br_ln357' <Predicate = true> <Delay = 1.58>
ST_144 : Operation 1778 [1/1] (1.66ns)   --->   "%icmp_ln94_6 = icmp_ugt  i9 %current_x_V_4, i9 %goal_x_V" [assessment/toplevel.cpp:94]   --->   Operation 1778 'icmp' 'icmp_ln94_6' <Predicate = (!ret_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln94_8 = zext i9 %current_x_V_4" [assessment/toplevel.cpp:94]   --->   Operation 1779 'zext' 'zext_ln94_8' <Predicate = (!ret_2)> <Delay = 0.00>
ST_144 : Operation 1780 [1/1] (1.82ns)   --->   "%sub_ln94_12 = sub i10 %zext_ln94_8, i10 %zext_ln94_1" [assessment/toplevel.cpp:94]   --->   Operation 1780 'sub' 'sub_ln94_12' <Predicate = (!ret_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1781 [1/1] (1.82ns)   --->   "%sub_ln94_13 = sub i10 %zext_ln94_1, i10 %zext_ln94_8" [assessment/toplevel.cpp:94]   --->   Operation 1781 'sub' 'sub_ln94_13' <Predicate = (!ret_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1782 [1/1] (0.68ns)   --->   "%select_ln94_6 = select i1 %icmp_ln94_6, i10 %sub_ln94_12, i10 %sub_ln94_13" [assessment/toplevel.cpp:94]   --->   Operation 1782 'select' 'select_ln94_6' <Predicate = (!ret_2)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_144 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln94_3 = sext i10 %select_ln94_6" [assessment/toplevel.cpp:94]   --->   Operation 1783 'sext' 'sext_ln94_3' <Predicate = (!ret_2)> <Delay = 0.00>
ST_144 : Operation 1784 [1/1] (1.66ns)   --->   "%icmp_ln94_7 = icmp_ugt  i9 %n_y_V_1, i9 %goal_y_V" [assessment/toplevel.cpp:94]   --->   Operation 1784 'icmp' 'icmp_ln94_7' <Predicate = (!ret_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1785 [1/1] (0.00ns)   --->   "%zext_ln94_9 = zext i9 %n_y_V_1" [assessment/toplevel.cpp:94]   --->   Operation 1785 'zext' 'zext_ln94_9' <Predicate = (!ret_2)> <Delay = 0.00>
ST_144 : Operation 1786 [1/1] (1.82ns)   --->   "%sub_ln94_14 = sub i10 %zext_ln94_9, i10 %zext_ln94_3" [assessment/toplevel.cpp:94]   --->   Operation 1786 'sub' 'sub_ln94_14' <Predicate = (!ret_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1787 [1/1] (1.82ns)   --->   "%sub_ln94_15 = sub i10 %zext_ln94_3, i10 %zext_ln94_9" [assessment/toplevel.cpp:94]   --->   Operation 1787 'sub' 'sub_ln94_15' <Predicate = (!ret_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1788 [1/1] (0.68ns)   --->   "%select_ln94_7 = select i1 %icmp_ln94_7, i10 %sub_ln94_14, i10 %sub_ln94_15" [assessment/toplevel.cpp:94]   --->   Operation 1788 'select' 'select_ln94_7' <Predicate = (!ret_2)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_144 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln364_2 = sext i10 %select_ln94_7" [assessment/toplevel.cpp:364]   --->   Operation 1789 'sext' 'sext_ln364_2' <Predicate = (!ret_2)> <Delay = 0.00>
ST_144 : Operation 1790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i11 %n_g_score_V, i11 %sext_ln364_2"   --->   Operation 1790 'add' 'add_ln208_4' <Predicate = (!ret_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_144 : Operation 1791 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_2 = add i11 %add_ln208_4, i11 %sext_ln94_3"   --->   Operation 1791 'add' 'n_f_score_V_2' <Predicate = (!ret_2)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_144 : Operation 1792 [1/1] (0.00ns)   --->   "%trunc_ln272_1 = trunc i16 %open_set_size_5" [assessment/toplevel.cpp:272]   --->   Operation 1792 'trunc' 'trunc_ln272_1' <Predicate = (!ret_2)> <Delay = 0.00>
ST_144 : Operation 1793 [1/1] (2.42ns)   --->   "%icmp_ln272_4 = icmp_eq  i16 %open_set_size_5, i16 0" [assessment/toplevel.cpp:272]   --->   Operation 1793 'icmp' 'icmp_ln272_4' <Predicate = (!ret_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1794 [1/1] (1.58ns)   --->   "%br_ln272 = br i1 %icmp_ln272_4, void %.lr.ph1025.2.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2" [assessment/toplevel.cpp:272]   --->   Operation 1794 'br' 'br_ln272' <Predicate = (!ret_2)> <Delay = 1.58>
ST_144 : Operation 1795 [1/1] (1.58ns)   --->   "%br_ln272 = br void %.lr.ph1025.2" [assessment/toplevel.cpp:272]   --->   Operation 1795 'br' 'br_ln272' <Predicate = (!ret_2 & !icmp_ln272_4)> <Delay = 1.58>

State 145 <SV = 134> <Delay = 4.01>
ST_145 : Operation 1796 [1/1] (0.00ns)   --->   "%i_14 = phi i16 %i_15, void %.split34._crit_edge, i16 0, void %.lr.ph1025.2.preheader"   --->   Operation 1796 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1797 [1/1] (2.42ns)   --->   "%icmp_ln272_5 = icmp_ult  i16 %i_14, i16 %open_set_size_5" [assessment/toplevel.cpp:272]   --->   Operation 1797 'icmp' 'icmp_ln272_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1798 [1/1] (2.07ns)   --->   "%i_15 = add i16 %i_14, i16 1" [assessment/toplevel.cpp:272]   --->   Operation 1798 'add' 'i_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1799 [1/1] (1.58ns)   --->   "%br_ln272 = br i1 %icmp_ln272_5, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2.loopexit, void %.split34" [assessment/toplevel.cpp:272]   --->   Operation 1799 'br' 'br_ln272' <Predicate = true> <Delay = 1.58>
ST_145 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln274_2 = zext i16 %i_14" [assessment/toplevel.cpp:274]   --->   Operation 1800 'zext' 'zext_ln274_2' <Predicate = (icmp_ln272_5)> <Delay = 0.00>
ST_145 : Operation 1801 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_11 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln274_2"   --->   Operation 1801 'getelementptr' 'open_set_heap_x_V_addr_11' <Predicate = (icmp_ln272_5)> <Delay = 0.00>
ST_145 : Operation 1802 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_4 = load i13 %open_set_heap_x_V_addr_11"   --->   Operation 1802 'load' 'open_set_heap_x_V_load_4' <Predicate = (icmp_ln272_5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 146 <SV = 135> <Delay = 4.91>
ST_146 : Operation 1803 [1/1] (0.00ns)   --->   "%speclooptripcount_ln272 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000, i64 2500" [assessment/toplevel.cpp:272]   --->   Operation 1803 'speclooptripcount' 'speclooptripcount_ln272' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1804 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [assessment/toplevel.cpp:272]   --->   Operation 1804 'specloopname' 'specloopname_ln272' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1805 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_4 = load i13 %open_set_heap_x_V_addr_11"   --->   Operation 1805 'load' 'open_set_heap_x_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_146 : Operation 1806 [1/1] (1.66ns)   --->   "%icmp_ln870_6 = icmp_eq  i9 %open_set_heap_x_V_load_4, i9 %current_x_V_4"   --->   Operation 1806 'icmp' 'icmp_ln870_6' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1807 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln870_6, void %.split34._crit_edge, void" [assessment/toplevel.cpp:274]   --->   Operation 1807 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1808 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_11 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln274_2"   --->   Operation 1808 'getelementptr' 'open_set_heap_y_V_addr_11' <Predicate = (icmp_ln870_6)> <Delay = 0.00>
ST_146 : Operation 1809 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_4 = load i13 %open_set_heap_y_V_addr_11"   --->   Operation 1809 'load' 'open_set_heap_y_V_load_4' <Predicate = (icmp_ln870_6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 147 <SV = 136> <Delay = 6.50>
ST_147 : Operation 1810 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_4 = load i13 %open_set_heap_y_V_addr_11"   --->   Operation 1810 'load' 'open_set_heap_y_V_load_4' <Predicate = (icmp_ln870_6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_147 : Operation 1811 [1/1] (1.66ns)   --->   "%icmp_ln870_7 = icmp_eq  i9 %open_set_heap_y_V_load_4, i9 %n_y_V_1"   --->   Operation 1811 'icmp' 'icmp_ln870_7' <Predicate = (icmp_ln870_6)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1812 [1/1] (1.58ns)   --->   "%br_ln274 = br i1 %icmp_ln870_7, void %.split34._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2.loopexit" [assessment/toplevel.cpp:274]   --->   Operation 1812 'br' 'br_ln274' <Predicate = (icmp_ln870_6)> <Delay = 1.58>
ST_147 : Operation 1813 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1025.2"   --->   Operation 1813 'br' 'br_ln0' <Predicate = (!icmp_ln870_7) | (!icmp_ln870_6)> <Delay = 0.00>

State 148 <SV = 137> <Delay = 7.27>
ST_148 : Operation 1814 [1/1] (0.00ns)   --->   "%existing_idx_2_ph = phi i16 %open_set_size_5, void %.lr.ph1025.2, i16 %i_14, void"   --->   Operation 1814 'phi' 'existing_idx_2_ph' <Predicate = (!icmp_ln272_4)> <Delay = 0.00>
ST_148 : Operation 1815 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i.2"   --->   Operation 1815 'br' 'br_ln0' <Predicate = (!icmp_ln272_4)> <Delay = 1.58>
ST_148 : Operation 1816 [1/1] (0.00ns)   --->   "%existing_idx_2 = phi i16 %open_set_size_5, void %_ZL7abs_subtt.exit17.i101.i.2, i16 %existing_idx_2_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2.loopexit" [assessment/toplevel.cpp:257]   --->   Operation 1816 'phi' 'existing_idx_2' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1817 [1/1] (2.42ns)   --->   "%icmp_ln369_2 = icmp_ult  i16 %existing_idx_2, i16 %open_set_size_5" [assessment/toplevel.cpp:369]   --->   Operation 1817 'icmp' 'icmp_ln369_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1818 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369_2, void, void" [assessment/toplevel.cpp:369]   --->   Operation 1818 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1819 [1/1] (0.00ns)   --->   "%or_ln709_3 = or i3 %lhs_V_2, i3 4"   --->   Operation 1819 'or' 'or_ln709_3' <Predicate = (!icmp_ln369_2)> <Delay = 0.00>
ST_148 : Operation 1820 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_3, i18 %grid_info_V_addr_5"   --->   Operation 1820 'store' 'store_ln709' <Predicate = (!icmp_ln369_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_148 : Operation 1821 [1/1] (2.42ns)   --->   "%icmp_ln233_2 = icmp_ugt  i16 %open_set_size_5, i16 4999" [assessment/toplevel.cpp:233]   --->   Operation 1821 'icmp' 'icmp_ln233_2' <Predicate = (!icmp_ln369_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1822 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %icmp_ln233_2, void, void" [assessment/toplevel.cpp:233]   --->   Operation 1822 'br' 'br_ln233' <Predicate = (!icmp_ln369_2)> <Delay = 0.00>
ST_148 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln240_2 = zext i16 %open_set_size_5" [assessment/toplevel.cpp:240]   --->   Operation 1823 'zext' 'zext_ln240_2' <Predicate = (!icmp_ln369_2 & !icmp_ln233_2)> <Delay = 0.00>
ST_148 : Operation 1824 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_15 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln240_2" [assessment/toplevel.cpp:240]   --->   Operation 1824 'getelementptr' 'open_set_heap_f_score_V_addr_15' <Predicate = (!icmp_ln369_2 & !icmp_ln233_2)> <Delay = 0.00>
ST_148 : Operation 1825 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_13 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln240_2" [assessment/toplevel.cpp:240]   --->   Operation 1825 'getelementptr' 'open_set_heap_g_score_V_addr_13' <Predicate = (!icmp_ln369_2 & !icmp_ln233_2)> <Delay = 0.00>
ST_148 : Operation 1826 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_13 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln240_2" [assessment/toplevel.cpp:240]   --->   Operation 1826 'getelementptr' 'open_set_heap_x_V_addr_13' <Predicate = (!icmp_ln369_2 & !icmp_ln233_2)> <Delay = 0.00>
ST_148 : Operation 1827 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_13 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln240_2" [assessment/toplevel.cpp:240]   --->   Operation 1827 'getelementptr' 'open_set_heap_y_V_addr_13' <Predicate = (!icmp_ln369_2 & !icmp_ln233_2)> <Delay = 0.00>
ST_148 : Operation 1828 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %n_f_score_V_2, i13 %open_set_heap_f_score_V_addr_15" [assessment/toplevel.cpp:240]   --->   Operation 1828 'store' 'store_ln240' <Predicate = (!icmp_ln369_2 & !icmp_ln233_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_148 : Operation 1829 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_13" [assessment/toplevel.cpp:240]   --->   Operation 1829 'store' 'store_ln240' <Predicate = (!icmp_ln369_2 & !icmp_ln233_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_148 : Operation 1830 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %current_x_V_4, i13 %open_set_heap_x_V_addr_13" [assessment/toplevel.cpp:240]   --->   Operation 1830 'store' 'store_ln240' <Predicate = (!icmp_ln369_2 & !icmp_ln233_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_148 : Operation 1831 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %n_y_V_1, i13 %open_set_heap_y_V_addr_13" [assessment/toplevel.cpp:240]   --->   Operation 1831 'store' 'store_ln240' <Predicate = (!icmp_ln369_2 & !icmp_ln233_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_148 : Operation 1832 [1/1] (1.67ns)   --->   "%add_ln234_2 = add i13 %trunc_ln272_1, i13 8191" [assessment/toplevel.cpp:234]   --->   Operation 1832 'add' 'add_ln234_2' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1833 [1/1] (0.00ns)   --->   "%zext_ln234_2 = zext i13 %add_ln234_2" [assessment/toplevel.cpp:234]   --->   Operation 1833 'zext' 'zext_ln234_2' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 0.00>
ST_148 : Operation 1834 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_14 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln234_2" [assessment/toplevel.cpp:234]   --->   Operation 1834 'getelementptr' 'open_set_heap_f_score_V_addr_14' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 0.00>
ST_148 : Operation 1835 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_12 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln234_2" [assessment/toplevel.cpp:234]   --->   Operation 1835 'getelementptr' 'open_set_heap_g_score_V_addr_12' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 0.00>
ST_148 : Operation 1836 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_12 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln234_2" [assessment/toplevel.cpp:234]   --->   Operation 1836 'getelementptr' 'open_set_heap_x_V_addr_12' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 0.00>
ST_148 : Operation 1837 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_12 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln234_2" [assessment/toplevel.cpp:234]   --->   Operation 1837 'getelementptr' 'open_set_heap_y_V_addr_12' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 0.00>
ST_148 : Operation 1838 [1/1] (3.25ns)   --->   "%store_ln234 = store i11 %n_f_score_V_2, i13 %open_set_heap_f_score_V_addr_14" [assessment/toplevel.cpp:234]   --->   Operation 1838 'store' 'store_ln234' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_148 : Operation 1839 [1/1] (3.25ns)   --->   "%store_ln234 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_12" [assessment/toplevel.cpp:234]   --->   Operation 1839 'store' 'store_ln234' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_148 : Operation 1840 [1/1] (3.25ns)   --->   "%store_ln234 = store i9 %current_x_V_4, i13 %open_set_heap_x_V_addr_12" [assessment/toplevel.cpp:234]   --->   Operation 1840 'store' 'store_ln234' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_148 : Operation 1841 [1/1] (3.25ns)   --->   "%store_ln234 = store i9 %n_y_V_1, i13 %open_set_heap_y_V_addr_12" [assessment/toplevel.cpp:234]   --->   Operation 1841 'store' 'store_ln234' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_148 : Operation 1842 [1/1] (1.58ns)   --->   "%br_ln236 = br void" [assessment/toplevel.cpp:236]   --->   Operation 1842 'br' 'br_ln236' <Predicate = (!icmp_ln369_2 & icmp_ln233_2)> <Delay = 1.58>
ST_148 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln370_2 = zext i16 %existing_idx_2" [assessment/toplevel.cpp:370]   --->   Operation 1843 'zext' 'zext_ln370_2' <Predicate = (icmp_ln369_2)> <Delay = 0.00>
ST_148 : Operation 1844 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_13 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln370_2"   --->   Operation 1844 'getelementptr' 'open_set_heap_f_score_V_addr_13' <Predicate = (icmp_ln369_2)> <Delay = 0.00>
ST_148 : Operation 1845 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_4 = load i13 %open_set_heap_f_score_V_addr_13"   --->   Operation 1845 'load' 'open_set_heap_f_score_V_load_4' <Predicate = (icmp_ln369_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 149 <SV = 138> <Delay = 2.07>
ST_149 : Operation 1846 [1/1] (2.07ns)   --->   "%add_ln241_1 = add i16 %open_set_size_5, i16 1" [assessment/toplevel.cpp:241]   --->   Operation 1846 'add' 'add_ln241_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1847 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1847 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 150 <SV = 139> <Delay = 2.31>
ST_150 : Operation 1848 [1/1] (0.00ns)   --->   "%open_set_size_6 = phi i16 %open_set_size_5, void, i16 %add_ln241_1, void" [assessment/toplevel.cpp:257]   --->   Operation 1848 'phi' 'open_set_size_6' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1849 [1/1] (0.00ns)   --->   "%error_flag_6 = phi i32 20000, void, i32 %error_flag_5, void"   --->   Operation 1849 'phi' 'error_flag_6' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_6, i32 1, i32 15" [assessment/toplevel.cpp:246]   --->   Operation 1850 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1851 [1/1] (2.31ns)   --->   "%icmp_ln246_2 = icmp_eq  i15 %tmp_4, i15 0" [assessment/toplevel.cpp:246]   --->   Operation 1851 'icmp' 'icmp_ln246_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1852 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246_2, void, void %_Z12os_heap_push6ASNode.exit.i.2" [assessment/toplevel.cpp:246]   --->   Operation 1852 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1853 [1/1] (2.07ns)   --->   "%add_ln247_2 = add i16 %open_set_size_6, i16 65535" [assessment/toplevel.cpp:247]   --->   Operation 1853 'add' 'add_ln247_2' <Predicate = (!icmp_ln246_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 140> <Delay = 5.55>
ST_151 : Operation 1854 [2/2] (5.55ns)   --->   "%call_ln247 = call void @os_sift_up, i16 %add_ln247_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:247]   --->   Operation 1854 'call' 'call_ln247' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 141> <Delay = 4.46>
ST_152 : Operation 1855 [1/2] (0.00ns)   --->   "%call_ln247 = call void @os_sift_up, i16 %add_ln247_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:247]   --->   Operation 1855 'call' 'call_ln247' <Predicate = (!or_ln347_2 & icmp_ln352_2 & !ret_2 & !icmp_ln369_2 & !icmp_ln246_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 1856 [1/1] (0.00ns)   --->   "%br_ln248 = br void %_Z12os_heap_push6ASNode.exit.i.2" [assessment/toplevel.cpp:248]   --->   Operation 1856 'br' 'br_ln248' <Predicate = (!or_ln347_2 & icmp_ln352_2 & !ret_2 & !icmp_ln369_2 & !icmp_ln246_2)> <Delay = 0.00>
ST_152 : Operation 1857 [1/1] (2.47ns)   --->   "%icmp_ln384_2 = icmp_eq  i32 %error_flag_6, i32 0" [assessment/toplevel.cpp:384]   --->   Operation 1857 'icmp' 'icmp_ln384_2' <Predicate = (!or_ln347_2 & icmp_ln352_2 & !ret_2 & !icmp_ln369_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1858 [1/1] (1.82ns)   --->   "%br_ln384 = br i1 %icmp_ln384_2, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %.critedge._crit_edge" [assessment/toplevel.cpp:384]   --->   Operation 1858 'br' 'br_ln384' <Predicate = (!or_ln347_2 & icmp_ln352_2 & !ret_2 & !icmp_ln369_2)> <Delay = 1.82>
ST_152 : Operation 1859 [1/2] (0.00ns)   --->   "%call_ln375 = call void @os_sift_up, i16 %existing_idx_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:375]   --->   Operation 1859 'call' 'call_ln375' <Predicate = (!or_ln347_2 & icmp_ln352_2 & !ret_2 & icmp_ln369_2 & icmp_ln878_5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 1860 [1/1] (1.58ns)   --->   "%br_ln376 = br void %.critedge._crit_edge" [assessment/toplevel.cpp:376]   --->   Operation 1860 'br' 'br_ln376' <Predicate = (!or_ln347_2 & icmp_ln352_2 & !ret_2 & icmp_ln369_2 & icmp_ln878_5)> <Delay = 1.58>
ST_152 : Operation 1861 [1/1] (1.82ns)   --->   "%n_x_V_2 = add i9 %current_x_V_4, i9 1"   --->   Operation 1861 'add' 'n_x_V_2' <Predicate = (icmp_ln384_2) | (icmp_ln369_2) | (ret_2) | (!icmp_ln352_2) | (or_ln347_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1862 [1/1] (1.66ns)   --->   "%icmp_ln882_6 = icmp_ult  i9 %n_x_V_2, i9 %trunc_ln3"   --->   Operation 1862 'icmp' 'icmp_ln882_6' <Predicate = (icmp_ln384_2) | (icmp_ln369_2) | (ret_2) | (!icmp_ln352_2) | (or_ln347_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_3)   --->   "%xor_ln882_6 = xor i1 %icmp_ln882_6, i1 1"   --->   Operation 1863 'xor' 'xor_ln882_6' <Predicate = (icmp_ln384_2) | (icmp_ln369_2) | (ret_2) | (!icmp_ln352_2) | (or_ln347_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1864 [1/1] (1.66ns)   --->   "%icmp_ln882_7 = icmp_ult  i9 %current_y_V_4, i9 %trunc_ln3"   --->   Operation 1864 'icmp' 'icmp_ln882_7' <Predicate = (icmp_ln384_2) | (icmp_ln369_2) | (ret_2) | (!icmp_ln352_2) | (or_ln347_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_3)   --->   "%xor_ln882_7 = xor i1 %icmp_ln882_7, i1 1"   --->   Operation 1865 'xor' 'xor_ln882_7' <Predicate = (icmp_ln384_2) | (icmp_ln369_2) | (ret_2) | (!icmp_ln352_2) | (or_ln347_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1866 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln347_3 = or i1 %xor_ln882_6, i1 %xor_ln882_7" [assessment/toplevel.cpp:347]   --->   Operation 1866 'or' 'or_ln347_3' <Predicate = (icmp_ln384_2) | (icmp_ln369_2) | (ret_2) | (!icmp_ln352_2) | (or_ln347_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 138> <Delay = 6.72>
ST_153 : Operation 1867 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_4 = load i13 %open_set_heap_f_score_V_addr_13"   --->   Operation 1867 'load' 'open_set_heap_f_score_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_153 : Operation 1868 [1/1] (1.88ns)   --->   "%icmp_ln878_5 = icmp_ult  i11 %n_f_score_V_2, i11 %open_set_heap_f_score_V_load_4"   --->   Operation 1868 'icmp' 'icmp_ln878_5' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1869 [1/1] (1.58ns)   --->   "%br_ln370 = br i1 %icmp_ln878_5, void %.critedge._crit_edge, void" [assessment/toplevel.cpp:370]   --->   Operation 1869 'br' 'br_ln370' <Predicate = true> <Delay = 1.58>

State 154 <SV = 139> <Delay = 3.25>
ST_154 : Operation 1870 [1/1] (3.25ns)   --->   "%store_ln372 = store i11 %n_f_score_V_2, i13 %open_set_heap_f_score_V_addr_13" [assessment/toplevel.cpp:372]   --->   Operation 1870 'store' 'store_ln372' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_154 : Operation 1871 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_11 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln370_2" [assessment/toplevel.cpp:373]   --->   Operation 1871 'getelementptr' 'open_set_heap_g_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1872 [1/1] (3.25ns)   --->   "%store_ln373 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_11" [assessment/toplevel.cpp:373]   --->   Operation 1872 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_154 : Operation 1873 [1/1] (0.00ns)   --->   "%or_ln709_4 = or i3 %lhs_V_2, i3 4"   --->   Operation 1873 'or' 'or_ln709_4' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1874 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_4, i18 %grid_info_V_addr_5"   --->   Operation 1874 'store' 'store_ln709' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 155 <SV = 140> <Delay = 5.55>
ST_155 : Operation 1875 [2/2] (5.55ns)   --->   "%call_ln375 = call void @os_sift_up, i16 %existing_idx_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:375]   --->   Operation 1875 'call' 'call_ln375' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 142> <Delay = 7.06>
ST_156 : Operation 1876 [1/1] (0.00ns)   --->   "%open_set_size_7 = phi i16 %open_set_size_5, void %.critedge, i16 %open_set_size_5, void, i16 %open_set_size_5, void, i16 %open_set_size_6, void %_Z12os_heap_push6ASNode.exit.i.2, i16 %open_set_size_5, void, i16 %open_set_size_5, void" [assessment/toplevel.cpp:257]   --->   Operation 1876 'phi' 'open_set_size_7' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1877 [1/1] (0.00ns)   --->   "%error_flag_7 = phi i32 %error_flag_5, void %.critedge, i32 %error_flag_5, void, i32 %error_flag_5, void, i32 %error_flag_6, void %_Z12os_heap_push6ASNode.exit.i.2, i32 %error_flag_5, void, i32 %error_flag_5, void"   --->   Operation 1877 'phi' 'error_flag_7' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1878 [1/1] (0.00ns)   --->   "%zext_ln882_3 = zext i9 %n_x_V_2"   --->   Operation 1878 'zext' 'zext_ln882_3' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1879 [1/1] (1.58ns)   --->   "%br_ln347 = br i1 %or_ln347_3, void, void %._crit_edge99" [assessment/toplevel.cpp:347]   --->   Operation 1879 'br' 'br_ln347' <Predicate = true> <Delay = 1.58>
ST_156 : Operation 1880 [1/1] (2.13ns)   --->   "%idx_3 = add i18 %mul_ln79, i18 %zext_ln882_3" [assessment/toplevel.cpp:66]   --->   Operation 1880 'add' 'idx_3' <Predicate = (!or_ln347_3)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1881 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_3, i32 5, i32 17" [assessment/toplevel.cpp:67]   --->   Operation 1881 'partselect' 'trunc_ln67_3' <Predicate = (!or_ln347_3)> <Delay = 0.00>
ST_156 : Operation 1882 [1/1] (1.67ns)   --->   "%add_ln69_3 = add i13 %trunc_ln67_3, i13 18" [assessment/toplevel.cpp:69]   --->   Operation 1882 'add' 'add_ln69_3' <Predicate = (!or_ln347_3)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i13 %add_ln69_3" [assessment/toplevel.cpp:69]   --->   Operation 1883 'zext' 'zext_ln69_3' <Predicate = (!or_ln347_3)> <Delay = 0.00>
ST_156 : Operation 1884 [1/1] (0.00ns)   --->   "%local_ram_addr_6 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln69_3" [assessment/toplevel.cpp:69]   --->   Operation 1884 'getelementptr' 'local_ram_addr_6' <Predicate = (!or_ln347_3)> <Delay = 0.00>
ST_156 : Operation 1885 [2/2] (3.25ns)   --->   "%local_ram_load_5 = load i13 %local_ram_addr_6" [assessment/toplevel.cpp:69]   --->   Operation 1885 'load' 'local_ram_load_5' <Predicate = (!or_ln347_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>

State 157 <SV = 143> <Delay = 5.92>
ST_157 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_3)   --->   "%bit_3 = trunc i18 %idx_3" [assessment/toplevel.cpp:66]   --->   Operation 1886 'trunc' 'bit_3' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_3)   --->   "%zext_ln68_3 = zext i5 %bit_3" [assessment/toplevel.cpp:68]   --->   Operation 1887 'zext' 'zext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1888 [1/2] (3.25ns)   --->   "%local_ram_load_5 = load i13 %local_ram_addr_6" [assessment/toplevel.cpp:69]   --->   Operation 1888 'load' 'local_ram_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>
ST_157 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_3)   --->   "%shl_ln352_3 = shl i32 1, i32 %zext_ln68_3" [assessment/toplevel.cpp:352]   --->   Operation 1889 'shl' 'shl_ln352_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln352_3)   --->   "%and_ln352_3 = and i32 %local_ram_load_5, i32 %shl_ln352_3" [assessment/toplevel.cpp:352]   --->   Operation 1890 'and' 'and_ln352_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1891 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln352_3 = icmp_eq  i32 %and_ln352_3, i32 0" [assessment/toplevel.cpp:352]   --->   Operation 1891 'icmp' 'icmp_ln352_3' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 144> <Delay = 3.25>
ST_158 : Operation 1892 [1/1] (1.58ns)   --->   "%br_ln352 = br i1 %icmp_ln352_3, void %._crit_edge99, void" [assessment/toplevel.cpp:352]   --->   Operation 1892 'br' 'br_ln352' <Predicate = true> <Delay = 1.58>
ST_158 : Operation 1893 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i18 %idx_3" [assessment/toplevel.cpp:74]   --->   Operation 1893 'zext' 'zext_ln74_3' <Predicate = (icmp_ln352_3)> <Delay = 0.00>
ST_158 : Operation 1894 [1/1] (0.00ns)   --->   "%grid_info_V_addr_6 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln74_3" [assessment/toplevel.cpp:74]   --->   Operation 1894 'getelementptr' 'grid_info_V_addr_6' <Predicate = (icmp_ln352_3)> <Delay = 0.00>
ST_158 : Operation 1895 [2/2] (3.25ns)   --->   "%lhs_V_3 = load i18 %grid_info_V_addr_6"   --->   Operation 1895 'load' 'lhs_V_3' <Predicate = (icmp_ln352_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 159 <SV = 145> <Delay = 6.26>
ST_159 : Operation 1896 [1/2] (3.25ns)   --->   "%lhs_V_3 = load i18 %grid_info_V_addr_6"   --->   Operation 1896 'load' 'lhs_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_159 : Operation 1897 [1/1] (0.00ns)   --->   "%ret_3 = trunc i3 %lhs_V_3"   --->   Operation 1897 'trunc' 'ret_3' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1898 [1/1] (1.58ns)   --->   "%br_ln357 = br i1 %ret_3, void %_ZL7abs_subtt.exit17.i101.i.3, void %._crit_edge99" [assessment/toplevel.cpp:357]   --->   Operation 1898 'br' 'br_ln357' <Predicate = true> <Delay = 1.58>
ST_159 : Operation 1899 [1/1] (1.66ns)   --->   "%icmp_ln94_8 = icmp_ugt  i9 %n_x_V_2, i9 %goal_x_V" [assessment/toplevel.cpp:94]   --->   Operation 1899 'icmp' 'icmp_ln94_8' <Predicate = (!ret_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln94_10 = zext i9 %n_x_V_2" [assessment/toplevel.cpp:94]   --->   Operation 1900 'zext' 'zext_ln94_10' <Predicate = (!ret_3)> <Delay = 0.00>
ST_159 : Operation 1901 [1/1] (1.82ns)   --->   "%sub_ln94_16 = sub i10 %zext_ln94_10, i10 %zext_ln94_1" [assessment/toplevel.cpp:94]   --->   Operation 1901 'sub' 'sub_ln94_16' <Predicate = (!ret_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1902 [1/1] (1.82ns)   --->   "%sub_ln94_17 = sub i10 %zext_ln94_1, i10 %zext_ln94_10" [assessment/toplevel.cpp:94]   --->   Operation 1902 'sub' 'sub_ln94_17' <Predicate = (!ret_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1903 [1/1] (0.68ns)   --->   "%select_ln94_8 = select i1 %icmp_ln94_8, i10 %sub_ln94_16, i10 %sub_ln94_17" [assessment/toplevel.cpp:94]   --->   Operation 1903 'select' 'select_ln94_8' <Predicate = (!ret_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln94_4 = sext i10 %select_ln94_8" [assessment/toplevel.cpp:94]   --->   Operation 1904 'sext' 'sext_ln94_4' <Predicate = (!ret_3)> <Delay = 0.00>
ST_159 : Operation 1905 [1/1] (1.66ns)   --->   "%icmp_ln94_9 = icmp_ugt  i9 %current_y_V_4, i9 %goal_y_V" [assessment/toplevel.cpp:94]   --->   Operation 1905 'icmp' 'icmp_ln94_9' <Predicate = (!ret_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln94_11 = zext i9 %current_y_V_4" [assessment/toplevel.cpp:94]   --->   Operation 1906 'zext' 'zext_ln94_11' <Predicate = (!ret_3)> <Delay = 0.00>
ST_159 : Operation 1907 [1/1] (1.82ns)   --->   "%sub_ln94_18 = sub i10 %zext_ln94_11, i10 %zext_ln94_3" [assessment/toplevel.cpp:94]   --->   Operation 1907 'sub' 'sub_ln94_18' <Predicate = (!ret_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1908 [1/1] (1.82ns)   --->   "%sub_ln94_19 = sub i10 %zext_ln94_3, i10 %zext_ln94_11" [assessment/toplevel.cpp:94]   --->   Operation 1908 'sub' 'sub_ln94_19' <Predicate = (!ret_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1909 [1/1] (0.68ns)   --->   "%select_ln94_9 = select i1 %icmp_ln94_9, i10 %sub_ln94_18, i10 %sub_ln94_19" [assessment/toplevel.cpp:94]   --->   Operation 1909 'select' 'select_ln94_9' <Predicate = (!ret_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln364_3 = sext i10 %select_ln94_9" [assessment/toplevel.cpp:364]   --->   Operation 1910 'sext' 'sext_ln364_3' <Predicate = (!ret_3)> <Delay = 0.00>
ST_159 : Operation 1911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i11 %n_g_score_V, i11 %sext_ln364_3"   --->   Operation 1911 'add' 'add_ln208_6' <Predicate = (!ret_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_159 : Operation 1912 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_3 = add i11 %add_ln208_6, i11 %sext_ln94_4"   --->   Operation 1912 'add' 'n_f_score_V_3' <Predicate = (!ret_3)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_159 : Operation 1913 [1/1] (0.00ns)   --->   "%trunc_ln272_2 = trunc i16 %open_set_size_7" [assessment/toplevel.cpp:272]   --->   Operation 1913 'trunc' 'trunc_ln272_2' <Predicate = (!ret_3)> <Delay = 0.00>
ST_159 : Operation 1914 [1/1] (2.42ns)   --->   "%icmp_ln272_6 = icmp_eq  i16 %open_set_size_7, i16 0" [assessment/toplevel.cpp:272]   --->   Operation 1914 'icmp' 'icmp_ln272_6' <Predicate = (!ret_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1915 [1/1] (1.58ns)   --->   "%br_ln272 = br i1 %icmp_ln272_6, void %.lr.ph1025.3.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3" [assessment/toplevel.cpp:272]   --->   Operation 1915 'br' 'br_ln272' <Predicate = (!ret_3)> <Delay = 1.58>
ST_159 : Operation 1916 [1/1] (1.58ns)   --->   "%br_ln272 = br void %.lr.ph1025.3" [assessment/toplevel.cpp:272]   --->   Operation 1916 'br' 'br_ln272' <Predicate = (!ret_3 & !icmp_ln272_6)> <Delay = 1.58>

State 160 <SV = 146> <Delay = 4.01>
ST_160 : Operation 1917 [1/1] (0.00ns)   --->   "%i_16 = phi i16 %i_17, void %.split37._crit_edge, i16 0, void %.lr.ph1025.3.preheader"   --->   Operation 1917 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1918 [1/1] (2.42ns)   --->   "%icmp_ln272_7 = icmp_ult  i16 %i_16, i16 %open_set_size_7" [assessment/toplevel.cpp:272]   --->   Operation 1918 'icmp' 'icmp_ln272_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1919 [1/1] (2.07ns)   --->   "%i_17 = add i16 %i_16, i16 1" [assessment/toplevel.cpp:272]   --->   Operation 1919 'add' 'i_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1920 [1/1] (1.58ns)   --->   "%br_ln272 = br i1 %icmp_ln272_7, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3.loopexit, void %.split37" [assessment/toplevel.cpp:272]   --->   Operation 1920 'br' 'br_ln272' <Predicate = true> <Delay = 1.58>
ST_160 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln274_3 = zext i16 %i_16" [assessment/toplevel.cpp:274]   --->   Operation 1921 'zext' 'zext_ln274_3' <Predicate = (icmp_ln272_7)> <Delay = 0.00>
ST_160 : Operation 1922 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_14 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln274_3"   --->   Operation 1922 'getelementptr' 'open_set_heap_x_V_addr_14' <Predicate = (icmp_ln272_7)> <Delay = 0.00>
ST_160 : Operation 1923 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_5 = load i13 %open_set_heap_x_V_addr_14"   --->   Operation 1923 'load' 'open_set_heap_x_V_load_5' <Predicate = (icmp_ln272_7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 161 <SV = 147> <Delay = 4.91>
ST_161 : Operation 1924 [1/1] (0.00ns)   --->   "%speclooptripcount_ln272 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000, i64 2500" [assessment/toplevel.cpp:272]   --->   Operation 1924 'speclooptripcount' 'speclooptripcount_ln272' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1925 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [assessment/toplevel.cpp:272]   --->   Operation 1925 'specloopname' 'specloopname_ln272' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1926 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_5 = load i13 %open_set_heap_x_V_addr_14"   --->   Operation 1926 'load' 'open_set_heap_x_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_161 : Operation 1927 [1/1] (1.66ns)   --->   "%icmp_ln870_8 = icmp_eq  i9 %open_set_heap_x_V_load_5, i9 %n_x_V_2"   --->   Operation 1927 'icmp' 'icmp_ln870_8' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1928 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln870_8, void %.split37._crit_edge, void" [assessment/toplevel.cpp:274]   --->   Operation 1928 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1929 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_14 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln274_3"   --->   Operation 1929 'getelementptr' 'open_set_heap_y_V_addr_14' <Predicate = (icmp_ln870_8)> <Delay = 0.00>
ST_161 : Operation 1930 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_5 = load i13 %open_set_heap_y_V_addr_14"   --->   Operation 1930 'load' 'open_set_heap_y_V_load_5' <Predicate = (icmp_ln870_8)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>

State 162 <SV = 148> <Delay = 6.50>
ST_162 : Operation 1931 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_5 = load i13 %open_set_heap_y_V_addr_14"   --->   Operation 1931 'load' 'open_set_heap_y_V_load_5' <Predicate = (icmp_ln870_8)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_162 : Operation 1932 [1/1] (1.66ns)   --->   "%icmp_ln870_9 = icmp_eq  i9 %open_set_heap_y_V_load_5, i9 %current_y_V_4"   --->   Operation 1932 'icmp' 'icmp_ln870_9' <Predicate = (icmp_ln870_8)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1933 [1/1] (1.58ns)   --->   "%br_ln274 = br i1 %icmp_ln870_9, void %.split37._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3.loopexit" [assessment/toplevel.cpp:274]   --->   Operation 1933 'br' 'br_ln274' <Predicate = (icmp_ln870_8)> <Delay = 1.58>
ST_162 : Operation 1934 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1025.3"   --->   Operation 1934 'br' 'br_ln0' <Predicate = (!icmp_ln870_9) | (!icmp_ln870_8)> <Delay = 0.00>

State 163 <SV = 149> <Delay = 7.27>
ST_163 : Operation 1935 [1/1] (0.00ns)   --->   "%existing_idx_3_ph = phi i16 %open_set_size_7, void %.lr.ph1025.3, i16 %i_16, void"   --->   Operation 1935 'phi' 'existing_idx_3_ph' <Predicate = (!icmp_ln272_6)> <Delay = 0.00>
ST_163 : Operation 1936 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i.3"   --->   Operation 1936 'br' 'br_ln0' <Predicate = (!icmp_ln272_6)> <Delay = 1.58>
ST_163 : Operation 1937 [1/1] (0.00ns)   --->   "%existing_idx_3 = phi i16 %open_set_size_7, void %_ZL7abs_subtt.exit17.i101.i.3, i16 %existing_idx_3_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3.loopexit" [assessment/toplevel.cpp:257]   --->   Operation 1937 'phi' 'existing_idx_3' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1938 [1/1] (2.42ns)   --->   "%icmp_ln369_3 = icmp_ult  i16 %existing_idx_3, i16 %open_set_size_7" [assessment/toplevel.cpp:369]   --->   Operation 1938 'icmp' 'icmp_ln369_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1939 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369_3, void, void" [assessment/toplevel.cpp:369]   --->   Operation 1939 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1940 [1/1] (0.00ns)   --->   "%or_ln709_5 = or i3 %lhs_V_3, i3 6"   --->   Operation 1940 'or' 'or_ln709_5' <Predicate = (!icmp_ln369_3)> <Delay = 0.00>
ST_163 : Operation 1941 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_5, i18 %grid_info_V_addr_6"   --->   Operation 1941 'store' 'store_ln709' <Predicate = (!icmp_ln369_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_163 : Operation 1942 [1/1] (2.42ns)   --->   "%icmp_ln233_3 = icmp_ugt  i16 %open_set_size_7, i16 4999" [assessment/toplevel.cpp:233]   --->   Operation 1942 'icmp' 'icmp_ln233_3' <Predicate = (!icmp_ln369_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1943 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %icmp_ln233_3, void, void" [assessment/toplevel.cpp:233]   --->   Operation 1943 'br' 'br_ln233' <Predicate = (!icmp_ln369_3)> <Delay = 0.00>
ST_163 : Operation 1944 [1/1] (0.00ns)   --->   "%zext_ln240_3 = zext i16 %open_set_size_7" [assessment/toplevel.cpp:240]   --->   Operation 1944 'zext' 'zext_ln240_3' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 0.00>
ST_163 : Operation 1945 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_18 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln240_3" [assessment/toplevel.cpp:240]   --->   Operation 1945 'getelementptr' 'open_set_heap_f_score_V_addr_18' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 0.00>
ST_163 : Operation 1946 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_16 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln240_3" [assessment/toplevel.cpp:240]   --->   Operation 1946 'getelementptr' 'open_set_heap_g_score_V_addr_16' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 0.00>
ST_163 : Operation 1947 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_16 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln240_3" [assessment/toplevel.cpp:240]   --->   Operation 1947 'getelementptr' 'open_set_heap_x_V_addr_16' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 0.00>
ST_163 : Operation 1948 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_16 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln240_3" [assessment/toplevel.cpp:240]   --->   Operation 1948 'getelementptr' 'open_set_heap_y_V_addr_16' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 0.00>
ST_163 : Operation 1949 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %n_f_score_V_3, i13 %open_set_heap_f_score_V_addr_18" [assessment/toplevel.cpp:240]   --->   Operation 1949 'store' 'store_ln240' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_163 : Operation 1950 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_16" [assessment/toplevel.cpp:240]   --->   Operation 1950 'store' 'store_ln240' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_163 : Operation 1951 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %n_x_V_2, i13 %open_set_heap_x_V_addr_16" [assessment/toplevel.cpp:240]   --->   Operation 1951 'store' 'store_ln240' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_163 : Operation 1952 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %current_y_V_4, i13 %open_set_heap_y_V_addr_16" [assessment/toplevel.cpp:240]   --->   Operation 1952 'store' 'store_ln240' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_163 : Operation 1953 [1/1] (2.07ns)   --->   "%add_ln241_2 = add i16 %open_set_size_7, i16 1" [assessment/toplevel.cpp:241]   --->   Operation 1953 'add' 'add_ln241_2' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1954 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1954 'br' 'br_ln0' <Predicate = (!icmp_ln369_3 & !icmp_ln233_3)> <Delay = 1.58>
ST_163 : Operation 1955 [1/1] (1.67ns)   --->   "%add_ln234_3 = add i13 %trunc_ln272_2, i13 8191" [assessment/toplevel.cpp:234]   --->   Operation 1955 'add' 'add_ln234_3' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1956 [1/1] (0.00ns)   --->   "%zext_ln234_3 = zext i13 %add_ln234_3" [assessment/toplevel.cpp:234]   --->   Operation 1956 'zext' 'zext_ln234_3' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 0.00>
ST_163 : Operation 1957 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_17 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln234_3" [assessment/toplevel.cpp:234]   --->   Operation 1957 'getelementptr' 'open_set_heap_f_score_V_addr_17' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 0.00>
ST_163 : Operation 1958 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_15 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln234_3" [assessment/toplevel.cpp:234]   --->   Operation 1958 'getelementptr' 'open_set_heap_g_score_V_addr_15' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 0.00>
ST_163 : Operation 1959 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_15 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln234_3" [assessment/toplevel.cpp:234]   --->   Operation 1959 'getelementptr' 'open_set_heap_x_V_addr_15' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 0.00>
ST_163 : Operation 1960 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_15 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln234_3" [assessment/toplevel.cpp:234]   --->   Operation 1960 'getelementptr' 'open_set_heap_y_V_addr_15' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 0.00>
ST_163 : Operation 1961 [1/1] (3.25ns)   --->   "%store_ln234 = store i11 %n_f_score_V_3, i13 %open_set_heap_f_score_V_addr_17" [assessment/toplevel.cpp:234]   --->   Operation 1961 'store' 'store_ln234' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_163 : Operation 1962 [1/1] (3.25ns)   --->   "%store_ln234 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_15" [assessment/toplevel.cpp:234]   --->   Operation 1962 'store' 'store_ln234' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_163 : Operation 1963 [1/1] (3.25ns)   --->   "%store_ln234 = store i9 %n_x_V_2, i13 %open_set_heap_x_V_addr_15" [assessment/toplevel.cpp:234]   --->   Operation 1963 'store' 'store_ln234' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_163 : Operation 1964 [1/1] (3.25ns)   --->   "%store_ln234 = store i9 %current_y_V_4, i13 %open_set_heap_y_V_addr_15" [assessment/toplevel.cpp:234]   --->   Operation 1964 'store' 'store_ln234' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 5000> <RAM>
ST_163 : Operation 1965 [1/1] (1.58ns)   --->   "%br_ln236 = br void" [assessment/toplevel.cpp:236]   --->   Operation 1965 'br' 'br_ln236' <Predicate = (!icmp_ln369_3 & icmp_ln233_3)> <Delay = 1.58>
ST_163 : Operation 1966 [1/1] (0.00ns)   --->   "%open_set_size_8 = phi i16 %open_set_size_7, void, i16 %add_ln241_2, void" [assessment/toplevel.cpp:257]   --->   Operation 1966 'phi' 'open_set_size_8' <Predicate = (!icmp_ln369_3)> <Delay = 0.00>
ST_163 : Operation 1967 [1/1] (0.00ns)   --->   "%error_flag_8 = phi i32 20000, void, i32 %error_flag_7, void"   --->   Operation 1967 'phi' 'error_flag_8' <Predicate = (!icmp_ln369_3)> <Delay = 0.00>
ST_163 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_8, i32 1, i32 15" [assessment/toplevel.cpp:246]   --->   Operation 1968 'partselect' 'tmp_5' <Predicate = (!icmp_ln369_3)> <Delay = 0.00>
ST_163 : Operation 1969 [1/1] (2.31ns)   --->   "%icmp_ln246_3 = icmp_eq  i15 %tmp_5, i15 0" [assessment/toplevel.cpp:246]   --->   Operation 1969 'icmp' 'icmp_ln246_3' <Predicate = (!icmp_ln369_3)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1970 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246_3, void, void %_Z12os_heap_push6ASNode.exit.i.3" [assessment/toplevel.cpp:246]   --->   Operation 1970 'br' 'br_ln246' <Predicate = (!icmp_ln369_3)> <Delay = 0.00>
ST_163 : Operation 1971 [1/1] (2.07ns)   --->   "%add_ln247_3 = add i16 %open_set_size_8, i16 65535" [assessment/toplevel.cpp:247]   --->   Operation 1971 'add' 'add_ln247_3' <Predicate = (!icmp_ln369_3 & !icmp_ln246_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln370_3 = zext i16 %existing_idx_3" [assessment/toplevel.cpp:370]   --->   Operation 1972 'zext' 'zext_ln370_3' <Predicate = (icmp_ln369_3)> <Delay = 0.00>
ST_163 : Operation 1973 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_16 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln370_3"   --->   Operation 1973 'getelementptr' 'open_set_heap_f_score_V_addr_16' <Predicate = (icmp_ln369_3)> <Delay = 0.00>
ST_163 : Operation 1974 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_5 = load i13 %open_set_heap_f_score_V_addr_16"   --->   Operation 1974 'load' 'open_set_heap_f_score_V_load_5' <Predicate = (icmp_ln369_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>

State 164 <SV = 150> <Delay = 5.55>
ST_164 : Operation 1975 [2/2] (5.55ns)   --->   "%call_ln247 = call void @os_sift_up, i16 %add_ln247_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:247]   --->   Operation 1975 'call' 'call_ln247' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 165 <SV = 151> <Delay = 4.29>
ST_165 : Operation 1976 [1/2] (0.00ns)   --->   "%call_ln247 = call void @os_sift_up, i16 %add_ln247_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:247]   --->   Operation 1976 'call' 'call_ln247' <Predicate = (!icmp_ln246_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_165 : Operation 1977 [1/1] (0.00ns)   --->   "%br_ln248 = br void %_Z12os_heap_push6ASNode.exit.i.3" [assessment/toplevel.cpp:248]   --->   Operation 1977 'br' 'br_ln248' <Predicate = (!icmp_ln246_3)> <Delay = 0.00>
ST_165 : Operation 1978 [1/1] (2.47ns)   --->   "%icmp_ln384_3 = icmp_eq  i32 %error_flag_8, i32 0" [assessment/toplevel.cpp:384]   --->   Operation 1978 'icmp' 'icmp_ln384_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1979 [1/1] (1.82ns)   --->   "%br_ln384 = br i1 %icmp_ln384_3, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge99" [assessment/toplevel.cpp:384]   --->   Operation 1979 'br' 'br_ln384' <Predicate = true> <Delay = 1.82>

State 166 <SV = 152> <Delay = 4.25>
ST_166 : Operation 1980 [1/1] (0.00ns)   --->   "%p_ph = phi i32 %error_flag_2, void %_Z12os_heap_push6ASNode.exit.i, i32 %error_flag_4, void %_Z12os_heap_push6ASNode.exit.i.1, i32 %error_flag_6, void %_Z12os_heap_push6ASNode.exit.i.2, i32 %error_flag_8, void %_Z12os_heap_push6ASNode.exit.i.3"   --->   Operation 1980 'phi' 'p_ph' <Predicate = (icmp_ln448 & !icmp_ln312 & icmp_ln312_1 & !icmp_ln315 & !and_ln323)> <Delay = 0.00>
ST_166 : Operation 1981 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z6a_star5CoordS_.exit.thread"   --->   Operation 1981 'br' 'br_ln0' <Predicate = (icmp_ln448 & !icmp_ln312 & icmp_ln312_1 & !icmp_ln315 & !and_ln323)> <Delay = 1.70>
ST_166 : Operation 1982 [1/1] (0.00ns)   --->   "%add421088 = phi i20 %total_length, void %.loopexit997, i20 %total_length, void %_Z6a_star5CoordS_.exit.thread.loopexit, i20 %total_length_2, void %_Z6a_star5CoordS_.exit.thread.loopexit127"   --->   Operation 1982 'phi' 'add421088' <Predicate = (icmp_ln448)> <Delay = 0.00>
ST_166 : Operation 1983 [1/1] (0.00ns)   --->   "%empty_37 = phi i32 %select_ln399, void %.loopexit997, i32 %p_ph, void %_Z6a_star5CoordS_.exit.thread.loopexit, i32 %error_flag_1, void %_Z6a_star5CoordS_.exit.thread.loopexit127" [assessment/toplevel.cpp:399]   --->   Operation 1983 'phi' 'empty_37' <Predicate = (icmp_ln448)> <Delay = 0.00>
ST_166 : Operation 1984 [1/1] (0.00ns)   --->   "%zext_ln451_3 = zext i8 %i_9" [assessment/toplevel.cpp:451]   --->   Operation 1984 'zext' 'zext_ln451_3' <Predicate = (icmp_ln448)> <Delay = 0.00>
ST_166 : Operation 1985 [1/1] (2.55ns)   --->   "%add_ln455 = add i32 %empty_37, i32 %zext_ln451_3" [assessment/toplevel.cpp:455]   --->   Operation 1985 'add' 'add_ln455' <Predicate = (icmp_ln448)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1986 [1/1] (1.58ns)   --->   "%br_ln456 = br void %.loopexit998" [assessment/toplevel.cpp:456]   --->   Operation 1986 'br' 'br_ln456' <Predicate = (icmp_ln448)> <Delay = 1.58>
ST_166 : Operation 1987 [1/1] (3.52ns)   --->   "%add_ln474 = add i64 %ram_read, i64 4" [assessment/toplevel.cpp:474]   --->   Operation 1987 'add' 'add_ln474' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1988 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln474, i32 2, i32 63" [assessment/toplevel.cpp:474]   --->   Operation 1988 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1989 [1/1] (0.00ns)   --->   "%sext_ln474 = sext i62 %trunc_ln5" [assessment/toplevel.cpp:474]   --->   Operation 1989 'sext' 'sext_ln474' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1990 [1/1] (0.00ns)   --->   "%MAXI_addr_2 = getelementptr i32 %MAXI, i64 %sext_ln474" [assessment/toplevel.cpp:474]   --->   Operation 1990 'getelementptr' 'MAXI_addr_2' <Predicate = true> <Delay = 0.00>

State 167 <SV = 150> <Delay = 6.72>
ST_167 : Operation 1991 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_5 = load i13 %open_set_heap_f_score_V_addr_16"   --->   Operation 1991 'load' 'open_set_heap_f_score_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_167 : Operation 1992 [1/1] (1.88ns)   --->   "%icmp_ln878_6 = icmp_ult  i11 %n_f_score_V_3, i11 %open_set_heap_f_score_V_load_5"   --->   Operation 1992 'icmp' 'icmp_ln878_6' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1993 [1/1] (1.58ns)   --->   "%br_ln370 = br i1 %icmp_ln878_6, void %._crit_edge99, void" [assessment/toplevel.cpp:370]   --->   Operation 1993 'br' 'br_ln370' <Predicate = true> <Delay = 1.58>

State 168 <SV = 151> <Delay = 3.25>
ST_168 : Operation 1994 [1/1] (3.25ns)   --->   "%store_ln372 = store i11 %n_f_score_V_3, i13 %open_set_heap_f_score_V_addr_16" [assessment/toplevel.cpp:372]   --->   Operation 1994 'store' 'store_ln372' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_168 : Operation 1995 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_14 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln370_3" [assessment/toplevel.cpp:373]   --->   Operation 1995 'getelementptr' 'open_set_heap_g_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1996 [1/1] (3.25ns)   --->   "%store_ln373 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_14" [assessment/toplevel.cpp:373]   --->   Operation 1996 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 5000> <RAM>
ST_168 : Operation 1997 [1/1] (0.00ns)   --->   "%or_ln709_6 = or i3 %lhs_V_3, i3 6"   --->   Operation 1997 'or' 'or_ln709_6' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1998 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_6, i18 %grid_info_V_addr_6"   --->   Operation 1998 'store' 'store_ln709' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 169 <SV = 152> <Delay = 5.55>
ST_169 : Operation 1999 [2/2] (5.55ns)   --->   "%call_ln375 = call void @os_sift_up, i16 %existing_idx_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:375]   --->   Operation 1999 'call' 'call_ln375' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 170 <SV = 153> <Delay = 1.58>
ST_170 : Operation 2000 [1/2] (0.00ns)   --->   "%call_ln375 = call void @os_sift_up, i16 %existing_idx_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:375]   --->   Operation 2000 'call' 'call_ln375' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_170 : Operation 2001 [1/1] (1.58ns)   --->   "%br_ln376 = br void %._crit_edge99" [assessment/toplevel.cpp:376]   --->   Operation 2001 'br' 'br_ln376' <Predicate = true> <Delay = 1.58>

State 171 <SV = 154> <Delay = 0.00>
ST_171 : Operation 2002 [1/1] (0.00ns)   --->   "%open_set_size_9 = phi i16 %open_set_size_7, void %.critedge._crit_edge, i16 %open_set_size_7, void, i16 %open_set_size_7, void, i16 %open_set_size_8, void %_Z12os_heap_push6ASNode.exit.i.3, i16 %open_set_size_7, void, i16 %open_set_size_7, void" [assessment/toplevel.cpp:257]   --->   Operation 2002 'phi' 'open_set_size_9' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2003 [1/1] (0.00ns)   --->   "%error_flag_9 = phi i32 %error_flag_7, void %.critedge._crit_edge, i32 %error_flag_7, void, i32 %error_flag_7, void, i32 %error_flag_8, void %_Z12os_heap_push6ASNode.exit.i.3, i32 %error_flag_7, void, i32 %error_flag_7, void"   --->   Operation 2003 'phi' 'error_flag_9' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2004 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1033"   --->   Operation 2004 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 172 <SV = 124> <Delay = 5.61>
ST_172 : Operation 2005 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:324]   --->   Operation 2005 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln451_2 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:451]   --->   Operation 2006 'zext' 'zext_ln451_2' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2007 [1/1] (0.00ns)   --->   "%trunc_ln452 = trunc i20 %total_length" [assessment/toplevel.cpp:452]   --->   Operation 2007 'trunc' 'trunc_ln452' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2008 [1/1] (0.00ns)   --->   "%trunc_ln452_1 = trunc i11 %current_g_score_V" [assessment/toplevel.cpp:452]   --->   Operation 2008 'trunc' 'trunc_ln452_1' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2009 [1/1] (2.19ns)   --->   "%total_length_2 = add i20 %zext_ln451_2, i20 %total_length" [assessment/toplevel.cpp:452]   --->   Operation 2009 'add' 'total_length_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2010 [1/1] (1.73ns)   --->   "%add_ln446 = add i10 %trunc_ln452_1, i10 %trunc_ln452" [assessment/toplevel.cpp:446]   --->   Operation 2010 'add' 'add_ln446' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2011 [1/1] (2.47ns)   --->   "%icmp_ln454 = icmp_eq  i32 %error_flag_1, i32 0" [assessment/toplevel.cpp:454]   --->   Operation 2011 'icmp' 'icmp_ln454' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2012 [1/1] (0.00ns)   --->   "%br_ln454 = br i1 %icmp_ln454, void %_Z6a_star5CoordS_.exit.thread.loopexit127, void" [assessment/toplevel.cpp:454]   --->   Operation 2012 'br' 'br_ln454' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2013 [1/1] (2.44ns)   --->   "%icmp_ln460 = icmp_ult  i20 %total_length_2, i20 200" [assessment/toplevel.cpp:460]   --->   Operation 2013 'icmp' 'icmp_ln460' <Predicate = (icmp_ln454)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2014 [1/1] (0.00ns)   --->   "%br_ln460 = br i1 %icmp_ln460, void %.loopexit1047, void" [assessment/toplevel.cpp:460]   --->   Operation 2014 'br' 'br_ln460' <Predicate = (icmp_ln454)> <Delay = 0.00>
ST_172 : Operation 2015 [2/2] (2.32ns)   --->   "%current_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:461]   --->   Operation 2015 'load' 'current_x_V' <Predicate = (icmp_ln454 & icmp_ln460)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_172 : Operation 2016 [2/2] (2.32ns)   --->   "%current_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:461]   --->   Operation 2016 'load' 'current_y_V' <Predicate = (icmp_ln454 & icmp_ln460)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_172 : Operation 2017 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z6a_star5CoordS_.exit.thread"   --->   Operation 2017 'br' 'br_ln0' <Predicate = (!icmp_ln454)> <Delay = 1.70>

State 173 <SV = 125> <Delay = 2.32>
ST_173 : Operation 2018 [1/2] (2.32ns)   --->   "%current_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:461]   --->   Operation 2018 'load' 'current_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_173 : Operation 2019 [1/2] (2.32ns)   --->   "%current_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:461]   --->   Operation 2019 'load' 'current_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_173 : Operation 2020 [1/1] (1.63ns)   --->   "%add_ln462 = add i12 %zext_ln324, i12 1" [assessment/toplevel.cpp:462]   --->   Operation 2020 'add' 'add_ln462' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2021 [1/1] (1.73ns)   --->   "%path_index = add i10 %add_ln446, i10 663" [assessment/toplevel.cpp:464]   --->   Operation 2021 'add' 'path_index' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln462 = sext i10 %path_index" [assessment/toplevel.cpp:462]   --->   Operation 2022 'sext' 'sext_ln462' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2023 [1/1] (1.58ns)   --->   "%br_ln462 = br void" [assessment/toplevel.cpp:462]   --->   Operation 2023 'br' 'br_ln462' <Predicate = true> <Delay = 1.58>

State 174 <SV = 126> <Delay = 5.24>
ST_174 : Operation 2024 [1/1] (0.00ns)   --->   "%i_8 = phi i12 %add_ln462_1, void %.split42, i12 0, void" [assessment/toplevel.cpp:462]   --->   Operation 2024 'phi' 'i_8' <Predicate = (icmp_ln460)> <Delay = 0.00>
ST_174 : Operation 2025 [1/1] (0.00ns)   --->   "%current_y_V_1 = phi i9 %current_y_V_3, void %.split42, i9 %current_y_V, void"   --->   Operation 2025 'phi' 'current_y_V_1' <Predicate = (icmp_ln460)> <Delay = 0.00>
ST_174 : Operation 2026 [1/1] (0.00ns)   --->   "%current_x_V_1 = phi i9 %current_x_V_3, void %.split42, i9 %current_x_V, void"   --->   Operation 2026 'phi' 'current_x_V_1' <Predicate = (icmp_ln460)> <Delay = 0.00>
ST_174 : Operation 2027 [1/1] (1.54ns)   --->   "%add_ln462_1 = add i12 %i_8, i12 1" [assessment/toplevel.cpp:462]   --->   Operation 2027 'add' 'add_ln462_1' <Predicate = (icmp_ln460)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2028 [1/1] (1.99ns)   --->   "%icmp_ln462 = icmp_eq  i12 %i_8, i12 %add_ln462" [assessment/toplevel.cpp:462]   --->   Operation 2028 'icmp' 'icmp_ln462' <Predicate = (icmp_ln460)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2029 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2048, i64 0"   --->   Operation 2029 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln460)> <Delay = 0.00>
ST_174 : Operation 2030 [1/1] (0.00ns)   --->   "%br_ln462 = br i1 %icmp_ln462, void %.split42, void %.loopexit1047.loopexit" [assessment/toplevel.cpp:462]   --->   Operation 2030 'br' 'br_ln462' <Predicate = (icmp_ln460)> <Delay = 0.00>
ST_174 : Operation 2031 [1/1] (0.00ns)   --->   "%trunc_ln464 = trunc i12 %i_8" [assessment/toplevel.cpp:464]   --->   Operation 2031 'trunc' 'trunc_ln464' <Predicate = (icmp_ln460 & !icmp_ln462)> <Delay = 0.00>
ST_174 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln464 = zext i11 %trunc_ln464" [assessment/toplevel.cpp:464]   --->   Operation 2032 'zext' 'zext_ln464' <Predicate = (icmp_ln460 & !icmp_ln462)> <Delay = 0.00>
ST_174 : Operation 2033 [1/1] (0.00ns)   --->   "%zext_ln466_1 = zext i9 %current_y_V_1" [assessment/toplevel.cpp:466]   --->   Operation 2033 'zext' 'zext_ln466_1' <Predicate = (icmp_ln460 & !icmp_ln462)> <Delay = 0.00>
ST_174 : Operation 2034 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i9.i7.i9, i9 %current_x_V_1, i7 0, i9 %current_y_V_1" [assessment/toplevel.cpp:466]   --->   Operation 2034 'bitconcatenate' 'tmp' <Predicate = (icmp_ln460 & !icmp_ln462)> <Delay = 0.00>
ST_174 : Operation 2035 [1/1] (0.00ns)   --->   "%zext_ln466_3 = zext i25 %tmp" [assessment/toplevel.cpp:466]   --->   Operation 2035 'zext' 'zext_ln466_3' <Predicate = (icmp_ln460 & !icmp_ln462)> <Delay = 0.00>
ST_174 : Operation 2036 [1/1] (1.63ns)   --->   "%sub_ln466 = sub i13 %sext_ln462, i13 %zext_ln464" [assessment/toplevel.cpp:466]   --->   Operation 2036 'sub' 'sub_ln466' <Predicate = (icmp_ln460 & !icmp_ln462)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln466_2 = zext i13 %sub_ln466" [assessment/toplevel.cpp:466]   --->   Operation 2037 'zext' 'zext_ln466_2' <Predicate = (icmp_ln460 & !icmp_ln462)> <Delay = 0.00>
ST_174 : Operation 2038 [1/1] (0.00ns)   --->   "%local_ram_addr_3 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln466_2" [assessment/toplevel.cpp:466]   --->   Operation 2038 'getelementptr' 'local_ram_addr_3' <Predicate = (icmp_ln460 & !icmp_ln462)> <Delay = 0.00>
ST_174 : Operation 2039 [1/1] (3.25ns)   --->   "%store_ln466 = store i32 %zext_ln466_3, i13 %local_ram_addr_3" [assessment/toplevel.cpp:466]   --->   Operation 2039 'store' 'store_ln466' <Predicate = (icmp_ln460 & !icmp_ln462)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>
ST_174 : Operation 2040 [3/3] (1.05ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i18 %zext_ln308, i18 %zext_ln466_1" [assessment/toplevel.cpp:84]   --->   Operation 2040 'mul' 'mul_ln84' <Predicate = (icmp_ln460 & !icmp_ln462)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 2041 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1047"   --->   Operation 2041 'br' 'br_ln0' <Predicate = (icmp_ln460 & icmp_ln462)> <Delay = 0.00>
ST_174 : Operation 2042 [1/1] (0.00ns)   --->   "%br_ln448 = br void %._crit_edge1041.loopexit" [assessment/toplevel.cpp:448]   --->   Operation 2042 'br' 'br_ln448' <Predicate = (icmp_ln462) | (!icmp_ln460)> <Delay = 0.00>

State 175 <SV = 127> <Delay = 1.05>
ST_175 : Operation 2043 [2/3] (1.05ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i18 %zext_ln308, i18 %zext_ln466_1" [assessment/toplevel.cpp:84]   --->   Operation 2043 'mul' 'mul_ln84' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 176 <SV = 128> <Delay = 2.10>
ST_176 : Operation 2044 [1/1] (0.00ns)   --->   "%zext_ln466 = zext i9 %current_x_V_1" [assessment/toplevel.cpp:466]   --->   Operation 2044 'zext' 'zext_ln466' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2045 [1/3] (0.00ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i18 %zext_ln308, i18 %zext_ln466_1" [assessment/toplevel.cpp:84]   --->   Operation 2045 'mul' 'mul_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 2046 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln84 = add i18 %mul_ln84, i18 %zext_ln466" [assessment/toplevel.cpp:84]   --->   Operation 2046 'add' 'add_ln84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 177 <SV = 129> <Delay = 5.35>
ST_177 : Operation 2047 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln84 = add i18 %mul_ln84, i18 %zext_ln466" [assessment/toplevel.cpp:84]   --->   Operation 2047 'add' 'add_ln84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i18 %add_ln84" [assessment/toplevel.cpp:84]   --->   Operation 2048 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2049 [1/1] (0.00ns)   --->   "%grid_info_V_addr_3 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln84"   --->   Operation 2049 'getelementptr' 'grid_info_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2050 [2/2] (3.25ns)   --->   "%grid_info_V_load_2 = load i18 %grid_info_V_addr_3"   --->   Operation 2050 'load' 'grid_info_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 178 <SV = 130> <Delay = 6.55>
ST_178 : Operation 2051 [1/2] (3.25ns)   --->   "%grid_info_V_load_2 = load i18 %grid_info_V_addr_3"   --->   Operation 2051 'load' 'grid_info_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_178 : Operation 2052 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %grid_info_V_load_2, i32 1, i32 2"   --->   Operation 2052 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2053 [1/1] (0.97ns)   --->   "%back_dir_V = xor i2 %trunc_ln1, i2 2"   --->   Operation 2053 'xor' 'back_dir_V' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i2 %back_dir_V"   --->   Operation 2054 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2055 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i2 %dx, i64 0, i64 %zext_ln534" [assessment/toplevel.cpp:468]   --->   Operation 2055 'getelementptr' 'dx_addr' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2056 [2/2] (2.32ns)   --->   "%dx_load = load i2 %dx_addr" [assessment/toplevel.cpp:468]   --->   Operation 2056 'load' 'dx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_178 : Operation 2057 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i2 %dy, i64 0, i64 %zext_ln534" [assessment/toplevel.cpp:469]   --->   Operation 2057 'getelementptr' 'dy_addr' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2058 [2/2] (2.32ns)   --->   "%dy_load = load i2 %dy_addr" [assessment/toplevel.cpp:469]   --->   Operation 2058 'load' 'dy_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>

State 179 <SV = 131> <Delay = 4.14>
ST_179 : Operation 2059 [1/1] (0.00ns)   --->   "%specloopname_ln461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [assessment/toplevel.cpp:461]   --->   Operation 2059 'specloopname' 'specloopname_ln461' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2060 [1/2] (2.32ns)   --->   "%dx_load = load i2 %dx_addr" [assessment/toplevel.cpp:468]   --->   Operation 2060 'load' 'dx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_179 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln691 = sext i2 %dx_load"   --->   Operation 2061 'sext' 'sext_ln691' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2062 [1/1] (1.82ns)   --->   "%current_x_V_3 = add i9 %sext_ln691, i9 %current_x_V_1"   --->   Operation 2062 'add' 'current_x_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2063 [1/2] (2.32ns)   --->   "%dy_load = load i2 %dy_addr" [assessment/toplevel.cpp:469]   --->   Operation 2063 'load' 'dy_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_179 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln691_1 = sext i2 %dy_load"   --->   Operation 2064 'sext' 'sext_ln691_1' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2065 [1/1] (1.82ns)   --->   "%current_y_V_3 = add i9 %sext_ln691_1, i9 %current_y_V_1"   --->   Operation 2065 'add' 'current_y_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2066 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2066 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 180 <SV = 111> <Delay = 2.42>
ST_180 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln399)   --->   "%open_set_size_3 = phi i16 %open_set_size_0, void %.loopexit997.loopexit, i16 1, void %.loopexit997.loopexit128" [assessment/toplevel.cpp:257]   --->   Operation 2067 'phi' 'open_set_size_3' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2068 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln399 = icmp_eq  i16 %open_set_size_3, i16 0" [assessment/toplevel.cpp:399]   --->   Operation 2068 'icmp' 'icmp_ln399' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 112> <Delay = 0.00>

State 182 <SV = 113> <Delay = 0.00>

State 183 <SV = 114> <Delay = 0.00>

State 184 <SV = 115> <Delay = 0.00>

State 185 <SV = 116> <Delay = 0.00>

State 186 <SV = 117> <Delay = 0.00>

State 187 <SV = 118> <Delay = 0.00>

State 188 <SV = 119> <Delay = 0.00>

State 189 <SV = 120> <Delay = 0.00>

State 190 <SV = 121> <Delay = 0.00>

State 191 <SV = 122> <Delay = 0.00>

State 192 <SV = 123> <Delay = 0.00>

State 193 <SV = 124> <Delay = 0.00>

State 194 <SV = 125> <Delay = 0.00>

State 195 <SV = 126> <Delay = 0.00>

State 196 <SV = 127> <Delay = 0.00>

State 197 <SV = 128> <Delay = 0.00>

State 198 <SV = 129> <Delay = 0.00>

State 199 <SV = 130> <Delay = 0.00>

State 200 <SV = 131> <Delay = 0.00>

State 201 <SV = 132> <Delay = 0.00>

State 202 <SV = 133> <Delay = 0.00>

State 203 <SV = 134> <Delay = 0.00>

State 204 <SV = 135> <Delay = 0.00>

State 205 <SV = 136> <Delay = 0.00>

State 206 <SV = 137> <Delay = 0.00>

State 207 <SV = 138> <Delay = 0.00>

State 208 <SV = 139> <Delay = 0.00>

State 209 <SV = 140> <Delay = 0.00>

State 210 <SV = 141> <Delay = 0.00>

State 211 <SV = 142> <Delay = 0.00>

State 212 <SV = 143> <Delay = 0.00>

State 213 <SV = 144> <Delay = 0.00>

State 214 <SV = 145> <Delay = 0.00>

State 215 <SV = 146> <Delay = 0.00>

State 216 <SV = 147> <Delay = 0.00>

State 217 <SV = 148> <Delay = 0.00>

State 218 <SV = 149> <Delay = 0.00>

State 219 <SV = 150> <Delay = 0.00>

State 220 <SV = 151> <Delay = 1.70>
ST_220 : Operation 2069 [1/1] (0.78ns)   --->   "%select_ln399 = select i1 %icmp_ln399, i32 30000, i32 40000" [assessment/toplevel.cpp:399]   --->   Operation 2069 'select' 'select_ln399' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_220 : Operation 2070 [1/1] (1.70ns)   --->   "%br_ln399 = br void %_Z6a_star5CoordS_.exit.thread" [assessment/toplevel.cpp:399]   --->   Operation 2070 'br' 'br_ln399' <Predicate = true> <Delay = 1.70>

State 221 <SV = 153> <Delay = 7.30>
ST_221 : Operation 2071 [1/1] (0.00ns)   --->   "%empty_38 = phi i32 %add_ln455, void %_Z6a_star5CoordS_.exit.thread, i32 0, void %.loopexit998.loopexit" [assessment/toplevel.cpp:455]   --->   Operation 2071 'phi' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2072 [1/1] (0.00ns)   --->   "%total_length_1 = phi i20 %add421088, void %_Z6a_star5CoordS_.exit.thread, i20 %total_length, void %.loopexit998.loopexit"   --->   Operation 2072 'phi' 'total_length_1' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2073 [1/1] (7.30ns)   --->   "%MAXI_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr_2, i32 1" [assessment/toplevel.cpp:474]   --->   Operation 2073 'writereq' 'MAXI_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 154> <Delay = 7.30>
ST_222 : Operation 2074 [1/1] (0.00ns)   --->   "%zext_ln446 = zext i20 %total_length_1" [assessment/toplevel.cpp:446]   --->   Operation 2074 'zext' 'zext_ln446' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2075 [1/1] (7.30ns)   --->   "%write_ln474 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr_2, i32 %zext_ln446, i4 15" [assessment/toplevel.cpp:474]   --->   Operation 2075 'write' 'write_ln474' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 155> <Delay = 7.30>
ST_223 : Operation 2076 [5/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:474]   --->   Operation 2076 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 156> <Delay = 7.30>
ST_224 : Operation 2077 [4/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:474]   --->   Operation 2077 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 157> <Delay = 7.30>
ST_225 : Operation 2078 [3/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:474]   --->   Operation 2078 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 158> <Delay = 7.30>
ST_226 : Operation 2079 [2/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:474]   --->   Operation 2079 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 159> <Delay = 7.30>
ST_227 : Operation 2080 [1/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:474]   --->   Operation 2080 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 2081 [1/1] (2.44ns)   --->   "%icmp_ln476 = icmp_ult  i20 %total_length_1, i20 200" [assessment/toplevel.cpp:476]   --->   Operation 2081 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2082 [1/1] (0.00ns)   --->   "%br_ln476 = br i1 %icmp_ln476, void, void" [assessment/toplevel.cpp:476]   --->   Operation 2082 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2083 [1/1] (2.44ns)   --->   "%icmp_ln477 = icmp_eq  i20 %total_length_1, i20 0" [assessment/toplevel.cpp:477]   --->   Operation 2083 'icmp' 'icmp_ln477' <Predicate = (icmp_ln476)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2084 [1/1] (1.70ns)   --->   "%br_ln477 = br i1 %icmp_ln477, void %.lr.ph, void %._crit_edge" [assessment/toplevel.cpp:477]   --->   Operation 2084 'br' 'br_ln477' <Predicate = (icmp_ln476)> <Delay = 1.70>
ST_227 : Operation 2085 [1/1] (0.00ns)   --->   "%trunc_ln477 = trunc i20 %total_length_1" [assessment/toplevel.cpp:477]   --->   Operation 2085 'trunc' 'trunc_ln477' <Predicate = (icmp_ln476 & !icmp_ln477)> <Delay = 0.00>
ST_227 : Operation 2086 [1/1] (3.52ns)   --->   "%add_ln477 = add i64 %ram_read, i64 31324" [assessment/toplevel.cpp:477]   --->   Operation 2086 'add' 'add_ln477' <Predicate = (icmp_ln476 & !icmp_ln477)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2087 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln477, i32 2, i32 63" [assessment/toplevel.cpp:477]   --->   Operation 2087 'partselect' 'trunc_ln6' <Predicate = (icmp_ln476 & !icmp_ln477)> <Delay = 0.00>
ST_227 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln477 = sext i62 %trunc_ln6" [assessment/toplevel.cpp:477]   --->   Operation 2088 'sext' 'sext_ln477' <Predicate = (icmp_ln476 & !icmp_ln477)> <Delay = 0.00>
ST_227 : Operation 2089 [1/1] (0.00ns)   --->   "%MAXI_addr_3 = getelementptr i32 %MAXI, i64 %sext_ln477" [assessment/toplevel.cpp:477]   --->   Operation 2089 'getelementptr' 'MAXI_addr_3' <Predicate = (icmp_ln476 & !icmp_ln477)> <Delay = 0.00>

State 228 <SV = 165> <Delay = 2.55>
ST_228 : Operation 2090 [1/1] (2.55ns)   --->   "%add_ln482 = add i32 %empty_38, i32 500" [assessment/toplevel.cpp:482]   --->   Operation 2090 'add' 'add_ln482' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2091 [1/1] (1.70ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 2091 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 229 <SV = 160> <Delay = 7.30>
ST_229 : Operation 2092 [1/1] (7.30ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln446" [assessment/toplevel.cpp:477]   --->   Operation 2092 'writereq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 2093 [1/1] (1.58ns)   --->   "%br_ln477 = br void" [assessment/toplevel.cpp:477]   --->   Operation 2093 'br' 'br_ln477' <Predicate = true> <Delay = 1.58>

State 230 <SV = 161> <Delay = 4.98>
ST_230 : Operation 2094 [1/1] (0.00ns)   --->   "%i_18 = phi i8 %add_ln477_1, void %.split, i8 0, void %.lr.ph" [assessment/toplevel.cpp:479]   --->   Operation 2094 'phi' 'i_18' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2095 [1/1] (1.91ns)   --->   "%add_ln477_1 = add i8 %i_18, i8 1" [assessment/toplevel.cpp:477]   --->   Operation 2095 'add' 'add_ln477_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2096 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2096 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2097 [1/1] (1.55ns)   --->   "%icmp_ln477_1 = icmp_eq  i8 %i_18, i8 %trunc_ln477" [assessment/toplevel.cpp:477]   --->   Operation 2097 'icmp' 'icmp_ln477_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2098 [1/1] (0.00ns)   --->   "%br_ln477 = br i1 %icmp_ln477_1, void %.split, void %._crit_edge.loopexit" [assessment/toplevel.cpp:477]   --->   Operation 2098 'br' 'br_ln477' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2099 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i8 %i_18" [assessment/toplevel.cpp:479]   --->   Operation 2099 'zext' 'zext_ln479' <Predicate = (!icmp_ln477_1)> <Delay = 0.00>
ST_230 : Operation 2100 [1/1] (1.73ns)   --->   "%add_ln479 = add i10 %zext_ln479, i10 663" [assessment/toplevel.cpp:479]   --->   Operation 2100 'add' 'add_ln479' <Predicate = (!icmp_ln477_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln479 = sext i10 %add_ln479" [assessment/toplevel.cpp:479]   --->   Operation 2101 'sext' 'sext_ln479' <Predicate = (!icmp_ln477_1)> <Delay = 0.00>
ST_230 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln479_1 = zext i13 %sext_ln479" [assessment/toplevel.cpp:479]   --->   Operation 2102 'zext' 'zext_ln479_1' <Predicate = (!icmp_ln477_1)> <Delay = 0.00>
ST_230 : Operation 2103 [1/1] (0.00ns)   --->   "%local_ram_addr_7 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln479_1" [assessment/toplevel.cpp:479]   --->   Operation 2103 'getelementptr' 'local_ram_addr_7' <Predicate = (!icmp_ln477_1)> <Delay = 0.00>
ST_230 : Operation 2104 [2/2] (3.25ns)   --->   "%local_ram_load_6 = load i13 %local_ram_addr_7" [assessment/toplevel.cpp:479]   --->   Operation 2104 'load' 'local_ram_load_6' <Predicate = (!icmp_ln477_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>

State 231 <SV = 162> <Delay = 3.25>
ST_231 : Operation 2105 [1/2] (3.25ns)   --->   "%local_ram_load_6 = load i13 %local_ram_addr_7" [assessment/toplevel.cpp:479]   --->   Operation 2105 'load' 'local_ram_load_6' <Predicate = (!icmp_ln477_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8031> <RAM>

State 232 <SV = 163> <Delay = 7.30>
ST_232 : Operation 2106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln477 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 200, i64 100" [assessment/toplevel.cpp:477]   --->   Operation 2106 'speclooptripcount' 'speclooptripcount_ln477' <Predicate = (!icmp_ln477_1)> <Delay = 0.00>
ST_232 : Operation 2107 [1/1] (0.00ns)   --->   "%specloopname_ln477 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [assessment/toplevel.cpp:477]   --->   Operation 2107 'specloopname' 'specloopname_ln477' <Predicate = (!icmp_ln477_1)> <Delay = 0.00>
ST_232 : Operation 2108 [1/1] (7.30ns)   --->   "%write_ln479 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %MAXI_addr_3, i32 %local_ram_load_6, i4 15" [assessment/toplevel.cpp:479]   --->   Operation 2108 'write' 'write_ln479' <Predicate = (!icmp_ln477_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 2109 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2109 'br' 'br_ln0' <Predicate = (!icmp_ln477_1)> <Delay = 0.00>

State 233 <SV = 162> <Delay = 7.30>
ST_233 : Operation 2110 [5/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:485]   --->   Operation 2110 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 163> <Delay = 7.30>
ST_234 : Operation 2111 [4/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:485]   --->   Operation 2111 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 164> <Delay = 7.30>
ST_235 : Operation 2112 [3/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:485]   --->   Operation 2112 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 165> <Delay = 7.30>
ST_236 : Operation 2113 [2/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:485]   --->   Operation 2113 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 166> <Delay = 7.30>
ST_237 : Operation 2114 [1/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:485]   --->   Operation 2114 'writeresp' 'empty_40' <Predicate = (!or_ln430_1 & icmp_ln476 & !icmp_ln477)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 2115 [1/1] (1.70ns)   --->   "%br_ln485 = br void %._crit_edge" [assessment/toplevel.cpp:485]   --->   Operation 2115 'br' 'br_ln485' <Predicate = (!or_ln430_1 & icmp_ln476 & !icmp_ln477)> <Delay = 1.70>
ST_237 : Operation 2116 [1/1] (0.00ns)   --->   "%storemerge = phi i32 10000, void, i32 %add_ln482, void, i32 %empty_38, void %._crit_edge.loopexit, i32 %empty_38, void" [assessment/toplevel.cpp:482]   --->   Operation 2116 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2117 [1/1] (1.00ns)   --->   "%write_ln432 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %code, i32 %storemerge" [assessment/toplevel.cpp:432]   --->   Operation 2117 'write' 'write_ln432' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_237 : Operation 2118 [1/1] (0.00ns)   --->   "%ret_ln486 = ret" [assessment/toplevel.cpp:486]   --->   Operation 2118 'ret' 'ret_ln486' <Predicate = true> <Delay = 0.00>

State 238 <SV = 12> <Delay = 7.30>
ST_238 : Operation 2119 [1/1] (7.30ns)   --->   "%MAXI_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:431]   --->   Operation 2119 'writereq' 'MAXI_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 13> <Delay = 7.30>
ST_239 : Operation 2120 [1/1] (7.30ns)   --->   "%write_ln431 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr_1, i32 0, i4 15" [assessment/toplevel.cpp:431]   --->   Operation 2120 'write' 'write_ln431' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 14> <Delay = 7.30>
ST_240 : Operation 2121 [5/5] (7.30ns)   --->   "%MAXI_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:431]   --->   Operation 2121 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 15> <Delay = 7.30>
ST_241 : Operation 2122 [4/5] (7.30ns)   --->   "%MAXI_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:431]   --->   Operation 2122 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 16> <Delay = 7.30>
ST_242 : Operation 2123 [3/5] (7.30ns)   --->   "%MAXI_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:431]   --->   Operation 2123 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 17> <Delay = 7.30>
ST_243 : Operation 2124 [2/5] (7.30ns)   --->   "%MAXI_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:431]   --->   Operation 2124 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 18> <Delay = 7.30>
ST_244 : Operation 2125 [1/5] (7.30ns)   --->   "%MAXI_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:431]   --->   Operation 2125 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 2126 [1/1] (1.70ns)   --->   "%br_ln433 = br void %._crit_edge" [assessment/toplevel.cpp:433]   --->   Operation 2126 'br' 'br_ln433' <Predicate = true> <Delay = 1.70>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'ram' [31]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:423) [46]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:423) [46]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:423) [46]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:423) [46]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:423) [46]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:423) [46]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:423) [46]  (7.3 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:423) [49]  (0 ns)
	'icmp' operation ('icmp_ln423', assessment/toplevel.cpp:423) [52]  (2.1 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:424) [58]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('local_ram_addr', assessment/toplevel.cpp:424) [59]  (0 ns)
	'store' operation ('store_ln424', assessment/toplevel.cpp:424) of variable 'MAXI_addr_read', assessment/toplevel.cpp:424 on array 'local_ram' [60]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load', assessment/toplevel.cpp:427) on array 'local_ram' [63]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load', assessment/toplevel.cpp:427) on array 'local_ram' [63]  (3.25 ns)

 <State 14>: 4.55ns
The critical path consists of the following:
	'add' operation ('add_ln430', assessment/toplevel.cpp:430) [70]  (1.92 ns)
	'icmp' operation ('icmp_ln430_2', assessment/toplevel.cpp:430) [71]  (1.66 ns)
	'or' operation ('or_ln430', assessment/toplevel.cpp:430) [72]  (0 ns)
	'or' operation ('or_ln430_1', assessment/toplevel.cpp:430) [73]  (0.978 ns)

 <State 15>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:436) [78]  (0 ns)
	'add' operation ('add_ln437', assessment/toplevel.cpp:437) [86]  (1.92 ns)
	'getelementptr' operation ('local_ram_addr_1', assessment/toplevel.cpp:437) [88]  (0 ns)
	'load' operation ('wp', assessment/toplevel.cpp:437) on array 'local_ram' [89]  (3.25 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('wp', assessment/toplevel.cpp:437) on array 'local_ram' [89]  (3.25 ns)
	'store' operation ('store_ln438', assessment/toplevel.cpp:438) of variable 'trunc_ln4' on array 'waypoints_x_V' [93]  (2.32 ns)

 <State 17>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('iteration_limit', assessment/toplevel.cpp:308) [101]  (2.15 ns)

 <State 18>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('iteration_limit', assessment/toplevel.cpp:308) [101]  (2.15 ns)

 <State 19>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('iteration_limit', assessment/toplevel.cpp:308) [101]  (2.15 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('iteration_limit', assessment/toplevel.cpp:308) [101]  (0 ns)
	'icmp' operation ('icmp_ln312', assessment/toplevel.cpp:312) [102]  (2.43 ns)

 <State 21>: 4.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:451) [186]  (0 ns)
	'add' operation ('i', assessment/toplevel.cpp:451) [192]  (1.92 ns)
	'getelementptr' operation ('waypoints_x_V_addr_2', assessment/toplevel.cpp:451) [202]  (0 ns)
	'load' operation ('goal.x.V', assessment/toplevel.cpp:451) on array 'waypoints_x_V' [204]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('start.x.V', assessment/toplevel.cpp:451) on array 'waypoints_x_V' [199]  (2.32 ns)

 <State 23>: 5.69ns
The critical path consists of the following:
	'phi' operation ('i', assessment/toplevel.cpp:286) with incoming values : ('add_ln286', assessment/toplevel.cpp:286) [208]  (0 ns)
	'getelementptr' operation ('grid_info_V_addr', assessment/toplevel.cpp:287) [217]  (0 ns)
	'store' operation ('store_ln287', assessment/toplevel.cpp:287) of constant 0 on array 'grid_info_V' [218]  (3.25 ns)
	blocking operation 2.43 ns on control path)

 <State 24>: 6.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln94', assessment/toplevel.cpp:94) [224]  (1.82 ns)
	'select' operation ('select_ln94', assessment/toplevel.cpp:94) [226]  (0 ns)
	'add' operation ('h_start.V') [235]  (1.73 ns)
	'store' operation ('store_ln240', assessment/toplevel.cpp:240) of variable 'h_start.V' on array 'open_set_heap_f_score_V' [236]  (3.25 ns)

 <State 25>: 4.93ns
The critical path consists of the following:
	'phi' operation ('open_set_size_0', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [244]  (0 ns)
	'add' operation ('add_ln256', assessment/toplevel.cpp:256) [260]  (1.68 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr', assessment/toplevel.cpp:256) [262]  (0 ns)
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score_V' [266]  (3.25 ns)

 <State 26>: 6.72ns
The critical path consists of the following:
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score_V' [266]  (3.25 ns)
	'store' operation ('store_ln256', assessment/toplevel.cpp:256) of variable 'node.f_score.V', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score_V' [270]  (3.25 ns)
	blocking operation 0.21 ns on control path)

 <State 27>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln122', assessment/toplevel.cpp:122) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:118 [289]  (2.32 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln122', assessment/toplevel.cpp:122) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:118 [299]  (2.32 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln122', assessment/toplevel.cpp:122) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:118 [309]  (2.32 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln122', assessment/toplevel.cpp:122) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:118 [319]  (2.32 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [359]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [359]  (3.25 ns)

 <State 33>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln140', assessment/toplevel.cpp:140) [362]  (0.692 ns)
	'icmp' operation ('icmp_ln878_1') [364]  (1.88 ns)
	'and' operation ('and_ln143', assessment/toplevel.cpp:143) [365]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 34>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [380]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [381]  (2.32 ns)

 <State 35>: 4.9ns
The critical path consists of the following:
	'phi' operation ('current_3_0') [388]  (0 ns)
	'add' operation ('add_ln135', assessment/toplevel.cpp:135) [395]  (1.65 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_2', assessment/toplevel.cpp:140) [404]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_8', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [405]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_7', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [400]  (3.25 ns)

 <State 37>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139', assessment/toplevel.cpp:139) [401]  (0.692 ns)
	'icmp' operation ('icmp_ln878_16') [407]  (1.88 ns)
	'and' operation ('and_ln143_1', assessment/toplevel.cpp:143) [409]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 38>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_16', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [428]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_16', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [429]  (2.32 ns)

 <State 39>: 4.99ns
The critical path consists of the following:
	'phi' operation ('current_3_1', assessment/toplevel.cpp:134) with incoming values : ('or_ln134', assessment/toplevel.cpp:134) ('add_ln135', assessment/toplevel.cpp:135) [438]  (0 ns)
	'add' operation ('add_ln135_1', assessment/toplevel.cpp:135) [447]  (1.74 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_4', assessment/toplevel.cpp:140) [456]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_10', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [457]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_9', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [452]  (3.25 ns)

 <State 41>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_1', assessment/toplevel.cpp:139) [453]  (0.692 ns)
	'icmp' operation ('icmp_ln878_19') [459]  (1.88 ns)
	'and' operation ('and_ln143_2', assessment/toplevel.cpp:143) [461]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 42>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_18', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [469]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_18', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [470]  (2.32 ns)

 <State 43>: 5.08ns
The critical path consists of the following:
	'phi' operation ('current_3_2', assessment/toplevel.cpp:135) with incoming values : ('zext_ln135_2', assessment/toplevel.cpp:135) ('add_ln135_1', assessment/toplevel.cpp:135) [490]  (0 ns)
	'add' operation ('add_ln135_2', assessment/toplevel.cpp:135) [497]  (1.83 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_20', assessment/toplevel.cpp:140) [506]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_12', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [507]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_11', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [502]  (3.25 ns)

 <State 45>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_2', assessment/toplevel.cpp:139) [503]  (0.692 ns)
	'icmp' operation ('icmp_ln878_22') [509]  (1.88 ns)
	'and' operation ('and_ln143_3', assessment/toplevel.cpp:143) [511]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 46>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_3', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [530]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_3', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [531]  (2.32 ns)

 <State 47>: 5.12ns
The critical path consists of the following:
	'phi' operation ('current_3_3', assessment/toplevel.cpp:134) with incoming values : ('or_ln134_2', assessment/toplevel.cpp:134) ('add_ln135_2', assessment/toplevel.cpp:135) [540]  (0 ns)
	'add' operation ('add_ln135_3', assessment/toplevel.cpp:135) [549]  (1.87 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_22', assessment/toplevel.cpp:140) [558]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_14', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [559]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_13', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [554]  (3.25 ns)

 <State 49>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_3', assessment/toplevel.cpp:139) [555]  (0.692 ns)
	'icmp' operation ('icmp_ln878_25') [561]  (1.88 ns)
	'and' operation ('and_ln143_4', assessment/toplevel.cpp:143) [563]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 50>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_20', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [571]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_20', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [572]  (2.32 ns)

 <State 51>: 5.08ns
The critical path consists of the following:
	'phi' operation ('current_3_4', assessment/toplevel.cpp:135) with incoming values : ('zext_ln135_5', assessment/toplevel.cpp:135) ('add_ln135_3', assessment/toplevel.cpp:135) [592]  (0 ns)
	'add' operation ('add_ln135_4', assessment/toplevel.cpp:135) [599]  (1.82 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_24', assessment/toplevel.cpp:140) [608]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_16', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [609]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_15', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [604]  (3.25 ns)

 <State 53>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_4', assessment/toplevel.cpp:139) [605]  (0.692 ns)
	'icmp' operation ('icmp_ln878_28') [611]  (1.88 ns)
	'and' operation ('and_ln143_5', assessment/toplevel.cpp:143) [613]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 54>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_21', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [621]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_21', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [622]  (2.32 ns)

 <State 55>: 4.98ns
The critical path consists of the following:
	'phi' operation ('current_3_5', assessment/toplevel.cpp:134) with incoming values : ('or_ln134_4', assessment/toplevel.cpp:134) ('add_ln135_4', assessment/toplevel.cpp:135) [642]  (0 ns)
	'add' operation ('add_ln135_5', assessment/toplevel.cpp:135) [651]  (1.73 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_26', assessment/toplevel.cpp:140) [660]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_18', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [661]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_17', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [656]  (3.25 ns)

 <State 57>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_5', assessment/toplevel.cpp:139) [657]  (0.692 ns)
	'icmp' operation ('icmp_ln878_31') [663]  (1.88 ns)
	'and' operation ('and_ln143_6', assessment/toplevel.cpp:143) [665]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 58>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_22', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [673]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_22', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [674]  (2.32 ns)

 <State 59>: 4.8ns
The critical path consists of the following:
	'phi' operation ('current_3_6', assessment/toplevel.cpp:135) with incoming values : ('zext_ln135_8', assessment/toplevel.cpp:135) ('add_ln135_5', assessment/toplevel.cpp:135) [694]  (0 ns)
	'add' operation ('add_ln135_6', assessment/toplevel.cpp:135) [701]  (1.55 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_28', assessment/toplevel.cpp:140) [710]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_20', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [711]  (3.25 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_19', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [706]  (3.25 ns)

 <State 61>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_6', assessment/toplevel.cpp:139) [707]  (0.692 ns)
	'icmp' operation ('icmp_ln878_7') [713]  (1.88 ns)
	'and' operation ('and_ln143_7', assessment/toplevel.cpp:143) [715]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 62>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_23', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [723]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_23', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [724]  (2.32 ns)

 <State 63>: 4.93ns
The critical path consists of the following:
	'phi' operation ('current_3_7', assessment/toplevel.cpp:134) with incoming values : ('or_ln134_6', assessment/toplevel.cpp:134) ('add_ln135_6', assessment/toplevel.cpp:135) [744]  (0 ns)
	'add' operation ('add_ln135_7', assessment/toplevel.cpp:135) [753]  (1.68 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_30', assessment/toplevel.cpp:140) [762]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_22', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [763]  (3.25 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_21', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [758]  (3.25 ns)

 <State 65>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_7', assessment/toplevel.cpp:139) [759]  (0.692 ns)
	'icmp' operation ('icmp_ln878_8') [765]  (1.88 ns)
	'and' operation ('and_ln143_8', assessment/toplevel.cpp:143) [767]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 66>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_24', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [775]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_24', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [776]  (2.32 ns)

 <State 67>: 5.2ns
The critical path consists of the following:
	'phi' operation ('current_3_8', assessment/toplevel.cpp:135) with incoming values : ('zext_ln135_11', assessment/toplevel.cpp:135) ('add_ln135_7', assessment/toplevel.cpp:135) [796]  (0 ns)
	'add' operation ('add_ln135_8', assessment/toplevel.cpp:135) [803]  (1.94 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_32', assessment/toplevel.cpp:140) [812]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_24', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [813]  (3.25 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_23', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [808]  (3.25 ns)

 <State 69>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_8', assessment/toplevel.cpp:139) [809]  (0.692 ns)
	'icmp' operation ('icmp_ln878_9') [815]  (1.88 ns)
	'and' operation ('and_ln143_9', assessment/toplevel.cpp:143) [817]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 70>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_25', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [825]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_25', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [826]  (2.32 ns)

 <State 71>: 5.33ns
The critical path consists of the following:
	'phi' operation ('current_3_9', assessment/toplevel.cpp:134) with incoming values : ('or_ln134_8', assessment/toplevel.cpp:134) ('add_ln135_8', assessment/toplevel.cpp:135) [846]  (0 ns)
	'add' operation ('add_ln135_9', assessment/toplevel.cpp:135) [852]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_34', assessment/toplevel.cpp:140) [860]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_26', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [861]  (3.25 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_25', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [856]  (3.25 ns)

 <State 73>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_9', assessment/toplevel.cpp:139) [857]  (0.692 ns)
	'icmp' operation ('icmp_ln878_10') [863]  (1.88 ns)
	'and' operation ('and_ln143_10', assessment/toplevel.cpp:143) [865]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 74>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_26', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [873]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_26', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [874]  (2.32 ns)

 <State 75>: 5.33ns
The critical path consists of the following:
	'phi' operation ('current_3_10_in_in', assessment/toplevel.cpp:134) with incoming values : ('or_ln134_9', assessment/toplevel.cpp:134) ('add_ln135_9', assessment/toplevel.cpp:135) [894]  (0 ns)
	'shl' operation ('shl_ln134', assessment/toplevel.cpp:134) [898]  (0 ns)
	'add' operation ('add_ln135_10', assessment/toplevel.cpp:135) [900]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_36', assessment/toplevel.cpp:140) [908]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_28', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [909]  (3.25 ns)

 <State 76>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_27', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [904]  (3.25 ns)

 <State 77>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_10', assessment/toplevel.cpp:139) [905]  (0.692 ns)
	'icmp' operation ('icmp_ln878_11') [911]  (1.88 ns)
	'and' operation ('and_ln143_11', assessment/toplevel.cpp:143) [913]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 78>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_27', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [921]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_27', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [922]  (2.32 ns)

 <State 79>: 5.33ns
The critical path consists of the following:
	'phi' operation ('current_3_11_in_in', assessment/toplevel.cpp:134) with incoming values : ('or_ln134_10', assessment/toplevel.cpp:134) ('add_ln135_10', assessment/toplevel.cpp:135) [942]  (0 ns)
	'shl' operation ('shl_ln134_10', assessment/toplevel.cpp:134) [946]  (0 ns)
	'add' operation ('add_ln135_11', assessment/toplevel.cpp:135) [948]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_38', assessment/toplevel.cpp:140) [956]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_30', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [957]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_29', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [952]  (3.25 ns)

 <State 81>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_11', assessment/toplevel.cpp:139) [953]  (0.692 ns)
	'icmp' operation ('icmp_ln878_12') [959]  (1.88 ns)
	'and' operation ('and_ln143_12', assessment/toplevel.cpp:143) [961]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 82>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_12', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [980]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_12', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [981]  (2.32 ns)

 <State 83>: 5.33ns
The critical path consists of the following:
	'phi' operation ('current_3_12_in_in', assessment/toplevel.cpp:134) with incoming values : ('or_ln134_11', assessment/toplevel.cpp:134) ('add_ln135_11', assessment/toplevel.cpp:135) [990]  (0 ns)
	'shl' operation ('shl_ln134_11', assessment/toplevel.cpp:134) [994]  (0 ns)
	'add' operation ('add_ln135_12', assessment/toplevel.cpp:135) [996]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_40', assessment/toplevel.cpp:140) [1004]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_32', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [1005]  (3.25 ns)

 <State 84>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_31', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [1000]  (3.25 ns)

 <State 85>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_12', assessment/toplevel.cpp:139) [1001]  (0.692 ns)
	'icmp' operation ('icmp_ln878_13') [1007]  (1.88 ns)
	'and' operation ('and_ln143_13', assessment/toplevel.cpp:143) [1009]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 86>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_29', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [1017]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_29', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [1018]  (2.32 ns)

 <State 87>: 5.33ns
The critical path consists of the following:
	'phi' operation ('current_3_13_in_in', assessment/toplevel.cpp:134) with incoming values : ('or_ln134_12', assessment/toplevel.cpp:134) ('add_ln135_12', assessment/toplevel.cpp:135) [1038]  (0 ns)
	'shl' operation ('shl_ln134_12', assessment/toplevel.cpp:134) [1042]  (0 ns)
	'add' operation ('add_ln135_13', assessment/toplevel.cpp:135) [1044]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_42', assessment/toplevel.cpp:140) [1052]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_34', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [1053]  (3.25 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_33', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [1048]  (3.25 ns)

 <State 89>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_13', assessment/toplevel.cpp:139) [1049]  (0.692 ns)
	'icmp' operation ('icmp_ln878_14') [1055]  (1.88 ns)
	'and' operation ('and_ln143_14', assessment/toplevel.cpp:143) [1057]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 90>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_30', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [1065]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_30', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [1066]  (2.32 ns)

 <State 91>: 5.33ns
The critical path consists of the following:
	'phi' operation ('current_3_14_in_in', assessment/toplevel.cpp:134) with incoming values : ('or_ln134_13', assessment/toplevel.cpp:134) ('add_ln135_13', assessment/toplevel.cpp:135) [1086]  (0 ns)
	'shl' operation ('shl_ln134_13', assessment/toplevel.cpp:134) [1090]  (0 ns)
	'add' operation ('add_ln135_14', assessment/toplevel.cpp:135) [1092]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_44', assessment/toplevel.cpp:140) [1100]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_36', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score_V' [1101]  (3.25 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_35', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score_V' [1096]  (3.25 ns)

 <State 93>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln139_14', assessment/toplevel.cpp:139) [1097]  (0.692 ns)
	'icmp' operation ('icmp_ln878_15') [1103]  (1.88 ns)
	'and' operation ('and_ln143_15', assessment/toplevel.cpp:143) [1105]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 94>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_15', assessment/toplevel.cpp:108) on array 'open_set_heap_g_score_V' [1124]  (3.25 ns)
	'store' operation ('store_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_g_score_V_load_15', assessment/toplevel.cpp:108 on array 'moves.node.g_score.V', assessment/toplevel.cpp:118 [1125]  (2.32 ns)

 <State 95>: 2.75ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:139) with incoming values : ('zext_ln110', assessment/toplevel.cpp:110) ('zext_ln110_1', assessment/toplevel.cpp:110) ('zext_ln110_2', assessment/toplevel.cpp:110) ('zext_ln110_3', assessment/toplevel.cpp:110) ('zext_ln110_4', assessment/toplevel.cpp:110) ('zext_ln110_5', assessment/toplevel.cpp:110) ('zext_ln110_6', assessment/toplevel.cpp:110) ('zext_ln110_7', assessment/toplevel.cpp:110) ('trunc_ln110', assessment/toplevel.cpp:110) ('trunc_ln110_1', assessment/toplevel.cpp:110) ('trunc_ln110_2', assessment/toplevel.cpp:110) ('trunc_ln110_3', assessment/toplevel.cpp:110) ('trunc_ln110_4', assessment/toplevel.cpp:110) ('trunc_ln110_5', assessment/toplevel.cpp:110) ('trunc_ln110_6', assessment/toplevel.cpp:110) ('trunc_ln139', assessment/toplevel.cpp:139) [1140]  (2.75 ns)

 <State 96>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:166) [1147]  (1.59 ns)

 <State 97>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:166) [1147]  (0 ns)
	'getelementptr' operation ('moves_target_addr_2', assessment/toplevel.cpp:169) [1156]  (0 ns)
	'load' operation ('moves_target_load', assessment/toplevel.cpp:169) on array 'moves.target', assessment/toplevel.cpp:118 [1157]  (2.32 ns)

 <State 98>: 5.58ns
The critical path consists of the following:
	'load' operation ('moves_target_load', assessment/toplevel.cpp:169) on array 'moves.target', assessment/toplevel.cpp:118 [1157]  (2.32 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_6', assessment/toplevel.cpp:107) [1160]  (0 ns)
	'store' operation ('store_ln107', assessment/toplevel.cpp:107) of variable 'moves_node_f_score_V_load', assessment/toplevel.cpp:107 on array 'open_set_heap_f_score_V' [1162]  (3.25 ns)

 <State 99>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('open_set_heap_f_score_V_addr_5', assessment/toplevel.cpp:107) [1178]  (0 ns)
	'store' operation ('store_ln107', assessment/toplevel.cpp:107) of variable 'node.f_score.V', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score_V' [1179]  (3.25 ns)

 <State 100>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[1195] ('mul_ln79', assessment/toplevel.cpp:79) [1195]  (2.15 ns)

 <State 101>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[1195] ('mul_ln79', assessment/toplevel.cpp:79) [1195]  (2.15 ns)

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 5.39ns
The critical path consists of the following:
	'add' operation ('add_ln79', assessment/toplevel.cpp:79) [1196]  (2.14 ns)
	'getelementptr' operation ('grid_info_V_addr_1') [1198]  (0 ns)
	'load' operation ('grid_info_V_load') on array 'grid_info_V' [1199]  (3.25 ns)

 <State 104>: 6.51ns
The critical path consists of the following:
	'load' operation ('grid_info_V_load') on array 'grid_info_V' [1199]  (3.25 ns)
	'or' operation ('or_ln709') [1200]  (0 ns)
	'store' operation ('store_ln709') of variable 'or_ln709' on array 'grid_info_V' [1201]  (3.25 ns)

 <State 105>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[1217] ('mul_ln66', assessment/toplevel.cpp:66) [1216]  (1.05 ns)

 <State 106>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[1217] ('mul_ln66', assessment/toplevel.cpp:66) [1216]  (0 ns)
	'add' operation of DSP[1217] ('idx', assessment/toplevel.cpp:66) [1217]  (2.1 ns)

 <State 107>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[1217] ('idx', assessment/toplevel.cpp:66) [1217]  (2.1 ns)

 <State 108>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln69', assessment/toplevel.cpp:69) [1221]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_2', assessment/toplevel.cpp:69) [1223]  (0 ns)
	'load' operation ('local_ram_load_2', assessment/toplevel.cpp:69) on array 'local_ram' [1224]  (3.25 ns)

 <State 109>: 5.92ns
The critical path consists of the following:
	'load' operation ('local_ram_load_2', assessment/toplevel.cpp:69) on array 'local_ram' [1224]  (3.25 ns)
	'and' operation ('and_ln352', assessment/toplevel.cpp:352) [1226]  (0 ns)
	'icmp' operation ('icmp_ln352', assessment/toplevel.cpp:352) [1227]  (2.67 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('grid_info_V_addr_2', assessment/toplevel.cpp:74) [1231]  (0 ns)
	'load' operation ('lhs.V') on array 'grid_info_V' [1232]  (3.25 ns)

 <State 111>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln94_4', assessment/toplevel.cpp:94) [1238]  (1.82 ns)
	'select' operation ('select_ln94_2', assessment/toplevel.cpp:94) [1240]  (0.687 ns)
	'add' operation ('n_f_score.V') [1249]  (3.76 ns)

 <State 112>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:272) [1255]  (0 ns)
	'icmp' operation ('icmp_ln272_1', assessment/toplevel.cpp:272) [1256]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('i', assessment/toplevel.cpp:272) [1275]  (1.59 ns)

 <State 113>: 4.91ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_2') on array 'open_set_heap_x_V' [1264]  (3.25 ns)
	'icmp' operation ('icmp_ln870_2') [1265]  (1.66 ns)

 <State 114>: 6.5ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_2') on array 'open_set_heap_y_V' [1269]  (3.25 ns)
	'icmp' operation ('icmp_ln870_3') [1270]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('i', assessment/toplevel.cpp:272) [1275]  (1.59 ns)

 <State 115>: 7.27ns
The critical path consists of the following:
	'add' operation ('add_ln234', assessment/toplevel.cpp:234) [1296]  (1.68 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_8', assessment/toplevel.cpp:234) [1298]  (0 ns)
	'store' operation ('store_ln234', assessment/toplevel.cpp:234) of variable 'n_f_score.V' on array 'open_set_heap_f_score_V' [1302]  (3.25 ns)
	blocking operation 2.34 ns on control path)

 <State 116>: 2.32ns
The critical path consists of the following:
	'phi' operation ('open_set_size_1', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1308]  (0 ns)
	'icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246) [1311]  (2.32 ns)

 <State 117>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln247', assessment/toplevel.cpp:247) to 'os_sift_up' [1315]  (5.56 ns)

 <State 118>: 4.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln384', assessment/toplevel.cpp:384) [1318]  (2.47 ns)
	multiplexor before 'phi' operation ('open_set_size_2', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1333]  (1.83 ns)

 <State 119>: 6.72ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_2') on array 'open_set_heap_f_score_V' [1323]  (3.25 ns)
	'icmp' operation ('icmp_ln878_3') [1324]  (1.88 ns)
	multiplexor before 'phi' operation ('open_set_size_2', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1333]  (1.59 ns)

 <State 120>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln372', assessment/toplevel.cpp:372) of variable 'n_f_score.V' on array 'open_set_heap_f_score_V' [1327]  (3.25 ns)

 <State 121>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln375', assessment/toplevel.cpp:375) to 'os_sift_up' [1330]  (5.56 ns)

 <State 122>: 1.82ns
The critical path consists of the following:
	'add' operation ('n_x.V') [1337]  (1.82 ns)

 <State 123>: 7.07ns
The critical path consists of the following:
	'add' operation ('idx', assessment/toplevel.cpp:66) [1346]  (2.14 ns)
	'add' operation ('add_ln69_1', assessment/toplevel.cpp:69) [1350]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_4', assessment/toplevel.cpp:69) [1352]  (0 ns)
	'load' operation ('local_ram_load_3', assessment/toplevel.cpp:69) on array 'local_ram' [1353]  (3.25 ns)

 <State 124>: 5.92ns
The critical path consists of the following:
	'load' operation ('local_ram_load_3', assessment/toplevel.cpp:69) on array 'local_ram' [1353]  (3.25 ns)
	'and' operation ('and_ln352_1', assessment/toplevel.cpp:352) [1355]  (0 ns)
	'icmp' operation ('icmp_ln352_1', assessment/toplevel.cpp:352) [1356]  (2.67 ns)

 <State 125>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('grid_info_V_addr_4', assessment/toplevel.cpp:74) [1360]  (0 ns)
	'load' operation ('lhs.V') on array 'grid_info_V' [1361]  (3.25 ns)

 <State 126>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln94_8', assessment/toplevel.cpp:94) [1367]  (1.82 ns)
	'select' operation ('select_ln94_4', assessment/toplevel.cpp:94) [1369]  (0.687 ns)
	'add' operation ('n_f_score.V') [1378]  (3.76 ns)

 <State 127>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:272) [1385]  (0 ns)
	'icmp' operation ('icmp_ln272_3', assessment/toplevel.cpp:272) [1386]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('i', assessment/toplevel.cpp:272) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1405]  (1.59 ns)

 <State 128>: 4.91ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_3') on array 'open_set_heap_x_V' [1394]  (3.25 ns)
	'icmp' operation ('icmp_ln870_4') [1395]  (1.66 ns)

 <State 129>: 6.5ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_3') on array 'open_set_heap_y_V' [1399]  (3.25 ns)
	'icmp' operation ('icmp_ln870_5') [1400]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('i', assessment/toplevel.cpp:272) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1405]  (1.59 ns)

 <State 130>: 7.27ns
The critical path consists of the following:
	'add' operation ('add_ln234_1', assessment/toplevel.cpp:234) [1429]  (1.68 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_11', assessment/toplevel.cpp:234) [1431]  (0 ns)
	'store' operation ('store_ln234', assessment/toplevel.cpp:234) of variable 'n_f_score.V' on array 'open_set_heap_f_score_V' [1435]  (3.25 ns)
	blocking operation 2.34 ns on control path)

 <State 131>: 2.32ns
The critical path consists of the following:
	'phi' operation ('open_set_size_4', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1441]  (0 ns)
	'icmp' operation ('icmp_ln246_1', assessment/toplevel.cpp:246) [1444]  (2.32 ns)

 <State 132>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln247', assessment/toplevel.cpp:247) to 'os_sift_up' [1448]  (5.56 ns)

 <State 133>: 4.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln384_1', assessment/toplevel.cpp:384) [1451]  (2.47 ns)
	multiplexor before 'phi' operation ('open_set_size_5', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1468]  (1.83 ns)

 <State 134>: 6.72ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_3') on array 'open_set_heap_f_score_V' [1456]  (3.25 ns)
	'icmp' operation ('icmp_ln878_4') [1457]  (1.88 ns)
	multiplexor before 'phi' operation ('open_set_size_5', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1468]  (1.59 ns)

 <State 135>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln372', assessment/toplevel.cpp:372) of variable 'n_f_score.V' on array 'open_set_heap_f_score_V' [1460]  (3.25 ns)

 <State 136>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln375', assessment/toplevel.cpp:375) to 'os_sift_up' [1465]  (5.56 ns)

 <State 137>: 6.05ns
The critical path consists of the following:
	'add' operation ('n_y.V') [1470]  (1.82 ns)
	'icmp' operation ('icmp_ln882_5') [1474]  (1.66 ns)
	'xor' operation ('xor_ln882_5') [1475]  (0 ns)
	'or' operation ('or_ln347_2', assessment/toplevel.cpp:347) [1476]  (0.978 ns)
	multiplexor before 'phi' operation ('open_set_size_7', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1602]  (1.59 ns)

 <State 138>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[1480] ('mul_ln66_1', assessment/toplevel.cpp:66) [1479]  (1.05 ns)

 <State 139>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[1480] ('mul_ln66_1', assessment/toplevel.cpp:66) [1479]  (0 ns)
	'add' operation of DSP[1480] ('idx', assessment/toplevel.cpp:66) [1480]  (2.1 ns)

 <State 140>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[1480] ('idx', assessment/toplevel.cpp:66) [1480]  (2.1 ns)

 <State 141>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln69_2', assessment/toplevel.cpp:69) [1484]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_5', assessment/toplevel.cpp:69) [1486]  (0 ns)
	'load' operation ('local_ram_load_4', assessment/toplevel.cpp:69) on array 'local_ram' [1487]  (3.25 ns)

 <State 142>: 5.92ns
The critical path consists of the following:
	'load' operation ('local_ram_load_4', assessment/toplevel.cpp:69) on array 'local_ram' [1487]  (3.25 ns)
	'and' operation ('and_ln352_2', assessment/toplevel.cpp:352) [1489]  (0 ns)
	'icmp' operation ('icmp_ln352_2', assessment/toplevel.cpp:352) [1490]  (2.67 ns)

 <State 143>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('grid_info_V_addr_5', assessment/toplevel.cpp:74) [1494]  (0 ns)
	'load' operation ('lhs.V') on array 'grid_info_V' [1495]  (3.25 ns)

 <State 144>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln94_12', assessment/toplevel.cpp:94) [1501]  (1.82 ns)
	'select' operation ('select_ln94_6', assessment/toplevel.cpp:94) [1503]  (0.687 ns)
	'add' operation ('n_f_score.V') [1512]  (3.76 ns)

 <State 145>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:272) [1519]  (0 ns)
	'icmp' operation ('icmp_ln272_5', assessment/toplevel.cpp:272) [1520]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('i', assessment/toplevel.cpp:272) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1539]  (1.59 ns)

 <State 146>: 4.91ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_4') on array 'open_set_heap_x_V' [1528]  (3.25 ns)
	'icmp' operation ('icmp_ln870_6') [1529]  (1.66 ns)

 <State 147>: 6.5ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_4') on array 'open_set_heap_y_V' [1533]  (3.25 ns)
	'icmp' operation ('icmp_ln870_7') [1534]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('i', assessment/toplevel.cpp:272) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1539]  (1.59 ns)

 <State 148>: 7.27ns
The critical path consists of the following:
	'add' operation ('add_ln234_2', assessment/toplevel.cpp:234) [1563]  (1.68 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_14', assessment/toplevel.cpp:234) [1565]  (0 ns)
	'store' operation ('store_ln234', assessment/toplevel.cpp:234) of variable 'n_f_score.V' on array 'open_set_heap_f_score_V' [1569]  (3.25 ns)
	blocking operation 2.34 ns on control path)

 <State 149>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln241_1', assessment/toplevel.cpp:241) [1560]  (2.08 ns)

 <State 150>: 2.32ns
The critical path consists of the following:
	'phi' operation ('open_set_size_6', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1575]  (0 ns)
	'icmp' operation ('icmp_ln246_2', assessment/toplevel.cpp:246) [1578]  (2.32 ns)

 <State 151>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln247', assessment/toplevel.cpp:247) to 'os_sift_up' [1582]  (5.56 ns)

 <State 152>: 4.46ns
The critical path consists of the following:
	'add' operation ('n_x.V') [1604]  (1.82 ns)
	'icmp' operation ('icmp_ln882_6') [1606]  (1.66 ns)
	'xor' operation ('xor_ln882_6') [1607]  (0 ns)
	'or' operation ('or_ln347_3', assessment/toplevel.cpp:347) [1610]  (0.978 ns)

 <State 153>: 6.72ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_4') on array 'open_set_heap_f_score_V' [1590]  (3.25 ns)
	'icmp' operation ('icmp_ln878_5') [1591]  (1.88 ns)
	multiplexor before 'phi' operation ('open_set_size_7', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1602]  (1.59 ns)

 <State 154>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln372', assessment/toplevel.cpp:372) of variable 'n_f_score.V' on array 'open_set_heap_f_score_V' [1594]  (3.25 ns)

 <State 155>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln375', assessment/toplevel.cpp:375) to 'os_sift_up' [1599]  (5.56 ns)

 <State 156>: 7.07ns
The critical path consists of the following:
	'add' operation ('idx', assessment/toplevel.cpp:66) [1613]  (2.14 ns)
	'add' operation ('add_ln69_3', assessment/toplevel.cpp:69) [1617]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_6', assessment/toplevel.cpp:69) [1619]  (0 ns)
	'load' operation ('local_ram_load_5', assessment/toplevel.cpp:69) on array 'local_ram' [1620]  (3.25 ns)

 <State 157>: 5.92ns
The critical path consists of the following:
	'load' operation ('local_ram_load_5', assessment/toplevel.cpp:69) on array 'local_ram' [1620]  (3.25 ns)
	'and' operation ('and_ln352_3', assessment/toplevel.cpp:352) [1622]  (0 ns)
	'icmp' operation ('icmp_ln352_3', assessment/toplevel.cpp:352) [1623]  (2.67 ns)

 <State 158>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('grid_info_V_addr_6', assessment/toplevel.cpp:74) [1627]  (0 ns)
	'load' operation ('lhs.V') on array 'grid_info_V' [1628]  (3.25 ns)

 <State 159>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln94_16', assessment/toplevel.cpp:94) [1634]  (1.82 ns)
	'select' operation ('select_ln94_8', assessment/toplevel.cpp:94) [1636]  (0.687 ns)
	'add' operation ('n_f_score.V') [1645]  (3.76 ns)

 <State 160>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:272) [1652]  (0 ns)
	'icmp' operation ('icmp_ln272_7', assessment/toplevel.cpp:272) [1653]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('i', assessment/toplevel.cpp:272) ('add_ln241_2', assessment/toplevel.cpp:241) [1672]  (1.59 ns)

 <State 161>: 4.91ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_5') on array 'open_set_heap_x_V' [1661]  (3.25 ns)
	'icmp' operation ('icmp_ln870_8') [1662]  (1.66 ns)

 <State 162>: 6.5ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_5') on array 'open_set_heap_y_V' [1666]  (3.25 ns)
	'icmp' operation ('icmp_ln870_9') [1667]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('i', assessment/toplevel.cpp:272) ('add_ln241_2', assessment/toplevel.cpp:241) [1672]  (1.59 ns)

 <State 163>: 7.27ns
The critical path consists of the following:
	'add' operation ('add_ln241_2', assessment/toplevel.cpp:241) [1693]  (2.08 ns)
	multiplexor before 'phi' operation ('open_set_size_8', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1708]  (1.59 ns)
	'phi' operation ('open_set_size_8', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1708]  (0 ns)
	'icmp' operation ('icmp_ln246_3', assessment/toplevel.cpp:246) [1711]  (2.32 ns)
	blocking operation 1.29 ns on control path)

 <State 164>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln247', assessment/toplevel.cpp:247) to 'os_sift_up' [1715]  (5.56 ns)

 <State 165>: 4.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln384_3', assessment/toplevel.cpp:384) [1718]  (2.47 ns)
	multiplexor before 'phi' operation ('open_set_size_9', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1738]  (1.83 ns)

 <State 166>: 4.26ns
The critical path consists of the following:
	'phi' operation ('p_ph') [1721]  (0 ns)
	multiplexor before 'phi' operation ('empty_37', assessment/toplevel.cpp:399) with incoming values : ('select_ln399', assessment/toplevel.cpp:399) [1814]  (1.71 ns)
	'phi' operation ('empty_37', assessment/toplevel.cpp:399) with incoming values : ('select_ln399', assessment/toplevel.cpp:399) [1814]  (0 ns)
	'add' operation ('add_ln455', assessment/toplevel.cpp:455) [1816]  (2.55 ns)

 <State 167>: 6.72ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_5') on array 'open_set_heap_f_score_V' [1726]  (3.25 ns)
	'icmp' operation ('icmp_ln878_6') [1727]  (1.88 ns)
	multiplexor before 'phi' operation ('open_set_size_9', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1738]  (1.59 ns)

 <State 168>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln372', assessment/toplevel.cpp:372) of variable 'n_f_score.V' on array 'open_set_heap_f_score_V' [1730]  (3.25 ns)

 <State 169>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln375', assessment/toplevel.cpp:375) to 'os_sift_up' [1735]  (5.56 ns)

 <State 170>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('open_set_size_9', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1738]  (1.59 ns)

 <State 171>: 0ns
The critical path consists of the following:

 <State 172>: 5.61ns
The critical path consists of the following:
	'add' operation ('total_length', assessment/toplevel.cpp:452) [1746]  (2.2 ns)
	'icmp' operation ('icmp_ln460', assessment/toplevel.cpp:460) [1751]  (2.44 ns)
	blocking operation 0.978 ns on control path)

 <State 173>: 2.32ns
The critical path consists of the following:
	'load' operation ('current.x.V', assessment/toplevel.cpp:461) on array 'waypoints_x_V' [1754]  (2.32 ns)

 <State 174>: 5.24ns
The critical path consists of the following:
	'phi' operation ('i', assessment/toplevel.cpp:462) with incoming values : ('add_ln462_1', assessment/toplevel.cpp:462) [1761]  (0 ns)
	'sub' operation ('sub_ln466', assessment/toplevel.cpp:466) [1776]  (1.64 ns)
	'getelementptr' operation ('local_ram_addr_3', assessment/toplevel.cpp:466) [1778]  (0 ns)
	'store' operation ('store_ln466', assessment/toplevel.cpp:466) of variable 'zext_ln466_3', assessment/toplevel.cpp:466 on array 'local_ram' [1779]  (3.25 ns)
	blocking operation 0.351 ns on control path)

 <State 175>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[1781] ('mul_ln84', assessment/toplevel.cpp:84) [1780]  (1.05 ns)

 <State 176>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[1781] ('add_ln84', assessment/toplevel.cpp:84) [1781]  (2.1 ns)

 <State 177>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[1781] ('add_ln84', assessment/toplevel.cpp:84) [1781]  (2.1 ns)
	'getelementptr' operation ('grid_info_V_addr_3') [1783]  (0 ns)
	'load' operation ('grid_info_V_load_2') on array 'grid_info_V' [1784]  (3.25 ns)

 <State 178>: 6.55ns
The critical path consists of the following:
	'load' operation ('grid_info_V_load_2') on array 'grid_info_V' [1784]  (3.25 ns)
	'xor' operation ('back_dir.V') [1786]  (0.978 ns)
	'getelementptr' operation ('dx_addr', assessment/toplevel.cpp:468) [1788]  (0 ns)
	'load' operation ('dx_load', assessment/toplevel.cpp:468) on array 'dx' [1789]  (2.32 ns)

 <State 179>: 4.14ns
The critical path consists of the following:
	'load' operation ('dx_load', assessment/toplevel.cpp:468) on array 'dx' [1789]  (2.32 ns)
	'add' operation ('current.x.V') [1791]  (1.82 ns)

 <State 180>: 2.43ns
The critical path consists of the following:
	'phi' operation ('open_set_size_3', assessment/toplevel.cpp:257) with incoming values : ('add_ln257', assessment/toplevel.cpp:257) ('add_ln241', assessment/toplevel.cpp:241) ('add_ln241_1', assessment/toplevel.cpp:241) ('add_ln241_2', assessment/toplevel.cpp:241) [1808]  (0 ns)
	'icmp' operation ('icmp_ln399', assessment/toplevel.cpp:399) [1809]  (2.43 ns)

 <State 181>: 0ns
The critical path consists of the following:

 <State 182>: 0ns
The critical path consists of the following:

 <State 183>: 0ns
The critical path consists of the following:

 <State 184>: 0ns
The critical path consists of the following:

 <State 185>: 0ns
The critical path consists of the following:

 <State 186>: 0ns
The critical path consists of the following:

 <State 187>: 0ns
The critical path consists of the following:

 <State 188>: 0ns
The critical path consists of the following:

 <State 189>: 0ns
The critical path consists of the following:

 <State 190>: 0ns
The critical path consists of the following:

 <State 191>: 0ns
The critical path consists of the following:

 <State 192>: 0ns
The critical path consists of the following:

 <State 193>: 0ns
The critical path consists of the following:

 <State 194>: 0ns
The critical path consists of the following:

 <State 195>: 0ns
The critical path consists of the following:

 <State 196>: 0ns
The critical path consists of the following:

 <State 197>: 0ns
The critical path consists of the following:

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 0ns
The critical path consists of the following:

 <State 200>: 0ns
The critical path consists of the following:

 <State 201>: 0ns
The critical path consists of the following:

 <State 202>: 0ns
The critical path consists of the following:

 <State 203>: 0ns
The critical path consists of the following:

 <State 204>: 0ns
The critical path consists of the following:

 <State 205>: 0ns
The critical path consists of the following:

 <State 206>: 0ns
The critical path consists of the following:

 <State 207>: 0ns
The critical path consists of the following:

 <State 208>: 0ns
The critical path consists of the following:

 <State 209>: 0ns
The critical path consists of the following:

 <State 210>: 0ns
The critical path consists of the following:

 <State 211>: 0ns
The critical path consists of the following:

 <State 212>: 0ns
The critical path consists of the following:

 <State 213>: 0ns
The critical path consists of the following:

 <State 214>: 0ns
The critical path consists of the following:

 <State 215>: 0ns
The critical path consists of the following:

 <State 216>: 0ns
The critical path consists of the following:

 <State 217>: 0ns
The critical path consists of the following:

 <State 218>: 0ns
The critical path consists of the following:

 <State 219>: 0ns
The critical path consists of the following:

 <State 220>: 1.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('total_length') with incoming values : ('total_length', assessment/toplevel.cpp:452) [1813]  (1.71 ns)

 <State 221>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:474) [1828]  (7.3 ns)

 <State 222>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:474) [1829]  (7.3 ns)

 <State 223>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:474) [1830]  (7.3 ns)

 <State 224>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:474) [1830]  (7.3 ns)

 <State 225>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:474) [1830]  (7.3 ns)

 <State 226>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:474) [1830]  (7.3 ns)

 <State 227>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:474) [1830]  (7.3 ns)

 <State 228>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln482', assessment/toplevel.cpp:482) [1834]  (2.55 ns)

 <State 229>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:477) [1845]  (7.3 ns)

 <State 230>: 4.98ns
The critical path consists of the following:
	'phi' operation ('i', assessment/toplevel.cpp:479) with incoming values : ('add_ln477_1', assessment/toplevel.cpp:477) [1848]  (0 ns)
	'add' operation ('add_ln479', assessment/toplevel.cpp:479) [1857]  (1.73 ns)
	'getelementptr' operation ('local_ram_addr_7', assessment/toplevel.cpp:479) [1860]  (0 ns)
	'load' operation ('local_ram_load_6', assessment/toplevel.cpp:479) on array 'local_ram' [1861]  (3.25 ns)

 <State 231>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load_6', assessment/toplevel.cpp:479) on array 'local_ram' [1861]  (3.25 ns)

 <State 232>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:479) [1862]  (7.3 ns)

 <State 233>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:485) [1865]  (7.3 ns)

 <State 234>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:485) [1865]  (7.3 ns)

 <State 235>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:485) [1865]  (7.3 ns)

 <State 236>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:485) [1865]  (7.3 ns)

 <State 237>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:485) [1865]  (7.3 ns)

 <State 238>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:431) [1872]  (7.3 ns)

 <State 239>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:431) [1873]  (7.3 ns)

 <State 240>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:431) [1874]  (7.3 ns)

 <State 241>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:431) [1874]  (7.3 ns)

 <State 242>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:431) [1874]  (7.3 ns)

 <State 243>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:431) [1874]  (7.3 ns)

 <State 244>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:431) [1874]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
