{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722193638399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722193638399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 15:07:18 2024 " "Processing started: Sun Jul 28 15:07:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722193638399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193638399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193638399 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "Alu 16.1.0 Lite Edition C:/Users/desro/Documents/ELE344-PROJET3/Quartus/Alu_assignment_defaults.qdf Prime " "Revision \"Alu\" was previously opened in Quartus Prime software version 16.1.0 Lite Edition. Created Quartus Prime Default Settings File C:/Users/desro/Documents/ELE344-PROJET3/Quartus/Alu_assignment_defaults.qdf, which contains the default assignment setting information from Quartus Prime software version 16.1.0 Lite Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1722193638559 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193638573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722193638700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722193638700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/unite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/unite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unite-rtl " "Found design unit 1: unite-rtl" {  } { { "../Fichier/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/unite.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644163 ""} { "Info" "ISGN_ENTITY_NAME" "1 unite " "Found entity 1: unite" {  } { { "../Fichier/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/unite.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAL-rtl " "Found design unit 1: UAL-rtl" {  } { { "../Fichier/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ual.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644165 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAL " "Found entity 1: UAL" {  } { { "../Fichier/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ual.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644166 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RegFile_arch " "Found design unit 1: RegFile-RegFile_arch" {  } { { "../Fichier/regfile.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/regfile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644168 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../Fichier/regfile.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/regfile.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/pcplus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/pcplus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Plus4-rtl " "Found design unit 1: PC_Plus4-rtl" {  } { { "../Fichier/pcplus4.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pcplus4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644169 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Plus4 " "Found entity 1: PC_Plus4" {  } { { "../Fichier/pcplus4.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pcplus4.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "../Fichier/pc.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644171 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../Fichier/pc.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pc.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-rtl " "Found design unit 1: mux3-rtl" {  } { { "../Fichier/mux3.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux3.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644173 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../Fichier/mux3.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "../Fichier/mux2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644173 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../Fichier/mux2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-rtl " "Found design unit 1: mips-rtl" {  } { { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644175 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/ligne_de_mux_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/ligne_de_mux_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ligne_de_mux_pc-rtl " "Found design unit 1: ligne_de_mux_pc-rtl" {  } { { "../Fichier/ligne_de_mux_pc.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ligne_de_mux_pc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ligne_de_mux_pc " "Found entity 1: ligne_de_mux_pc" {  } { { "../Fichier/ligne_de_mux_pc.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ligne_de_mux_pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-imem_arch " "Found design unit 1: imem-imem_arch" {  } { { "../Fichier/imem.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/imem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644178 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../Fichier/imem.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/imem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-dmem_arch " "Found design unit 1: dmem-dmem_arch" {  } { { "../Fichier/dmem.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/dmem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644179 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../Fichier/dmem.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/dmem.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644180 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control " "Found design unit 1: control-control" {  } { { "../Fichier/control.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644181 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../Fichier/control.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bloc5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bloc5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bloc_5-rtl " "Found design unit 1: Bloc_5-rtl" {  } { { "../Fichier/Bloc5.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bloc_5 " "Found entity 1: Bloc_5" {  } { { "../Fichier/Bloc5.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bloc4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bloc4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bloc_4-rtl " "Found design unit 1: Bloc_4-rtl" {  } { { "../Fichier/Bloc4.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644185 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bloc_4 " "Found entity 1: Bloc_4" {  } { { "../Fichier/Bloc4.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bloc3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bloc3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bloc_3-rtl " "Found design unit 1: Bloc_3-rtl" {  } { { "../Fichier/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bloc_3 " "Found entity 1: Bloc_3" {  } { { "../Fichier/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bloc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bloc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bloc_2-rtl " "Found design unit 1: Bloc_2-rtl" {  } { { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644188 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bloc_2 " "Found entity 1: Bloc_2" {  } { { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bloc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bloc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bloc_1-rtl " "Found design unit 1: Bloc_1-rtl" {  } { { "../Fichier/Bloc1.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644189 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bloc_1 " "Found entity 1: Bloc_1" {  } { { "../Fichier/Bloc1.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bascule_rd1_rd2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bascule_rd1_rd2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascule_rd1_rd2-rtl " "Found design unit 1: bascule_rd1_rd2-rtl" {  } { { "../Fichier/bascule_rd1_rd2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_rd1_rd2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644191 ""} { "Info" "ISGN_ENTITY_NAME" "1 bascule_rd1_rd2 " "Found entity 1: bascule_rd1_rd2" {  } { { "../Fichier/bascule_rd1_rd2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_rd1_rd2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bascule_ifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bascule_ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascule_ifid-rtl " "Found design unit 1: bascule_ifid-rtl" {  } { { "../Fichier/bascule_ifid.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_ifid.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644192 ""} { "Info" "ISGN_ENTITY_NAME" "1 bascule_ifid " "Found entity 1: bascule_ifid" {  } { { "../Fichier/bascule_ifid.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_ifid.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bascule_idex_wb_m_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bascule_idex_wb_m_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascule_idex_wb_m_ex-rtl " "Found design unit 1: bascule_idex_wb_m_ex-rtl" {  } { { "../Fichier/bascule_idex_wb_m_ex.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_idex_wb_m_ex.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644193 ""} { "Info" "ISGN_ENTITY_NAME" "1 bascule_idex_wb_m_ex " "Found entity 1: bascule_idex_wb_m_ex" {  } { { "../Fichier/bascule_idex_wb_m_ex.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_idex_wb_m_ex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bascule_id_ex_rt_rs_rd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bascule_id_ex_rt_rs_rd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascule_id_ex_rt_rs_rd-rtl " "Found design unit 1: bascule_id_ex_rt_rs_rd-rtl" {  } { { "../Fichier/bascule_id_ex_rt_rs_rd.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_id_ex_rt_rs_rd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644194 ""} { "Info" "ISGN_ENTITY_NAME" "1 bascule_id_ex_rt_rs_rd " "Found entity 1: bascule_id_ex_rt_rs_rd" {  } { { "../Fichier/bascule_id_ex_rt_rs_rd.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_id_ex_rt_rs_rd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bascule_ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bascule_ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascule_ex_mem-rtl " "Found design unit 1: bascule_ex_mem-rtl" {  } { { "../Fichier/bascule_ex_mem.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_ex_mem.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644196 ""} { "Info" "ISGN_ENTITY_NAME" "1 bascule_ex_mem " "Found entity 1: bascule_ex_mem" {  } { { "../Fichier/bascule_ex_mem.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_ex_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bascule_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bascule_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascule_1_bit-rtl " "Found design unit 1: bascule_1_bit-rtl" {  } { { "../Fichier/bascule_1_bit.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_1_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644197 ""} { "Info" "ISGN_ENTITY_NAME" "1 bascule_1_bit " "Found entity 1: bascule_1_bit" {  } { { "../Fichier/bascule_1_bit.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_1_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bascule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/bascule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascule-rtl " "Found design unit 1: bascule-rtl" {  } { { "../Fichier/bascule.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644199 ""} { "Info" "ISGN_ENTITY_NAME" "1 bascule " "Found entity 1: bascule" {  } { { "../Fichier/bascule.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722193644241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"imem:imem_inst\"" {  } { { "../Fichier/top.vhd" "imem_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips_inst " "Elaborating entity \"mips\" for hierarchy \"mips:mips_inst\"" {  } { { "../Fichier/top.vhd" "mips_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control mips:mips_inst\|control:control_inst " "Elaborating entity \"control\" for hierarchy \"mips:mips_inst\|control:control_inst\"" {  } { { "../Fichier/mips.vhd" "control_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips_inst\|datapath:data_path_inst " "Elaborating entity \"datapath\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\"" {  } { { "../Fichier/mips.vhd" "data_path_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644273 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IF_ID_Instruction datapath.vhd(32) " "VHDL Signal Declaration warning at datapath.vhd(32): used implicit default value for signal \"IF_ID_Instruction\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644274 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_PCJump datapath.vhd(33) " "VHDL Signal Declaration warning at datapath.vhd(33): used implicit default value for signal \"ID_PCJump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644274 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_Jump datapath.vhd(40) " "VHDL Signal Declaration warning at datapath.vhd(40): used implicit default value for signal \"ID_Jump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644274 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_MemtoReg datapath.vhd(41) " "VHDL Signal Declaration warning at datapath.vhd(41): used implicit default value for signal \"ID_MemtoReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644274 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_MemWrite datapath.vhd(42) " "VHDL Signal Declaration warning at datapath.vhd(42): used implicit default value for signal \"ID_MemWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644274 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_MemRead datapath.vhd(43) " "VHDL Signal Declaration warning at datapath.vhd(43): used implicit default value for signal \"ID_MemRead\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644275 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_Branch datapath.vhd(44) " "VHDL Signal Declaration warning at datapath.vhd(44): used implicit default value for signal \"ID_Branch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644275 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_AluSrc datapath.vhd(45) " "VHDL Signal Declaration warning at datapath.vhd(45): used implicit default value for signal \"ID_AluSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644275 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_RegDst datapath.vhd(46) " "VHDL Signal Declaration warning at datapath.vhd(46): used implicit default value for signal \"ID_RegDst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644275 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_RegWrite datapath.vhd(47) " "VHDL Signal Declaration warning at datapath.vhd(47): used implicit default value for signal \"ID_RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644275 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_AluControl datapath.vhd(48) " "VHDL Signal Declaration warning at datapath.vhd(48): used implicit default value for signal \"ID_AluControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644275 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_preSrcB datapath.vhd(54) " "VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal \"EX_preSrcB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644275 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_EX_AluSrc datapath.vhd(59) " "Verilog HDL or VHDL warning at datapath.vhd(59): object \"ID_EX_AluSrc\" assigned a value but never read" {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722193644275 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_EX_PCPlus4 datapath.vhd(75) " "VHDL Signal Declaration warning at datapath.vhd(75): used implicit default value for signal \"ID_EX_PCPlus4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644275 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_MemtoReg datapath.vhd(87) " "Verilog HDL or VHDL warning at datapath.vhd(87): object \"MEM_WB_MemtoReg\" assigned a value but never read" {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722193644275 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloc_1 mips:mips_inst\|datapath:data_path_inst\|Bloc_1:Bloc_1_inst " "Elaborating entity \"Bloc_1\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_1:Bloc_1_inst\"" {  } { { "../Fichier/datapath.vhd" "Bloc_1_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644289 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IF_ID_PCPlus4 Bloc1.vhd(11) " "VHDL Signal Declaration warning at Bloc1.vhd(11): used implicit default value for signal \"IF_ID_PCPlus4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/Bloc1.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc1.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193644289 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_1:Bloc_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ligne_de_mux_pc mips:mips_inst\|datapath:data_path_inst\|Bloc_1:Bloc_1_inst\|ligne_de_mux_pc:ligne_de_mux_pc_inst " "Elaborating entity \"ligne_de_mux_pc\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_1:Bloc_1_inst\|ligne_de_mux_pc:ligne_de_mux_pc_inst\"" {  } { { "../Fichier/Bloc1.vhd" "ligne_de_mux_pc_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc1.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips_inst\|datapath:data_path_inst\|Bloc_1:Bloc_1_inst\|ligne_de_mux_pc:ligne_de_mux_pc_inst\|mux2:mux2_inst " "Elaborating entity \"mux2\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_1:Bloc_1_inst\|ligne_de_mux_pc:ligne_de_mux_pc_inst\|mux2:mux2_inst\"" {  } { { "../Fichier/ligne_de_mux_pc.vhd" "mux2_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ligne_de_mux_pc.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC mips:mips_inst\|datapath:data_path_inst\|Bloc_1:Bloc_1_inst\|PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_1:Bloc_1_inst\|PC:PC_inst\"" {  } { { "../Fichier/Bloc1.vhd" "PC_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc1.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Plus4 mips:mips_inst\|datapath:data_path_inst\|Bloc_1:Bloc_1_inst\|PC_Plus4:PC_Plus4_inst " "Elaborating entity \"PC_Plus4\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_1:Bloc_1_inst\|PC_Plus4:PC_Plus4_inst\"" {  } { { "../Fichier/Bloc1.vhd" "PC_Plus4_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloc_2 mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst " "Elaborating entity \"Bloc_2\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\"" {  } { { "../Fichier/datapath.vhd" "Bloc_2_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_ID_PCPlus4 Bloc2.vhd(20) " "Verilog HDL or VHDL warning at Bloc2.vhd(20): object \"IF_ID_PCPlus4\" assigned a value but never read" {  } { { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722193644315 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule_ifid mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|bascule_ifid:bascule_ifid_inst " "Elaborating entity \"bascule_ifid\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|bascule_ifid:bascule_ifid_inst\"" {  } { { "../Fichier/Bloc2.vhd" "bascule_ifid_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|bascule_ifid:bascule_ifid_inst\|bascule:bascule_inst " "Elaborating entity \"bascule\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|bascule_ifid:bascule_ifid_inst\|bascule:bascule_inst\"" {  } { { "../Fichier/bascule_ifid.vhd" "bascule_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_ifid.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst " "Elaborating entity \"RegFile\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\"" {  } { { "../Fichier/Bloc2.vhd" "RegFile_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloc_3 mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst " "Elaborating entity \"Bloc_3\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\"" {  } { { "../Fichier/datapath.vhd" "Bloc_3_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_cout Bloc3.vhd(49) " "Verilog HDL or VHDL warning at Bloc3.vhd(49): object \"EX_cout\" assigned a value but never read" {  } { { "../Fichier/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc3.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722193644337 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_3:Bloc_3_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule_id_ex_rt_rs_rd mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_id_ex_rt_rs_rd:bascule_id_ex_rt_rs_rd_inst " "Elaborating entity \"bascule_id_ex_rt_rs_rd\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_id_ex_rt_rs_rd:bascule_id_ex_rt_rs_rd_inst\"" {  } { { "../Fichier/Bloc3.vhd" "bascule_id_ex_rt_rs_rd_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc3.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_id_ex_rt_rs_rd:bascule_id_ex_rt_rs_rd_inst\|bascule:bascule_inst4 " "Elaborating entity \"bascule\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_id_ex_rt_rs_rd:bascule_id_ex_rt_rs_rd_inst\|bascule:bascule_inst4\"" {  } { { "../Fichier/bascule_id_ex_rt_rs_rd.vhd" "bascule_inst4" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_id_ex_rt_rs_rd.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule_rd1_rd2 mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_rd1_rd2:bascule_rd1_rd2_inst " "Elaborating entity \"bascule_rd1_rd2\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_rd1_rd2:bascule_rd1_rd2_inst\"" {  } { { "../Fichier/Bloc3.vhd" "bascule_rd1_rd2_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc3.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule_idex_wb_m_ex mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_idex_wb_m_ex:bascule_idex_wb_m_ex_inst " "Elaborating entity \"bascule_idex_wb_m_ex\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_idex_wb_m_ex:bascule_idex_wb_m_ex_inst\"" {  } { { "../Fichier/Bloc3.vhd" "bascule_idex_wb_m_ex_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc3.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule_1_bit mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_idex_wb_m_ex:bascule_idex_wb_m_ex_inst\|bascule_1_bit:bascule_1_bit_inst " "Elaborating entity \"bascule_1_bit\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_idex_wb_m_ex:bascule_idex_wb_m_ex_inst\|bascule_1_bit:bascule_1_bit_inst\"" {  } { { "../Fichier/bascule_idex_wb_m_ex.vhd" "bascule_1_bit_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_idex_wb_m_ex.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_idex_wb_m_ex:bascule_idex_wb_m_ex_inst\|bascule:bascule_inst " "Elaborating entity \"bascule\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|bascule_idex_wb_m_ex:bascule_idex_wb_m_ex_inst\|bascule:bascule_inst\"" {  } { { "../Fichier/bascule_idex_wb_m_ex.vhd" "bascule_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/bascule_idex_wb_m_ex.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|mux3:mux3_inst " "Elaborating entity \"mux3\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|mux3:mux3_inst\"" {  } { { "../Fichier/Bloc3.vhd" "mux3_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc3.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UAL mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|UAL:UAL_inst " "Elaborating entity \"UAL\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|UAL:UAL_inst\"" {  } { { "../Fichier/Bloc3.vhd" "UAL_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc3.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644385 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation ual.vhd(41) " "VHDL Process Statement warning at ual.vhd(41): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Fichier/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ual.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1722193644385 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_3:Bloc_3_inst|UAL:UAL_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|mux2:mux2_inst2 " "Elaborating entity \"mux2\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|mux2:mux2_inst2\"" {  } { { "../Fichier/Bloc3.vhd" "mux2_inst2" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc3.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unite mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|unite:unite_inst " "Elaborating entity \"unite\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_3:Bloc_3_inst\|unite:unite_inst\"" {  } { { "../Fichier/Bloc3.vhd" "unite_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc3.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644396 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE unite.vhd(18) " "VHDL warning at unite.vhd(18): comparison between unequal length operands always returns TRUE" {  } { { "../Fichier/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/unite.vhd" 18 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644396 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_3:Bloc_3_inst|unite:unite_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE unite.vhd(20) " "VHDL warning at unite.vhd(20): comparison between unequal length operands always returns TRUE" {  } { { "../Fichier/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/unite.vhd" 20 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644396 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_3:Bloc_3_inst|unite:unite_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE unite.vhd(26) " "VHDL warning at unite.vhd(26): comparison between unequal length operands always returns TRUE" {  } { { "../Fichier/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/unite.vhd" 26 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644396 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_3:Bloc_3_inst|unite:unite_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE unite.vhd(28) " "VHDL warning at unite.vhd(28): comparison between unequal length operands always returns TRUE" {  } { { "../Fichier/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/unite.vhd" 28 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644396 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_3:Bloc_3_inst|unite:unite_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloc_4 mips:mips_inst\|datapath:data_path_inst\|Bloc_4:Bloc_4_inst " "Elaborating entity \"Bloc_4\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_4:Bloc_4_inst\"" {  } { { "../Fichier/datapath.vhd" "Bloc_4_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule_ex_mem mips:mips_inst\|datapath:data_path_inst\|Bloc_4:Bloc_4_inst\|bascule_ex_mem:bascule_ex_mem_inst " "Elaborating entity \"bascule_ex_mem\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_4:Bloc_4_inst\|bascule_ex_mem:bascule_ex_mem_inst\"" {  } { { "../Fichier/Bloc4.vhd" "bascule_ex_mem_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc4.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloc_5 mips:mips_inst\|datapath:data_path_inst\|Bloc_5:Bloc_5_inst " "Elaborating entity \"Bloc_5\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc_5:Bloc_5_inst\"" {  } { { "../Fichier/datapath.vhd" "Bloc_5_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem_inst\"" {  } { { "../Fichier/top.vhd" "dmem_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644428 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722193644673 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722193644673 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1722193644673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644836 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722193644836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sab1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sab1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sab1 " "Found entity 1: altsyncram_sab1" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722193644874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193644874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1 " "Elaborated megafunction instantiation \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193644922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1 " "Instantiated megafunction \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722193644922 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722193644922 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a0 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a1 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a2 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a3 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a4 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a5 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a6 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a7 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a8 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a9 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a10 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a11 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a12 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a13 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a14 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a15 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a16 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a17 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a18 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a19 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a20 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a21 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a22 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a23 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a24 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a25 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a26 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a27 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a28 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a29 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a30 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a31 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_sab1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_sab1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a0 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a1 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a2 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a3 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a4 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a5 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a6 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a7 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a8 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a9 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a10 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a11 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a12 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a13 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a14 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a15 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a16 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a17 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a18 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a19 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a20 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a21 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a22 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a23 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a24 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a25 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a26 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a27 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a28 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a29 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a30 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a31 " "Synthesized away node \"mips:mips_inst\|datapath:data_path_inst\|Bloc_2:Bloc_2_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_sab1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_sab1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_sab1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/Bloc2.vhd" 36 0 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 108 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645034 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_2:Bloc_2_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_sab1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1722193645034 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1722193645034 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[2\] VCC " "Pin \"PC\[2\]\" is stuck at VCC" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[3\] GND " "Pin \"PC\[3\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[4\] GND " "Pin \"PC\[4\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[5\] GND " "Pin \"PC\[5\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[6\] GND " "Pin \"PC\[6\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[7\] GND " "Pin \"PC\[7\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[8\] GND " "Pin \"PC\[8\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[9\] GND " "Pin \"PC\[9\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[10\] GND " "Pin \"PC\[10\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[11\] GND " "Pin \"PC\[11\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[12\] GND " "Pin \"PC\[12\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[13\] GND " "Pin \"PC\[13\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[14\] GND " "Pin \"PC\[14\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[15\] GND " "Pin \"PC\[15\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[16\] GND " "Pin \"PC\[16\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[17\] GND " "Pin \"PC\[17\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[18\] GND " "Pin \"PC\[18\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[19\] GND " "Pin \"PC\[19\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[20\] GND " "Pin \"PC\[20\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[21\] GND " "Pin \"PC\[21\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[22\] GND " "Pin \"PC\[22\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[23\] GND " "Pin \"PC\[23\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[24\] GND " "Pin \"PC\[24\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[25\] GND " "Pin \"PC\[25\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[26\] GND " "Pin \"PC\[26\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[27\] GND " "Pin \"PC\[27\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[28\] GND " "Pin \"PC\[28\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[29\] GND " "Pin \"PC\[29\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[30\] GND " "Pin \"PC\[30\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[31\] GND " "Pin \"PC\[31\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|PC[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[2\] GND " "Pin \"WriteData\[2\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[3\] GND " "Pin \"WriteData\[3\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[4\] GND " "Pin \"WriteData\[4\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[5\] GND " "Pin \"WriteData\[5\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[6\] GND " "Pin \"WriteData\[6\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[7\] GND " "Pin \"WriteData\[7\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[8\] GND " "Pin \"WriteData\[8\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[9\] GND " "Pin \"WriteData\[9\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[10\] GND " "Pin \"WriteData\[10\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[11\] GND " "Pin \"WriteData\[11\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[12\] GND " "Pin \"WriteData\[12\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[13\] GND " "Pin \"WriteData\[13\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[14\] GND " "Pin \"WriteData\[14\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[15\] GND " "Pin \"WriteData\[15\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[16\] GND " "Pin \"WriteData\[16\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[17\] GND " "Pin \"WriteData\[17\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[18\] GND " "Pin \"WriteData\[18\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[19\] GND " "Pin \"WriteData\[19\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[20\] GND " "Pin \"WriteData\[20\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[21\] GND " "Pin \"WriteData\[21\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[22\] GND " "Pin \"WriteData\[22\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[23\] GND " "Pin \"WriteData\[23\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[24\] GND " "Pin \"WriteData\[24\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[25\] GND " "Pin \"WriteData\[25\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[26\] GND " "Pin \"WriteData\[26\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[27\] GND " "Pin \"WriteData\[27\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[28\] GND " "Pin \"WriteData\[28\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[29\] GND " "Pin \"WriteData\[29\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[30\] GND " "Pin \"WriteData\[30\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[31\] GND " "Pin \"WriteData\[31\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|WriteData[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[0\] GND " "Pin \"AluResult\[0\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[1\] GND " "Pin \"AluResult\[1\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[2\] GND " "Pin \"AluResult\[2\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[3\] GND " "Pin \"AluResult\[3\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[4\] GND " "Pin \"AluResult\[4\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[5\] GND " "Pin \"AluResult\[5\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[6\] GND " "Pin \"AluResult\[6\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[7\] GND " "Pin \"AluResult\[7\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[8\] GND " "Pin \"AluResult\[8\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[9\] GND " "Pin \"AluResult\[9\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[10\] GND " "Pin \"AluResult\[10\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[11\] GND " "Pin \"AluResult\[11\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[12\] GND " "Pin \"AluResult\[12\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[13\] GND " "Pin \"AluResult\[13\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[14\] GND " "Pin \"AluResult\[14\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[15\] GND " "Pin \"AluResult\[15\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[16\] GND " "Pin \"AluResult\[16\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[17\] GND " "Pin \"AluResult\[17\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[18\] GND " "Pin \"AluResult\[18\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[19\] GND " "Pin \"AluResult\[19\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[20\] GND " "Pin \"AluResult\[20\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[21\] GND " "Pin \"AluResult\[21\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[22\] GND " "Pin \"AluResult\[22\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[23\] GND " "Pin \"AluResult\[23\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[24\] GND " "Pin \"AluResult\[24\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[25\] GND " "Pin \"AluResult\[25\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[26\] GND " "Pin \"AluResult\[26\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[27\] GND " "Pin \"AluResult\[27\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[28\] GND " "Pin \"AluResult\[28\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[29\] GND " "Pin \"AluResult\[29\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[30\] GND " "Pin \"AluResult\[30\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluResult\[31\] GND " "Pin \"AluResult\[31\]\" is stuck at GND" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722193645117 "|top|AluResult[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722193645117 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722193645130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722193645393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722193645393 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645494 "|top|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722193645494 "|top|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1722193645494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722193645494 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722193645494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722193645494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722193645512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 15:07:25 2024 " "Processing ended: Sun Jul 28 15:07:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722193645512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722193645512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722193645512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722193645512 ""}
