<block name="mkPktMerge.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		top^CLK top^RST_N top^iport0_put~0 top^iport0_put~1 top^iport0_put~2 top^iport0_put~3 top^iport0_put~4 top^iport0_put~5 top^iport0_put~6 top^iport0_put~7 top^iport0_put~8 top^iport0_put~9 top^iport0_put~10 top^iport0_put~11 top^iport0_put~12 top^iport0_put~13 top^iport0_put~14 top^iport0_put~15 top^iport0_put~16 top^iport0_put~17 top^iport0_put~18 top^iport0_put~19 top^iport0_put~20 top^iport0_put~21 top^iport0_put~22 top^iport0_put~23 top^iport0_put~24 top^iport0_put~25 top^iport0_put~26 top^iport0_put~27 top^iport0_put~28 top^iport0_put~29 top^iport0_put~30 top^iport0_put~31 top^iport0_put~32 top^iport0_put~33 top^iport0_put~34 top^iport0_put~35 top^iport0_put~36 top^iport0_put~37 top^iport0_put~38 top^iport0_put~39 top^iport0_put~40 top^iport0_put~41 top^iport0_put~42 top^iport0_put~43 top^iport0_put~44 top^iport0_put~45 top^iport0_put~46 top^iport0_put~47 top^iport0_put~48 top^iport0_put~49 top^iport0_put~50 top^iport0_put~51 top^iport0_put~52 top^iport0_put~53 top^iport0_put~54 
		top^iport0_put~55 top^iport0_put~56 top^iport0_put~57 top^iport0_put~58 top^iport0_put~59 top^iport0_put~60 top^iport0_put~61 top^iport0_put~62 top^iport0_put~63 top^iport0_put~64 top^iport0_put~65 top^iport0_put~66 top^iport0_put~67 top^iport0_put~68 top^iport0_put~69 top^iport0_put~70 top^iport0_put~71 top^iport0_put~72 top^iport0_put~73 top^iport0_put~74 top^iport0_put~75 top^iport0_put~76 top^iport0_put~77 top^iport0_put~78 top^iport0_put~79 top^iport0_put~80 top^iport0_put~81 top^iport0_put~82 top^iport0_put~83 top^iport0_put~84 top^iport0_put~85 top^iport0_put~86 top^iport0_put~87 top^iport0_put~88 top^iport0_put~89 top^iport0_put~90 top^iport0_put~91 top^iport0_put~92 top^iport0_put~93 top^iport0_put~94 top^iport0_put~95 top^iport0_put~96 top^iport0_put~97 top^iport0_put~98 top^iport0_put~99 top^iport0_put~100 top^iport0_put~101 top^iport0_put~102 top^iport0_put~103 top^iport0_put~104 top^iport0_put~105 top^iport0_put~106 top^iport0_put~107 top^iport0_put~108 top^iport0_put~109 
		top^iport0_put~110 top^iport0_put~111 top^iport0_put~112 top^iport0_put~113 top^iport0_put~114 top^iport0_put~115 top^iport0_put~116 top^iport0_put~117 top^iport0_put~118 top^iport0_put~119 top^iport0_put~120 top^iport0_put~121 top^iport0_put~122 top^iport0_put~123 top^iport0_put~124 top^iport0_put~125 top^iport0_put~126 top^iport0_put~127 top^iport0_put~128 top^iport0_put~129 top^iport0_put~130 top^iport0_put~131 top^iport0_put~132 top^iport0_put~133 top^iport0_put~134 top^iport0_put~135 top^iport0_put~136 top^iport0_put~137 top^iport0_put~138 top^iport0_put~139 top^iport0_put~140 top^iport0_put~141 top^iport0_put~142 top^iport0_put~143 top^iport0_put~144 top^iport0_put~145 top^iport0_put~146 top^iport0_put~147 top^iport0_put~148 top^iport0_put~149 top^iport0_put~150 top^iport0_put~151 top^iport0_put~152 top^EN_iport0_put top^iport1_put~0 top^iport1_put~1 top^iport1_put~2 top^iport1_put~3 top^iport1_put~4 top^iport1_put~5 top^iport1_put~6 top^iport1_put~7 top^iport1_put~8 top^iport1_put~9 
		top^iport1_put~10 top^iport1_put~11 top^iport1_put~12 top^iport1_put~13 top^iport1_put~14 top^iport1_put~15 top^iport1_put~16 top^iport1_put~17 top^iport1_put~18 top^iport1_put~19 top^iport1_put~20 top^iport1_put~21 top^iport1_put~22 top^iport1_put~23 top^iport1_put~24 top^iport1_put~25 top^iport1_put~26 top^iport1_put~27 top^iport1_put~28 top^iport1_put~29 top^iport1_put~30 top^iport1_put~31 top^iport1_put~32 top^iport1_put~33 top^iport1_put~34 top^iport1_put~35 top^iport1_put~36 top^iport1_put~37 top^iport1_put~38 top^iport1_put~39 top^iport1_put~40 top^iport1_put~41 top^iport1_put~42 top^iport1_put~43 top^iport1_put~44 top^iport1_put~45 top^iport1_put~46 top^iport1_put~47 top^iport1_put~48 top^iport1_put~49 top^iport1_put~50 top^iport1_put~51 top^iport1_put~52 top^iport1_put~53 top^iport1_put~54 top^iport1_put~55 top^iport1_put~56 top^iport1_put~57 top^iport1_put~58 top^iport1_put~59 top^iport1_put~60 top^iport1_put~61 top^iport1_put~62 top^iport1_put~63 top^iport1_put~64 top^iport1_put~65 
		top^iport1_put~66 top^iport1_put~67 top^iport1_put~68 top^iport1_put~69 top^iport1_put~70 top^iport1_put~71 top^iport1_put~72 top^iport1_put~73 top^iport1_put~74 top^iport1_put~75 top^iport1_put~76 top^iport1_put~77 top^iport1_put~78 top^iport1_put~79 top^iport1_put~80 top^iport1_put~81 top^iport1_put~82 top^iport1_put~83 top^iport1_put~84 top^iport1_put~85 top^iport1_put~86 top^iport1_put~87 top^iport1_put~88 top^iport1_put~89 top^iport1_put~90 top^iport1_put~91 top^iport1_put~92 top^iport1_put~93 top^iport1_put~94 top^iport1_put~95 top^iport1_put~96 top^iport1_put~97 top^iport1_put~98 top^iport1_put~99 top^iport1_put~100 top^iport1_put~101 top^iport1_put~102 top^iport1_put~103 top^iport1_put~104 top^iport1_put~105 top^iport1_put~106 top^iport1_put~107 top^iport1_put~108 top^iport1_put~109 top^iport1_put~110 top^iport1_put~111 top^iport1_put~112 top^iport1_put~113 top^iport1_put~114 top^iport1_put~115 top^iport1_put~116 top^iport1_put~117 top^iport1_put~118 top^iport1_put~119 top^iport1_put~120 
		top^iport1_put~121 top^iport1_put~122 top^iport1_put~123 top^iport1_put~124 top^iport1_put~125 top^iport1_put~126 top^iport1_put~127 top^iport1_put~128 top^iport1_put~129 top^iport1_put~130 top^iport1_put~131 top^iport1_put~132 top^iport1_put~133 top^iport1_put~134 top^iport1_put~135 top^iport1_put~136 top^iport1_put~137 top^iport1_put~138 top^iport1_put~139 top^iport1_put~140 top^iport1_put~141 top^iport1_put~142 top^iport1_put~143 top^iport1_put~144 top^iport1_put~145 top^iport1_put~146 top^iport1_put~147 top^iport1_put~148 top^iport1_put~149 top^iport1_put~150 top^iport1_put~151 top^iport1_put~152 top^EN_iport1_put top^EN_oport_get 
	</inputs>

	<outputs>
		out:top^RDY_iport0_put out:top^RDY_iport1_put out:top^oport_get~0 out:top^oport_get~1 out:top^oport_get~2 out:top^oport_get~3 out:top^oport_get~4 out:top^oport_get~5 out:top^oport_get~6 out:top^oport_get~7 out:top^oport_get~8 out:top^oport_get~9 out:top^oport_get~10 out:top^oport_get~11 out:top^oport_get~12 out:top^oport_get~13 out:top^oport_get~14 out:top^oport_get~15 out:top^oport_get~16 out:top^oport_get~17 out:top^oport_get~18 out:top^oport_get~19 out:top^oport_get~20 out:top^oport_get~21 out:top^oport_get~22 out:top^oport_get~23 out:top^oport_get~24 out:top^oport_get~25 out:top^oport_get~26 out:top^oport_get~27 out:top^oport_get~28 out:top^oport_get~29 out:top^oport_get~30 out:top^oport_get~31 out:top^oport_get~32 out:top^oport_get~33 out:top^oport_get~34 out:top^oport_get~35 out:top^oport_get~36 out:top^oport_get~37 out:top^oport_get~38 out:top^oport_get~39 out:top^oport_get~40 out:top^oport_get~41 out:top^oport_get~42 out:top^oport_get~43 out:top^oport_get~44 out:top^oport_get~45 
		out:top^oport_get~46 out:top^oport_get~47 out:top^oport_get~48 out:top^oport_get~49 out:top^oport_get~50 out:top^oport_get~51 out:top^oport_get~52 out:top^oport_get~53 out:top^oport_get~54 out:top^oport_get~55 out:top^oport_get~56 out:top^oport_get~57 out:top^oport_get~58 out:top^oport_get~59 out:top^oport_get~60 out:top^oport_get~61 out:top^oport_get~62 out:top^oport_get~63 out:top^oport_get~64 out:top^oport_get~65 out:top^oport_get~66 out:top^oport_get~67 out:top^oport_get~68 out:top^oport_get~69 out:top^oport_get~70 out:top^oport_get~71 out:top^oport_get~72 out:top^oport_get~73 out:top^oport_get~74 out:top^oport_get~75 out:top^oport_get~76 out:top^oport_get~77 out:top^oport_get~78 out:top^oport_get~79 out:top^oport_get~80 out:top^oport_get~81 out:top^oport_get~82 out:top^oport_get~83 out:top^oport_get~84 out:top^oport_get~85 out:top^oport_get~86 out:top^oport_get~87 out:top^oport_get~88 out:top^oport_get~89 out:top^oport_get~90 out:top^oport_get~91 out:top^oport_get~92 out:top^oport_get~93 
		out:top^oport_get~94 out:top^oport_get~95 out:top^oport_get~96 out:top^oport_get~97 out:top^oport_get~98 out:top^oport_get~99 out:top^oport_get~100 out:top^oport_get~101 out:top^oport_get~102 out:top^oport_get~103 out:top^oport_get~104 out:top^oport_get~105 out:top^oport_get~106 out:top^oport_get~107 out:top^oport_get~108 out:top^oport_get~109 out:top^oport_get~110 out:top^oport_get~111 out:top^oport_get~112 out:top^oport_get~113 out:top^oport_get~114 out:top^oport_get~115 out:top^oport_get~116 out:top^oport_get~117 out:top^oport_get~118 out:top^oport_get~119 out:top^oport_get~120 out:top^oport_get~121 out:top^oport_get~122 out:top^oport_get~123 out:top^oport_get~124 out:top^oport_get~125 out:top^oport_get~126 out:top^oport_get~127 out:top^oport_get~128 out:top^oport_get~129 out:top^oport_get~130 out:top^oport_get~131 out:top^oport_get~132 out:top^oport_get~133 out:top^oport_get~134 out:top^oport_get~135 out:top^oport_get~136 out:top^oport_get~137 out:top^oport_get~138 out:top^oport_get~139 
		out:top^oport_get~140 out:top^oport_get~141 out:top^oport_get~142 out:top^oport_get~143 out:top^oport_get~144 out:top^oport_get~145 out:top^oport_get~146 out:top^oport_get~147 out:top^oport_get~148 out:top^oport_get~149 out:top^oport_get~150 out:top^oport_get~151 out:top^oport_get~152 out:top^RDY_oport_get 
	</outputs>

	<clocks>
		top^CLK_BUFG 
	</clocks>

	<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~83" instance="RAMB36E1[0]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 
	top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 open open open open open open </port>
			<port name="s0_DIADI">top^MULTI_PORT_MUX~1660^MUX_2~2554 top^MULTI_PORT_MUX~1660^MUX_2~2553 top^MULTI_PORT_MUX~1660^MUX_2~2552 top^MULTI_PORT_MUX~1660^MUX_2~2551 top^MULTI_PORT_MUX~1660^MUX_2~2550 top^MULTI_PORT_MUX~1660^MUX_2~2549 top^MULTI_PORT_MUX~1660^MUX_2~2548 top^MULTI_PORT_MUX~1660^MUX_2~2547 top^MULTI_PORT_MUX~1660^MUX_2~2546 top^MULTI_PORT_MUX~1660^MUX_2~2545 top^MULTI_PORT_MUX~1660^MUX_2~2544 top^MULTI_PORT_MUX~1660^MUX_2~2543 top^MULTI_PORT_MUX~1660^MUX_2~2542 top^MULTI_PORT_MUX~1660^MUX_2~2541 top^MULTI_PORT_MUX~1660^MUX_2~2540 top^MULTI_PORT_MUX~1660^MUX_2~2539 </port>
			<port name="s0_DIPADIP">top^MULTI_PORT_MUX~1660^MUX_2~2538 
	top^MULTI_PORT_MUX~1660^MUX_2~2537 </port>
			<port name="s0_WEA">top^LOGICAL_OR~2307^LOGICAL_OR~4369 open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 open open open open open open </port>
			<port name="s1_DIADI">top^MULTI_PORT_MUX~1660^MUX_2~2536 top^MULTI_PORT_MUX~1660^MUX_2~2535 top^MULTI_PORT_MUX~1660^MUX_2~2534 top^MULTI_PORT_MUX~1660^MUX_2~2533 top^MULTI_PORT_MUX~1660^MUX_2~2532 
	top^MULTI_PORT_MUX~1660^MUX_2~2531 top^MULTI_PORT_MUX~1660^MUX_2~2530 top^MULTI_PORT_MUX~1660^MUX_2~2529 top^MULTI_PORT_MUX~1660^MUX_2~2528 top^MULTI_PORT_MUX~1660^MUX_2~2527 top^MULTI_PORT_MUX~1660^MUX_2~2526 top^MULTI_PORT_MUX~1660^MUX_2~2525 top^MULTI_PORT_MUX~1660^MUX_2~2524 top^MULTI_PORT_MUX~1660^MUX_2~2523 top^MULTI_PORT_MUX~1660^MUX_2~2522 top^MULTI_PORT_MUX~1660^MUX_2~2521 </port>
			<port name="s1_DIPADIP">top^MULTI_PORT_MUX~1660^MUX_2~2520 top^MULTI_PORT_MUX~1660^MUX_2~2577 </port>
			<port name="s1_WEA">top^LOGICAL_OR~2307^LOGICAL_OR~4369 open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~43" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~43" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~60" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~60 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~59" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~59 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~58" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~58 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~57" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~57 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~56" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~56 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~55" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~55 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~54" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~54 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~53" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~53 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~52" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~52 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~51" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~51 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~50" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~50 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~49" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~49 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~48" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~48 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~47" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~47 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~46" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~46 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~45" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~45 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~44" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~44 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~43" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~43 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~83" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~83" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~42" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~42 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~41" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~41 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~40" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~40 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~39" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~39 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~38" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~38 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~37" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~37 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~36" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~36 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~35" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~35 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~34" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~34 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~33" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~33 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~32" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~32 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~31" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~31 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~30" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~30 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~29" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~29 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~28" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~28 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~27" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~27 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~26" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~26 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~83" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~83 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~134" instance="RAMB36E1[1]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 
	top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 open open open open open open </port>
			<port name="s0_DIADI">top^MULTI_PORT_MUX~1660^MUX_2~2590 top^MULTI_PORT_MUX~1660^MUX_2~2589 top^MULTI_PORT_MUX~1660^MUX_2~2588 top^MULTI_PORT_MUX~1660^MUX_2~2587 top^MULTI_PORT_MUX~1660^MUX_2~2586 top^MULTI_PORT_MUX~1660^MUX_2~2585 top^MULTI_PORT_MUX~1660^MUX_2~2584 top^MULTI_PORT_MUX~1660^MUX_2~2583 top^MULTI_PORT_MUX~1660^MUX_2~2582 top^MULTI_PORT_MUX~1660^MUX_2~2581 top^MULTI_PORT_MUX~1660^MUX_2~2580 top^MULTI_PORT_MUX~1660^MUX_2~2579 top^MULTI_PORT_MUX~1660^MUX_2~2578 top^MULTI_PORT_MUX~1660^MUX_2~2576 top^MULTI_PORT_MUX~1660^MUX_2~2575 top^MULTI_PORT_MUX~1660^MUX_2~2574 </port>
			<port name="s0_DIPADIP">top^MULTI_PORT_MUX~1660^MUX_2~2573 
	top^MULTI_PORT_MUX~1660^MUX_2~2572 </port>
			<port name="s0_WEA">top^LOGICAL_OR~2307^LOGICAL_OR~4369 open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 open open open open open open </port>
			<port name="s1_DIADI">top^MULTI_PORT_MUX~1660^MUX_2~2571 top^MULTI_PORT_MUX~1660^MUX_2~2570 top^MULTI_PORT_MUX~1660^MUX_2~2569 top^MULTI_PORT_MUX~1660^MUX_2~2568 top^MULTI_PORT_MUX~1660^MUX_2~2567 
	top^MULTI_PORT_MUX~1660^MUX_2~2566 top^MULTI_PORT_MUX~1660^MUX_2~2565 top^MULTI_PORT_MUX~1660^MUX_2~2564 top^MULTI_PORT_MUX~1660^MUX_2~2563 top^MULTI_PORT_MUX~1660^MUX_2~2562 top^MULTI_PORT_MUX~1660^MUX_2~2561 top^MULTI_PORT_MUX~1660^MUX_2~2560 top^MULTI_PORT_MUX~1660^MUX_2~2559 top^MULTI_PORT_MUX~1660^MUX_2~2558 top^MULTI_PORT_MUX~1660^MUX_2~2557 top^MULTI_PORT_MUX~1660^MUX_2~2556 </port>
			<port name="s1_DIPADIP">top^MULTI_PORT_MUX~1660^MUX_2~2555 top^MULTI_PORT_MUX~1660^MUX_2~2628 </port>
			<port name="s1_WEA">top^LOGICAL_OR~2307^LOGICAL_OR~4369 open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~78" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~78" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~96" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~96 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~95" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~95 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~94" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~94 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~93" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~93 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~92" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~92 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~91" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~91 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~90" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~90 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~89" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~89 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~88" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~88 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~87" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~87 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~86" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~86 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~85" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~85 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~84" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~84 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~82" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~82 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~81" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~81 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~80" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~80 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~79" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~79 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~78" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~78 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~134" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~134" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~77" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~77 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~76" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~76 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~75" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~75 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~74" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~74 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~73" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~73 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~72" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~72 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~71" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~71 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~70" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~70 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~69" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~69 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~68" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~68 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~67" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~67 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~66" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~66 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~65" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~65 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~64" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~64 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~63" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~63 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~62" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~62 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~61" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~61 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~134" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~134 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~14" instance="RAMB36E1[2]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 
	top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 open open open open open open </port>
			<port name="s0_DIADI">top^MULTI_PORT_MUX~1660^MUX_2~2626 top^MULTI_PORT_MUX~1660^MUX_2~2625 top^MULTI_PORT_MUX~1660^MUX_2~2624 top^MULTI_PORT_MUX~1660^MUX_2~2623 top^MULTI_PORT_MUX~1660^MUX_2~2622 top^MULTI_PORT_MUX~1660^MUX_2~2621 top^MULTI_PORT_MUX~1660^MUX_2~2620 top^MULTI_PORT_MUX~1660^MUX_2~2619 top^MULTI_PORT_MUX~1660^MUX_2~2618 top^MULTI_PORT_MUX~1660^MUX_2~2617 top^MULTI_PORT_MUX~1660^MUX_2~2616 top^MULTI_PORT_MUX~1660^MUX_2~2615 top^MULTI_PORT_MUX~1660^MUX_2~2614 top^MULTI_PORT_MUX~1660^MUX_2~2613 top^MULTI_PORT_MUX~1660^MUX_2~2612 top^MULTI_PORT_MUX~1660^MUX_2~2611 </port>
			<port name="s0_DIPADIP">top^MULTI_PORT_MUX~1660^MUX_2~2610 
	top^MULTI_PORT_MUX~1660^MUX_2~2609 </port>
			<port name="s0_WEA">top^LOGICAL_OR~2307^LOGICAL_OR~4369 open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 open open open open open open </port>
			<port name="s1_DIADI">top^MULTI_PORT_MUX~1660^MUX_2~2608 top^MULTI_PORT_MUX~1660^MUX_2~2607 top^MULTI_PORT_MUX~1660^MUX_2~2606 top^MULTI_PORT_MUX~1660^MUX_2~2605 top^MULTI_PORT_MUX~1660^MUX_2~2604 
	top^MULTI_PORT_MUX~1660^MUX_2~2603 top^MULTI_PORT_MUX~1660^MUX_2~2602 top^MULTI_PORT_MUX~1660^MUX_2~2601 top^MULTI_PORT_MUX~1660^MUX_2~2600 top^MULTI_PORT_MUX~1660^MUX_2~2599 top^MULTI_PORT_MUX~1660^MUX_2~2598 top^MULTI_PORT_MUX~1660^MUX_2~2597 top^MULTI_PORT_MUX~1660^MUX_2~2596 top^MULTI_PORT_MUX~1660^MUX_2~2595 top^MULTI_PORT_MUX~1660^MUX_2~2594 top^MULTI_PORT_MUX~1660^MUX_2~2593 </port>
			<port name="s1_DIPADIP">top^MULTI_PORT_MUX~1660^MUX_2~2592 top^MULTI_PORT_MUX~1660^MUX_2~2508 </port>
			<port name="s1_WEA">top^LOGICAL_OR~2307^LOGICAL_OR~4369 open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~115" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~115" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~132" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~132 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~131" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~131 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~130" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~130 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~129" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~129 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~128" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~128 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~127" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~127 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~126" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~126 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~125" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~125 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~124" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~124 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~123" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~123 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~122" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~122 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~121" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~121 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~120" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~120 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~119" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~119 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~118" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~118 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~117" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~117 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~116" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~116 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~115" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~115 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~14" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~14" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~114" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~114 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~113" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~113 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~112" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~112 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~111" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~111 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~110" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~110 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~109" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~109 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~108" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~108 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~107" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~107 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~106" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~106 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~105" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~105 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~104" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~104 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~103" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~103 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~102" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~102 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~101" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~101 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~100" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~100 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~99" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~99 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~98" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~98 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~14" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~14 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~2" instance="RAMB36E1[3]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 
	top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 open open open open open open </port>
			<port name="s0_DIADI">top^MULTI_PORT_MUX~1660^MUX_2~2503 top^MULTI_PORT_MUX~1660^MUX_2~2504 top^MULTI_PORT_MUX~1660^MUX_2~2505 top^MULTI_PORT_MUX~1660^MUX_2~2506 top^MULTI_PORT_MUX~1660^MUX_2~2507 top^MULTI_PORT_MUX~1660^MUX_2~2509 top^MULTI_PORT_MUX~1660^MUX_2~2510 top^MULTI_PORT_MUX~1660^MUX_2~2511 top^MULTI_PORT_MUX~1660^MUX_2~2512 top^MULTI_PORT_MUX~1660^MUX_2~2513 top^MULTI_PORT_MUX~1660^MUX_2~2514 top^MULTI_PORT_MUX~1660^MUX_2~2515 top^MULTI_PORT_MUX~1660^MUX_2~2516 top^MULTI_PORT_MUX~1660^MUX_2~2517 top^MULTI_PORT_MUX~1660^MUX_2~2518 top^MULTI_PORT_MUX~1660^MUX_2~2519 </port>
			<port name="s0_DIPADIP">top^MULTI_PORT_MUX~1660^MUX_2~2591 
	top^MULTI_PORT_MUX~1660^MUX_2~2627 </port>
			<port name="s0_WEA">top^LOGICAL_OR~2307^LOGICAL_OR~4369 open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 open open open open open open </port>
			<port name="s1_DIADI">top^MULTI_PORT_MUX~1660^MUX_2~2645 top^MULTI_PORT_MUX~1660^MUX_2~2644 top^MULTI_PORT_MUX~1660^MUX_2~2643 top^MULTI_PORT_MUX~1660^MUX_2~2642 top^MULTI_PORT_MUX~1660^MUX_2~2641 
	top^MULTI_PORT_MUX~1660^MUX_2~2640 top^MULTI_PORT_MUX~1660^MUX_2~2639 top^MULTI_PORT_MUX~1660^MUX_2~2638 top^MULTI_PORT_MUX~1660^MUX_2~2637 top^MULTI_PORT_MUX~1660^MUX_2~2636 top^MULTI_PORT_MUX~1660^MUX_2~2635 top^MULTI_PORT_MUX~1660^MUX_2~2634 top^MULTI_PORT_MUX~1660^MUX_2~2633 top^MULTI_PORT_MUX~1660^MUX_2~2632 top^MULTI_PORT_MUX~1660^MUX_2~2631 top^MULTI_PORT_MUX~1660^MUX_2~2630 </port>
			<port name="s1_DIPADIP">top^MULTI_PORT_MUX~1660^MUX_2~2629 top^MULTI_PORT_MUX~1660^MUX_2~2496 </port>
			<port name="s1_WEA">top^LOGICAL_OR~2307^LOGICAL_OR~4369 open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~133" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~133" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~9" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~9 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~10" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~10 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~11" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~11 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~12" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~12 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~13" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~13 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~15" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~15 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~16" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~16 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~17" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~17 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~18" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~18 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~19" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~19 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~20" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~20 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~21" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~21 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~22" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~22 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~23" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~23 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~24" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~24 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~25" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~25 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~97" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~97 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~133" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~133 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~2" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~2" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~151" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~151 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~150" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~150 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~149" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~149 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~148" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~148 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~147" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~147 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~146" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~146 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~145" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~145 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~144" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~144 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~143" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~143 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~142" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~142 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~141" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~141 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~140" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~140 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~139" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~139 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~138" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~138 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~137" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~137 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~136" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~136 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~135" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~135 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~2" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~2 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~0" instance="RAMB36E1[4]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 
	top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 open open open open open open </port>
			<port name="s0_DIADI">top^iport0_put~35 top^iport0_put~34 top^iport0_put~33 top^iport0_put~32 top^iport0_put~31 top^iport0_put~30 top^iport0_put~29 top^iport0_put~28 top^iport0_put~27 top^iport0_put~26 top^iport0_put~25 top^iport0_put~24 top^iport0_put~23 top^iport0_put~22 top^iport0_put~21 top^iport0_put~20 </port>
			<port name="s0_DIPADIP">top^iport0_put~19 top^iport0_put~3 </port>
			<port name="s0_WEA">top^EN_iport0_put open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open 
	top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 open open open open open open </port>
			<port name="s1_DIADI">open open open open open open open open open top^MULTI_PORT_MUX~1660^MUX_2~2646 top^MULTI_PORT_MUX~1660^MUX_2~2495 top^MULTI_PORT_MUX~1660^MUX_2~2497 top^MULTI_PORT_MUX~1660^MUX_2~2498 top^MULTI_PORT_MUX~1660^MUX_2~2499 top^MULTI_PORT_MUX~1660^MUX_2~2500 top^MULTI_PORT_MUX~1660^MUX_2~2501 </port>
			<port name="s1_DIPADIP">top^MULTI_PORT_MUX~1660^MUX_2~2502 top^MULTI_PORT_MUX~1660^MUX_2~2494 </port>
			<port name="s1_WEA">top^LOGICAL_OR~2307^LOGICAL_OR~4369 open open open </port>
			<port name="s1_DIBDI">open open open open open open open open open gnd gnd gnd gnd gnd gnd 
	gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">open open open open open open open open open 
			RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~3" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~3" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~35" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~35 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~34" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~34 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~33" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~33 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~32" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~32 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~31" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~31 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~30" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~30 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~29" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~29 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~28" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~28 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~27" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~27 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~26" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~26 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~25" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~25 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~24" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~24 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~23" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~23 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~22" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~22 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~21" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~21 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~20" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~20 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~19" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~19 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~3" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~3 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~0" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">open open open open open open open open open RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">open open open open open open open open open RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">
				RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">open open open open open open open open open RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~0" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">open open open open open open open open open RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">open open open open open open open open open RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">open open open open open open open open open memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="open" instance="memory_slice[0]"/>
				<block name="open" instance="memory_slice[1]"/>
				<block name="open" instance="memory_slice[2]"/>
				<block name="open" instance="memory_slice[3]"/>
				<block name="open" instance="memory_slice[4]"/>
				<block name="open" instance="memory_slice[5]"/>
				<block name="open" instance="memory_slice[6]"/>
				<block name="open" instance="memory_slice[7]"/>
				<block name="open" instance="memory_slice[8]"/>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~152" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~152 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~1" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~1 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~3" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~3 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~4" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~4 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~5" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~5 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~6" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~6 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~7" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~7 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~8" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~8 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~0" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~0 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2523" instance="SLICEL[5]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~32 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~32 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~33 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~33 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~30 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~30 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~31 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~31 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~27 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~27 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~28 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~28 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open 
	top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~29 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~29 top^FF_NODE~2324 top^RST_N n2056 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">ble6[0].AMUX[0]->AMUX  </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">ble6[1].AMUX[0]->BMUX  </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">ble6[2].AMUX[0]->CMUX  </port>
			<port name="D">open </port>
			<port name="DQ">ble6[3].AQ[0]->DQ  </port>
			<port name="DMUX">ble6[3].AMUX[0]->DMUX  </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2526" instance="ble6[0]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">LUT5[1].out[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2527" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  open open ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2527" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  open open LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2527 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2526" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2526" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2526 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2524" instance="ble6[1]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">LUT5[1].out[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2525" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  open open ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2525" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  open open LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2525 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2524" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2524" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2524 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2521" instance="ble6[2]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">LUT5[1].out[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2522" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  open open ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2522" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  open open LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2522 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2521" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2521" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2521 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2523" instance="ble6[3]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">LUT5[1].out[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1722" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">open open ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1722" instance="lut[0]">
					<inputs>
						<port name="in">open open LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1722 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2523" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2523" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2523 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top^FF_NODE~2324" instance="FF[0]">
				<inputs>
					<port name="D">LUT5[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~2324 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2635" instance="SLICEL[6]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~36 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~36 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~35 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~35 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~34 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~34 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~141 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~141 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2530" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2530" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2530" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2530 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2529" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2529" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2529" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2529 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2528" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2528" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2528" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2528 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2635" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2635" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2635" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2635 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2638" instance="SLICEL[7]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~39 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~39 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~38 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~38 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~37 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~37 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~144 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~144 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2533" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2533" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2533" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2533 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2532" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2532" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2532" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2532 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2531" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2531" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2531" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2531 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2638" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2638" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2638" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2638 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2591" instance="SLICEL[8]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~42 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~42 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~41 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~41 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~40 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~40 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~97 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~97 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2536" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2536" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2536" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2536 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2535" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2535" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2535" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2535 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2534" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2534" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2534" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2534 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2591" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2591" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2591" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2591 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2509" instance="SLICEL[9]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~46 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~46 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~45 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~45 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~44 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~44 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~15 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~15 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2540" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2540" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2540" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2540 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2539" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2539" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2539" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2539 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2538" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2538" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2538" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2538 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2509" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2509" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2509" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2509 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2575" instance="SLICEL[10]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~49 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~49 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~48 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~48 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~47 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~47 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~81 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~81 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2543" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2543" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2543" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2543 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2542" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2542" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2542" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2542 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2541" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2541" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2541" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2541 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2575" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2575" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2575" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2575 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2579" instance="SLICEL[11]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~52 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~52 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~51 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~51 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~50 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~50 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~85 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~85 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2546" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2546" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2546" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2546 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2545" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2545" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2545" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2545 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2544" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2544" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2544" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2544 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2579" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2579" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2579" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2579 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2497" instance="SLICEL[12]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~56 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~56 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~55 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~55 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~54 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~54 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~3 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~3 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2550" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2550" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2550" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2550 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2549" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2549" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2549" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2549 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2548" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2548" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2548" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2548 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2497" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2497" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2497" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2497 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2499" instance="SLICEL[13]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~60 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~60 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~59 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~59 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~58 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~58 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~5 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~5 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2554" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2554" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2554" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2554 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2553" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2553" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2553" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2553 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2552" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2552" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2552" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2552 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2499" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2499" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2499" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2499 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2502" instance="SLICEL[14]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~64 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~64 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~63 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~63 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~62 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~62 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~8 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~8 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2558" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2558" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2558" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2558 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2557" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2557" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2557" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2557 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2556" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2556" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2556" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2556 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2502" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2502" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2502" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2502 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2512" instance="SLICEL[15]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~68 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~68 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~67 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~67 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~66 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~66 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~18 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~18 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2562" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2562" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2562" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2562 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2561" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2561" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2561" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2561 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2560" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2560" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2560" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2560 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2512" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2512" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2512" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2512 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2614" instance="SLICEL[16]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~71 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~71 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~70 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~70 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~69 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~69 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~120 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~120 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2565" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2565" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2565" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2565 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2564" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2564" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2564" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2564 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2563" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2563" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2563" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2563 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2614" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2614" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2614" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2614 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2646" instance="SLICEL[17]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~75 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~75 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~74 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~74 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~73 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~73 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~152 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~152 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2569" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2569" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2569" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2569 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2568" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2568" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2568" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2568 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2567" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2567" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2567" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2567 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2646" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2646" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2646" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2646 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2507" instance="SLICEL[18]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~79 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~79 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~78 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~78 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~77 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~77 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~13 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~13 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2573" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2573" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2573" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2573 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2572" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2572" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2572" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2572 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2571" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2571" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2571" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2571 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2507" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2507" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2507" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2507 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2580" instance="SLICEL[19]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~83 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~83 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~82 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~82 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~80 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~80 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~86 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~86 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2577" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2577" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2577" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2577 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2576" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2576" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2576" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2576 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2574" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2574" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2574" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2574 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2580" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2580" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2580" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2580 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2588" instance="SLICEL[20]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~88 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~88 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~87 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~87 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~84 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~84 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~94 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~94 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2582" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2582" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2582" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2582 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2581" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2581" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2581" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2581 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2578" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2578" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2578" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2578 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2588" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2588" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2588" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2588 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2592" instance="SLICEL[21]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~91 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~91 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~90 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~90 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~89 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~89 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~98 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~98 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2585" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2585" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2585" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2585 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2584" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2584" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2584" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2584 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2583" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2583" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2583" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2583 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2592" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2592" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2592" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2592 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2520" instance="SLICEL[22]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~96 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~96 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~95 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~95 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~93 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~93 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~26 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~26 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2590" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2590" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2590" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2590 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2589" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2589" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2589" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2589 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2587" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2587" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2587" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2587 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2520" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2520" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2520" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2520 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2508" instance="SLICEL[23]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~102 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~102 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~101 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~101 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~100 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~100 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~14 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~14 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2596" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2596" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2596" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2596 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2595" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2595" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2595" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2595 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2594" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2594" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2594" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2594 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2508" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2508" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2508" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2508 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2551" instance="SLICEL[24]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~106 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~106 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~105 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~105 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~104 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~104 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~57 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~57 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2600" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2600" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2600" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2600 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2599" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2599" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2599" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2599 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2598" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2598" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2598" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2598 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2551" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2551" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2551" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2551 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2612" instance="SLICEL[25]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~109 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~109 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~108 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~108 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~107 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~107 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~118 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~118 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2603" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2603" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2603" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2603 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2602" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2602" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2602" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2602 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2601" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2601" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2601" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2601 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2612" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2612" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2612" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2612 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2566" instance="SLICEL[26]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~113 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~113 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~112 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~112 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~111 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~111 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~72 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~72 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2607" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2607" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2607" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2607 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2606" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2606" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2606" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2606 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2605" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2605" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2605" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2605 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2566" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2566" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2566" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2566 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2611" instance="SLICEL[27]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~116 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~116 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~115 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~115 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~114 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~114 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~117 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~117 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2610" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2610" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2610" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2610 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2609" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2609" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2609" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2609 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2608" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2608" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2608" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2608 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2611" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2611" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2611" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2611 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2615" instance="SLICEL[28]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~123 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~123 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~122 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~122 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~119 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~119 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~121 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~121 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2617" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2617" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2617" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2617 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2616" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2616" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2616" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2616 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2613" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2613" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2613" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2613 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2615" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2615" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2615" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2615 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2622" instance="SLICEL[29]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~126 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~126 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~125 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~125 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~124 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~124 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~128 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~128 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2620" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2620" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2620" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2620 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2619" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2619" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2619" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2619 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2618" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2618" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2618" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2618 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2622" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2622" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2622" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2622 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2623" instance="SLICEL[30]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~131 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~131 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~130 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~130 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~127 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~127 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~129 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~129 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2625" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2625" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2625" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2625 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2624" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2624" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2624" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2624 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2621" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2621" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2621" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2621 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2623" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2623" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2623" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2623 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2627" instance="SLICEL[31]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~135 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~135 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~134 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~134 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~132 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~132 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~133 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~133 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2629" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2629" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2629" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2629 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2628" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2628" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2628" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2628 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2626" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2626" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2626" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2626 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2627" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2627" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2627" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2627 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2639" instance="SLICEL[32]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~138 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~138 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~137 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~137 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~136 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~136 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~145 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~145 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2632" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2632" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2632" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2632 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2631" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2631" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2631" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2631 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2630" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2630" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2630" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2630 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2639" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2639" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2639" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2639 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2643" instance="SLICEL[33]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~142 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~142 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~140 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~140 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~139 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~139 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~149 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~149 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2636" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2636" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2636" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2636 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2634" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2634" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2634" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2634 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2633" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2633" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2633" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2633 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2643" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2643" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2643" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2643 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2514" instance="SLICEL[34]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~148 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~148 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~147 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~147 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~146 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~146 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~20 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~20 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2642" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2642" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2642" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2642 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2641" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2641" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2641" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2641 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2640" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2640" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2640" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2640 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2514" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2514" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2514" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2514 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2586" instance="SLICEL[35]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~143 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~143 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~150 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~150 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~151 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~151 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~92 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~92 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2637" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2637" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2637" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2637 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2644" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2644" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2644" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2644 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2645" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2645" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2645" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2645 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2586" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2586" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2586" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2586 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2501" instance="SLICEL[36]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~99 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~99 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~103 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~103 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~110 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~110 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~7 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~7 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2593" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2593" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2593" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2593 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2597" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2597" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2597" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2597 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2604" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2604" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2604" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2604 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2501" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2501" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2501" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2501 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2547" instance="SLICEL[37]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~61 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~61 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~65 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~65 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~76 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~76 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~53 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~53 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2555" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2555" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2555" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2555 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2559" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2559" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2559" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2559 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2570" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2570" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2570" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2570 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2547" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2547" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2547" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2547 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2505" instance="SLICEL[38]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~24 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~24 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~25 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~25 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~43 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~43 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~11 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~11 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2518" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2518" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2518" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2518 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2519" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2519" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2519" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2519 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2537" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2537" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2537" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2537 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2505" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2505" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2505" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2505 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2504" instance="SLICEL[39]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~21 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~21 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~22 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~22 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~23 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~23 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~10 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~10 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2515" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2515" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2515" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2515 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2516" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2516" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2516" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2516 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2517" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2517" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2517" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2517 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2504" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2504" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2504" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2504 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2511" instance="SLICEL[40]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~12 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~12 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~16 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~16 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~19 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~19 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~17 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~17 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2506" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2506" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2506" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2506 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2510" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2510" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2510" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2510 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2513" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2513" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2513" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2513 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2511" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2511" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2511" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2511 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2495" instance="SLICEL[41]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~4 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~4 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~6 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~6 open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~9 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~9 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~1 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~1 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2498" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2498" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2498" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2498 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2500" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2500" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2500" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2500 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2503" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2503" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2503" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2503 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2495" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2495" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2495" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2495 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^MULTI_PORT_MUX~1660^MUX_2~2494" instance="SLICEL[42]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">top^FF_NODE~2323 top^FF_NODE~2325 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~151 top^RST_N n2215 n2228 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 top^FF_NODE~2323 top^FF_NODE~2325 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2324 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~2 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~2 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~0 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~0 top^FF_NODE~2324 open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">open </port>
			<port name="AQ">ble6[0].AQ[0]->AQ  </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n1727" instance="ble6[0]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.A6-1[0]->A6-1  SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1727" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1727" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1727 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top^FF_NODE~2323" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~2323 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2261" instance="ble6[1]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.B6-1[0]->B6-1  SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2261" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2261" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2261 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2496" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2496" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2496" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2496 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^MULTI_PORT_MUX~1660^MUX_2~2494" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^MULTI_PORT_MUX~1660^MUX_2~2494" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^MULTI_PORT_MUX~1660^MUX_2~2494" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">top^MULTI_PORT_MUX~1660^MUX_2~2494 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~76" instance="RAMB36E1[43]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 
	top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 open open open open open open </port>
			<port name="s0_DIADI">top^iport1_put~60 top^iport1_put~59 top^iport1_put~58 top^iport1_put~57 top^iport1_put~56 top^iport1_put~55 top^iport1_put~54 top^iport1_put~53 top^iport1_put~52 top^iport1_put~51 top^iport1_put~50 top^iport1_put~49 top^iport1_put~48 top^iport1_put~47 top^iport1_put~46 top^iport1_put~45 </port>
			<port name="s0_DIPADIP">top^iport1_put~44 top^iport1_put~43 </port>
			<port name="s0_WEA">top^EN_iport1_put open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open 
	top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 open open open open open open </port>
			<port name="s1_DIADI">top^iport1_put~42 top^iport1_put~41 top^iport1_put~40 top^iport1_put~39 top^iport1_put~38 top^iport1_put~37 top^iport1_put~36 top^iport1_put~35 top^iport1_put~34 top^iport1_put~33 top^iport1_put~32 top^iport1_put~31 top^iport1_put~30 top^iport1_put~29 top^iport1_put~28 top^iport1_put~27 </port>
			<port name="s1_DIPADIP">top^iport1_put~26 top^iport1_put~76 </port>
			<port name="s1_WEA">top^EN_iport1_put open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open 
	open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~43" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~43" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~60" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~60 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~59" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~59 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~58" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~58 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~57" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~57 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~56" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~56 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~55" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~55 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~54" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~54 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~53" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~53 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~52" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~52 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~51" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~51 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~50" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~50 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~49" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~49 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~48" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~48 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~47" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~47 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~46" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~46 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~45" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~45 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~44" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~44 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~43" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~43 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~76" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~76" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~42" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~42 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~41" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~41 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~40" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~40 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~39" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~39 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~38" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~38 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~37" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~37 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~36" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~36 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~35" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~35 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~34" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~34 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~33" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~33 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~32" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~32 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~31" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~31 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~30" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~30 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~29" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~29 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~28" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~28 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~27" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~27 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~26" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~26 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~76" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~76 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~75" instance="RAMB36E1[44]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 
	top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 open open open open open open </port>
			<port name="s0_DIADI">top^iport1_put~97 top^iport1_put~96 top^iport1_put~95 top^iport1_put~94 top^iport1_put~93 top^iport1_put~92 top^iport1_put~91 top^iport1_put~90 top^iport1_put~89 top^iport1_put~88 top^iport1_put~87 top^iport1_put~86 top^iport1_put~85 top^iport1_put~84 top^iport1_put~83 top^iport1_put~82 </port>
			<port name="s0_DIPADIP">top^iport1_put~81 top^iport1_put~80 </port>
			<port name="s0_WEA">top^EN_iport1_put open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open 
	top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 open open open open open open </port>
			<port name="s1_DIADI">top^iport1_put~79 top^iport1_put~78 top^iport1_put~77 top^iport1_put~74 top^iport1_put~73 top^iport1_put~72 top^iport1_put~71 top^iport1_put~70 top^iport1_put~69 top^iport1_put~68 top^iport1_put~67 top^iport1_put~66 top^iport1_put~65 top^iport1_put~64 top^iport1_put~63 top^iport1_put~62 </port>
			<port name="s1_DIPADIP">top^iport1_put~61 top^iport1_put~75 </port>
			<port name="s1_WEA">top^EN_iport1_put open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open 
	open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~80" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~80" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~97" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~97 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~96" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~96 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~95" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~95 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~94" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~94 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~93" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~93 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~92" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~92 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~91" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~91 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~90" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~90 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~89" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~89 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~88" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~88 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~87" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~87 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~86" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~86 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~85" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~85 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~84" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~84 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~83" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~83 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~82" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~82 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~81" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~81 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~80" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~80 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~75" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~75" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~79" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~79 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~78" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~78 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~77" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~77 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~74" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~74 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~73" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~73 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~72" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~72 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~71" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~71 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~70" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~70 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~69" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~69 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~68" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~68 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~67" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~67 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~66" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~66 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~65" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~65 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~64" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~64 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~63" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~63 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~62" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~62 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~61" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~61 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~75" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~75 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~141" instance="RAMB36E1[45]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 
	top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 open open open open open open </port>
			<port name="s0_DIADI">top^iport1_put~132 top^iport1_put~131 top^iport1_put~130 top^iport1_put~129 top^iport1_put~128 top^iport1_put~127 top^iport1_put~126 top^iport1_put~125 top^iport1_put~124 top^iport1_put~123 top^iport1_put~122 top^iport1_put~121 top^iport1_put~120 top^iport1_put~119 top^iport1_put~118 top^iport1_put~117 </port>
			<port name="s0_DIPADIP">top^iport1_put~116 top^iport1_put~115 </port>
			<port name="s0_WEA">top^EN_iport1_put open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open 
	top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 open open open open open open </port>
			<port name="s1_DIADI">top^iport1_put~114 top^iport1_put~113 top^iport1_put~112 top^iport1_put~111 top^iport1_put~110 top^iport1_put~109 top^iport1_put~108 top^iport1_put~107 top^iport1_put~106 top^iport1_put~105 top^iport1_put~104 top^iport1_put~103 top^iport1_put~102 top^iport1_put~101 top^iport1_put~100 top^iport1_put~99 </port>
			<port name="s1_DIPADIP">top^iport1_put~98 top^iport1_put~141 </port>
			<port name="s1_WEA">top^EN_iport1_put open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open 
	open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~115" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~115" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~132" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~132 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~131" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~131 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~130" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~130 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~129" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~129 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~128" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~128 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~127" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~127 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~126" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~126 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~125" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~125 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~124" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~124 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~123" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~123 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~122" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~122 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~121" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~121 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~120" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~120 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~119" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~119 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~118" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~118 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~117" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~117 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~116" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~116 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~115" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~115 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~141" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~141" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~114" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~114 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~113" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~113 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~112" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~112 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~111" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~111 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~110" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~110 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~109" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~109 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~108" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~108 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~107" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~107 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~106" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~106 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~105" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~105 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~104" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~104 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~103" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~103 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~102" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~102 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~101" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~101 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~100" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~100 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~99" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~99 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~98" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~98 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~141" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~141 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~139" instance="RAMB36E1[46]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 
	top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 open open open open open open </port>
			<port name="s0_DIADI">top^iport1_put~8 top^iport1_put~9 top^iport1_put~10 top^iport1_put~11 top^iport1_put~12 top^iport1_put~13 top^iport1_put~14 top^iport1_put~15 top^iport1_put~16 top^iport1_put~17 top^iport1_put~18 top^iport1_put~19 top^iport1_put~20 top^iport1_put~21 top^iport1_put~22 top^iport1_put~23 </port>
			<port name="s0_DIPADIP">top^iport1_put~24 top^iport1_put~25 </port>
			<port name="s0_WEA">top^EN_iport1_put open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open 
	top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 open open open open open open </port>
			<port name="s1_DIADI">top^iport1_put~151 top^iport1_put~150 top^iport1_put~149 top^iport1_put~148 top^iport1_put~147 top^iport1_put~146 top^iport1_put~145 top^iport1_put~144 top^iport1_put~143 top^iport1_put~142 top^iport1_put~140 top^iport1_put~138 top^iport1_put~137 top^iport1_put~136 top^iport1_put~135 top^iport1_put~134 </port>
			<port name="s1_DIPADIP">top^iport1_put~133 top^iport1_put~139 </port>
			<port name="s1_WEA">top^EN_iport1_put open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open 
	open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~25" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~25" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~8" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~8 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~9" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~9 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~10" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~10 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~11" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~11 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~12" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~12 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~13" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~13 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~14" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~14 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~15" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~15 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~16" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~16 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~17" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~17 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~18" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~18 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~19" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~19 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~20" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~20 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~21" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~21 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~22" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~22 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~23" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~23 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~24" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~24 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~25" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~25 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~139" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~139" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~151" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~151 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~150" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~150 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~149" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~149 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~148" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~148 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~147" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~147 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~146" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~146 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~145" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~145 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~144" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~144 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~143" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~143 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~142" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~142 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~140" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~140 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~138" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~138 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~137" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~137 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~136" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~136 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~135" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~135 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~134" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~134 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~133" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~133 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~139" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~139 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~152" instance="RAMB36E1[47]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 
	top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 open open open open open open </port>
			<port name="s0_DIADI">top^iport0_put~79 top^iport0_put~78 top^iport0_put~77 top^iport0_put~76 top^iport0_put~75 top^iport0_put~74 top^iport0_put~73 top^iport0_put~72 top^iport0_put~71 top^iport0_put~70 top^iport0_put~69 top^iport0_put~68 top^iport0_put~67 top^iport0_put~66 top^iport0_put~65 top^iport0_put~64 </port>
			<port name="s0_DIPADIP">top^iport0_put~63 top^iport0_put~62 </port>
			<port name="s0_WEA">top^EN_iport0_put open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open 
	top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 open open open open open open </port>
			<port name="s1_DIADI">top^iport0_put~61 top^iport0_put~60 top^iport0_put~59 top^iport0_put~58 top^iport0_put~57 top^iport0_put~56 top^iport0_put~55 top^iport0_put~54 top^iport0_put~53 top^iport0_put~52 top^iport0_put~51 top^iport0_put~50 top^iport0_put~49 top^iport0_put~48 top^iport0_put~47 top^iport0_put~46 </port>
			<port name="s1_DIPADIP">top^iport0_put~45 top^iport0_put~152 </port>
			<port name="s1_WEA">top^EN_iport0_put open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">
	open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~62" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~62" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~79" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~79 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~78" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~78 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~77" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~77 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~76" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~76 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~75" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~75 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~74" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~74 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~73" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~73 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~72" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~72 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~71" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~71 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~70" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~70 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~69" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~69 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~68" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~68 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~67" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~67 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~66" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~66 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~65" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~65 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~64" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~64 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~63" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~63 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~62" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~62 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~152" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~152" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~61" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~61 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~60" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~60 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~59" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~59 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~58" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~58 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~57" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~57 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~56" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~56 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~55" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~55 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~54" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~54 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~53" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~53 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~52" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~52 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~51" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~51 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~50" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~50 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~49" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~49 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~48" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~48 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~47" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~47 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~46" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~46 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~45" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~45 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~152" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~152 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~147" instance="RAMB36E1[48]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 
	top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 open open open open open open </port>
			<port name="s0_DIADI">top^iport0_put~114 top^iport0_put~113 top^iport0_put~112 top^iport0_put~111 top^iport0_put~110 top^iport0_put~109 top^iport0_put~108 top^iport0_put~107 top^iport0_put~106 top^iport0_put~105 top^iport0_put~104 top^iport0_put~103 top^iport0_put~102 top^iport0_put~101 top^iport0_put~100 top^iport0_put~99 </port>
			<port name="s0_DIPADIP">top^iport0_put~98 top^iport0_put~97 </port>
			<port name="s0_WEA">top^EN_iport0_put open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open 
	top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 open open open open open open </port>
			<port name="s1_DIADI">top^iport0_put~96 top^iport0_put~95 top^iport0_put~94 top^iport0_put~93 top^iport0_put~92 top^iport0_put~91 top^iport0_put~90 top^iport0_put~89 top^iport0_put~88 top^iport0_put~87 top^iport0_put~86 top^iport0_put~85 top^iport0_put~84 top^iport0_put~83 top^iport0_put~82 top^iport0_put~81 </port>
			<port name="s1_DIPADIP">top^iport0_put~80 top^iport0_put~147 </port>
			<port name="s1_WEA">top^EN_iport0_put open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">
	open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~97" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~97" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~114" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~114 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~113" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~113 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~112" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~112 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~111" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~111 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~110" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~110 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~109" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~109 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~108" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~108 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~107" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~107 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~106" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~106 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~105" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~105 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~104" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~104 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~103" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~103 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~102" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~102 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~101" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~101 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~100" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~100 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~99" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~99 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~98" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~98 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~97" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~97 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~147" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~147" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~96" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~96 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~95" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~95 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~94" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~94 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~93" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~93 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~92" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~92 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~91" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~91 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~90" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~90 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~89" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~89 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~88" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~88 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~87" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~87 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~86" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~86 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~85" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~85 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~84" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~84 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~83" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~83 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~82" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~82 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~81" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~81 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~80" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~80 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~147" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~147 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~3" instance="RAMB36E1[49]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 
	top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 open open open open open open </port>
			<port name="s0_DIADI">top^iport0_put~124 top^iport0_put~123 top^iport0_put~122 top^iport0_put~121 top^iport0_put~120 top^iport0_put~119 top^iport0_put~118 top^iport0_put~117 top^iport0_put~116 top^iport0_put~115 top^iport0_put~44 top^iport0_put~43 top^iport0_put~42 top^iport0_put~41 top^iport0_put~40 top^iport0_put~39 </port>
			<port name="s0_DIPADIP">top^iport0_put~38 top^iport0_put~5 </port>
			<port name="s0_WEA">top^EN_iport0_put open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open 
	top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 open open open open open open </port>
			<port name="s1_DIADI">open open open open open open open open open top^iport1_put~152 top^iport1_put~0 top^iport1_put~1 top^iport1_put~2 top^iport1_put~4 top^iport1_put~5 top^iport1_put~6 </port>
			<port name="s1_DIPADIP">top^iport1_put~7 top^iport1_put~3 </port>
			<port name="s1_WEA">top^EN_iport1_put open open open </port>
			<port name="s1_DIBDI">open open open open open open open open open gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">open open open open open open open open open 
			RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~5" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~5" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~124" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~124 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~123" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~123 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~122" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~122 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~121" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~121 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~120" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~120 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~119" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~119 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~118" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~118 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~117" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~117 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~116" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~116 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~115" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~115 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~44" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~44 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~43" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~43 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~42" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~42 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~41" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~41 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~40" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~40 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~39" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~39 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~38" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~38 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~5" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~5 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~3" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">open open open open open open open open open RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">open open open open open open open open open RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">
				RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">open open open open open open open open open RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~3" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">open open open open open open open open open RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">open open open open open open open open open RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">open open open open open open open open open memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="open" instance="memory_slice[0]"/>
				<block name="open" instance="memory_slice[1]"/>
				<block name="open" instance="memory_slice[2]"/>
				<block name="open" instance="memory_slice[3]"/>
				<block name="open" instance="memory_slice[4]"/>
				<block name="open" instance="memory_slice[5]"/>
				<block name="open" instance="memory_slice[6]"/>
				<block name="open" instance="memory_slice[7]"/>
				<block name="open" instance="memory_slice[8]"/>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~152" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~152 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~0" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~0 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~1" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~1 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~2" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~2 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~4" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~4 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~5" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~5 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~6" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~6 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~7" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~7 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~3" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~3 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~137" instance="RAMB36E1[50]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 
	top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 open open open open open open </port>
			<port name="s0_DIADI">top^iport0_put~11 top^iport0_put~12 top^iport0_put~13 top^iport0_put~14 top^iport0_put~15 top^iport0_put~16 top^iport0_put~17 top^iport0_put~18 top^iport0_put~36 top^iport0_put~37 top^iport0_put~125 top^iport0_put~126 top^iport0_put~127 top^iport0_put~128 top^iport0_put~129 top^iport0_put~130 </port>
			<port name="s0_DIPADIP">top^iport0_put~131 top^iport0_put~132 </port>
			<port name="s0_WEA">top^EN_iport0_put open open open </port>
			<port name="s0_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s0_DIPBDIP">gnd gnd </port>
			<port name="s0_WEBWE">gnd open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open 
	top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 open open open open open open </port>
			<port name="s1_DIADI">top^iport0_put~151 top^iport0_put~150 top^iport0_put~149 top^iport0_put~148 top^iport0_put~146 top^iport0_put~145 top^iport0_put~144 top^iport0_put~143 top^iport0_put~142 top^iport0_put~141 top^iport0_put~140 top^iport0_put~139 top^iport0_put~138 top^iport0_put~136 top^iport0_put~135 top^iport0_put~134 </port>
			<port name="s1_DIPADIP">top^iport0_put~133 top^iport0_put~137 </port>
			<port name="s1_WEA">top^EN_iport0_put open open open </port>
			<port name="s1_DIBDI">gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open 
	open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">RAMB18E1[0].DOADO[0]->out1  RAMB18E1[0].DOADO[1]->out1  RAMB18E1[0].DOADO[2]->out1  RAMB18E1[0].DOADO[3]->out1  RAMB18E1[0].DOADO[4]->out1  RAMB18E1[0].DOADO[5]->out1  RAMB18E1[0].DOADO[6]->out1  RAMB18E1[0].DOADO[7]->out1  RAMB18E1[0].DOADO[8]->out1  RAMB18E1[0].DOADO[9]->out1  RAMB18E1[0].DOADO[10]->out1  RAMB18E1[0].DOADO[11]->out1  RAMB18E1[0].DOADO[12]->out1  RAMB18E1[0].DOADO[13]->out1  RAMB18E1[0].DOADO[14]->out1  RAMB18E1[0].DOADO[15]->out1  </port>
			<port name="s0_DOPADOP">RAMB18E1[0].DOPADOP[0]->out1p  RAMB18E1[0].DOPADOP[1]->out1p  </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">RAMB18E1[1].DOADO[0]->out1  
			RAMB18E1[1].DOADO[1]->out1  RAMB18E1[1].DOADO[2]->out1  RAMB18E1[1].DOADO[3]->out1  RAMB18E1[1].DOADO[4]->out1  RAMB18E1[1].DOADO[5]->out1  RAMB18E1[1].DOADO[6]->out1  RAMB18E1[1].DOADO[7]->out1  RAMB18E1[1].DOADO[8]->out1  RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~132" instance="RAMB18E1[0]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s0_ADDRARDADDR[4]->addr1  RAMB36E1.s0_ADDRARDADDR[5]->addr1  RAMB36E1.s0_ADDRARDADDR[6]->addr1  RAMB36E1.s0_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s0_ADDRBWRADDR[4]->addr2  RAMB36E1.s0_ADDRBWRADDR[5]->addr2  RAMB36E1.s0_ADDRBWRADDR[6]->addr2  RAMB36E1.s0_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s0_DIADI[0]->data1  RAMB36E1.s0_DIADI[1]->data1  RAMB36E1.s0_DIADI[2]->data1  RAMB36E1.s0_DIADI[3]->data1  RAMB36E1.s0_DIADI[4]->data1  RAMB36E1.s0_DIADI[5]->data1  RAMB36E1.s0_DIADI[6]->data1  RAMB36E1.s0_DIADI[7]->data1  RAMB36E1.s0_DIADI[8]->data1  RAMB36E1.s0_DIADI[9]->data1  RAMB36E1.s0_DIADI[10]->data1  RAMB36E1.s0_DIADI[11]->data1  RAMB36E1.s0_DIADI[12]->data1  RAMB36E1.s0_DIADI[13]->data1  RAMB36E1.s0_DIADI[14]->data1  RAMB36E1.s0_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s0_DIPADIP[0]->data1  RAMB36E1.s0_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s0_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s0_DIBDI[0]->data2  
				RAMB36E1.s0_DIBDI[1]->data2  RAMB36E1.s0_DIBDI[2]->data2  RAMB36E1.s0_DIBDI[3]->data2  RAMB36E1.s0_DIBDI[4]->data2  RAMB36E1.s0_DIBDI[5]->data2  RAMB36E1.s0_DIBDI[6]->data2  RAMB36E1.s0_DIBDI[7]->data2  RAMB36E1.s0_DIBDI[8]->data2  RAMB36E1.s0_DIBDI[9]->data2  RAMB36E1.s0_DIBDI[10]->data2  RAMB36E1.s0_DIBDI[11]->data2  RAMB36E1.s0_DIBDI[12]->data2  RAMB36E1.s0_DIBDI[13]->data2  RAMB36E1.s0_DIBDI[14]->data2  RAMB36E1.s0_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s0_DIPBDIP[0]->data2  RAMB36E1.s0_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s0_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s0_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~132" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~11" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~11 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~12" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~12 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~13" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~13 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~14" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~14 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~15" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~15 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~16" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~16 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~17" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~17 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~18" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~18 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~36" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~36 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~37" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~37 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~125" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~125 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~126" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~126 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~127" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~127 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~128" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~128 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~129" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~129 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~130" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~130 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~131" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~131 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~132" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~132 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
		<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~137" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_REGB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">RAMB36E1.s1_DIADI[0]->data1  RAMB36E1.s1_DIADI[1]->data1  RAMB36E1.s1_DIADI[2]->data1  RAMB36E1.s1_DIADI[3]->data1  RAMB36E1.s1_DIADI[4]->data1  RAMB36E1.s1_DIADI[5]->data1  RAMB36E1.s1_DIADI[6]->data1  RAMB36E1.s1_DIADI[7]->data1  RAMB36E1.s1_DIADI[8]->data1  RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">RAMB36E1.s1_DIBDI[0]->data2  
				RAMB36E1.s1_DIBDI[1]->data2  RAMB36E1.s1_DIBDI[2]->data2  RAMB36E1.s1_DIBDI[3]->data2  RAMB36E1.s1_DIBDI[4]->data2  RAMB36E1.s1_DIBDI[5]->data2  RAMB36E1.s1_DIBDI[6]->data2  RAMB36E1.s1_DIBDI[7]->data2  RAMB36E1.s1_DIBDI[8]->data2  RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">RAMB18E1_1024x18_dp[0].out1[0]->out1  RAMB18E1_1024x18_dp[0].out1[1]->out1  RAMB18E1_1024x18_dp[0].out1[2]->out1  RAMB18E1_1024x18_dp[0].out1[3]->out1  RAMB18E1_1024x18_dp[0].out1[4]->out1  RAMB18E1_1024x18_dp[0].out1[5]->out1  RAMB18E1_1024x18_dp[0].out1[6]->out1  RAMB18E1_1024x18_dp[0].out1[7]->out1  RAMB18E1_1024x18_dp[0].out1[8]->out1  RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~137" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">RAMB18E1.DIADI[0]->data1  RAMB18E1.DIADI[1]->data1  RAMB18E1.DIADI[2]->data1  RAMB18E1.DIADI[3]->data1  RAMB18E1.DIADI[4]->data1  RAMB18E1.DIADI[5]->data1  RAMB18E1.DIADI[6]->data1  RAMB18E1.DIADI[7]->data1  RAMB18E1.DIADI[8]->data1  RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">RAMB18E1.DIBDI[0]->data2  RAMB18E1.DIBDI[1]->data2  RAMB18E1.DIBDI[2]->data2  RAMB18E1.DIBDI[3]->data2  RAMB18E1.DIBDI[4]->data2  RAMB18E1.DIBDI[5]->data2  RAMB18E1.DIBDI[6]->data2  RAMB18E1.DIBDI[7]->data2  
					RAMB18E1.DIBDI[8]->data2  RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">memory_slice[0].out1[0]->direct74  memory_slice[1].out1[0]->direct74  memory_slice[2].out1[0]->direct74  memory_slice[3].out1[0]->direct74  memory_slice[4].out1[0]->direct74  memory_slice[5].out1[0]->direct74  memory_slice[6].out1[0]->direct74  memory_slice[7].out1[0]->direct74  memory_slice[8].out1[0]->direct74  memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~151" instance="memory_slice[0]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct0_0  RAMB18E1_1024x18_dp.addr1[1]->direct0_0  RAMB18E1_1024x18_dp.addr1[2]->direct0_0  RAMB18E1_1024x18_dp.addr1[3]->direct0_0  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct18_0  RAMB18E1_1024x18_dp.addr2[1]->direct18_0  RAMB18E1_1024x18_dp.addr2[2]->direct18_0  RAMB18E1_1024x18_dp.addr2[3]->direct18_0  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[0]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[0]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct38_0  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct56_0  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~151 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct76_0  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~150" instance="memory_slice[1]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct1_1  RAMB18E1_1024x18_dp.addr1[1]->direct1_1  RAMB18E1_1024x18_dp.addr1[2]->direct1_1  RAMB18E1_1024x18_dp.addr1[3]->direct1_1  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct19_1  RAMB18E1_1024x18_dp.addr2[1]->direct19_1  RAMB18E1_1024x18_dp.addr2[2]->direct19_1  RAMB18E1_1024x18_dp.addr2[3]->direct19_1  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[1]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[1]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct39_1  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct57_1  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~150 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct77_1  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~149" instance="memory_slice[2]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct2_2  RAMB18E1_1024x18_dp.addr1[1]->direct2_2  RAMB18E1_1024x18_dp.addr1[2]->direct2_2  RAMB18E1_1024x18_dp.addr1[3]->direct2_2  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct20_2  RAMB18E1_1024x18_dp.addr2[1]->direct20_2  RAMB18E1_1024x18_dp.addr2[2]->direct20_2  RAMB18E1_1024x18_dp.addr2[3]->direct20_2  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[2]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[2]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct40_2  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct58_2  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~149 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct78_2  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~148" instance="memory_slice[3]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct3_3  RAMB18E1_1024x18_dp.addr1[1]->direct3_3  RAMB18E1_1024x18_dp.addr1[2]->direct3_3  RAMB18E1_1024x18_dp.addr1[3]->direct3_3  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct21_3  RAMB18E1_1024x18_dp.addr2[1]->direct21_3  RAMB18E1_1024x18_dp.addr2[2]->direct21_3  RAMB18E1_1024x18_dp.addr2[3]->direct21_3  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[3]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[3]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct41_3  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct59_3  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~148 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct79_3  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~146" instance="memory_slice[4]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct4_4  RAMB18E1_1024x18_dp.addr1[1]->direct4_4  RAMB18E1_1024x18_dp.addr1[2]->direct4_4  RAMB18E1_1024x18_dp.addr1[3]->direct4_4  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct22_4  RAMB18E1_1024x18_dp.addr2[1]->direct22_4  RAMB18E1_1024x18_dp.addr2[2]->direct22_4  RAMB18E1_1024x18_dp.addr2[3]->direct22_4  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[4]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[4]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct42_4  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct60_4  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~146 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct80_4  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~145" instance="memory_slice[5]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct5_5  RAMB18E1_1024x18_dp.addr1[1]->direct5_5  RAMB18E1_1024x18_dp.addr1[2]->direct5_5  RAMB18E1_1024x18_dp.addr1[3]->direct5_5  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct23_5  RAMB18E1_1024x18_dp.addr2[1]->direct23_5  RAMB18E1_1024x18_dp.addr2[2]->direct23_5  RAMB18E1_1024x18_dp.addr2[3]->direct23_5  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[5]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[5]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct43_5  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct61_5  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~145 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct81_5  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~144" instance="memory_slice[6]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct6_6  RAMB18E1_1024x18_dp.addr1[1]->direct6_6  RAMB18E1_1024x18_dp.addr1[2]->direct6_6  RAMB18E1_1024x18_dp.addr1[3]->direct6_6  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct24_6  RAMB18E1_1024x18_dp.addr2[1]->direct24_6  RAMB18E1_1024x18_dp.addr2[2]->direct24_6  RAMB18E1_1024x18_dp.addr2[3]->direct24_6  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[6]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[6]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct44_6  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct62_6  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~144 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct82_6  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~143" instance="memory_slice[7]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct7_7  RAMB18E1_1024x18_dp.addr1[1]->direct7_7  RAMB18E1_1024x18_dp.addr1[2]->direct7_7  RAMB18E1_1024x18_dp.addr1[3]->direct7_7  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct25_7  RAMB18E1_1024x18_dp.addr2[1]->direct25_7  RAMB18E1_1024x18_dp.addr2[2]->direct25_7  RAMB18E1_1024x18_dp.addr2[3]->direct25_7  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[7]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[7]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct45_7  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct63_7  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~143 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct83_7  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~142" instance="memory_slice[8]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct8_8  RAMB18E1_1024x18_dp.addr1[1]->direct8_8  RAMB18E1_1024x18_dp.addr1[2]->direct8_8  RAMB18E1_1024x18_dp.addr1[3]->direct8_8  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct26_8  RAMB18E1_1024x18_dp.addr2[1]->direct26_8  RAMB18E1_1024x18_dp.addr2[2]->direct26_8  RAMB18E1_1024x18_dp.addr2[3]->direct26_8  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[8]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[8]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct46_8  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct64_8  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~142 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct84_8  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~141" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~141 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~140" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~140 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~139" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~139 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~138" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~138 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~136" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~136 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~135" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~135 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~134" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~134 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~133" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~133 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~137" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~137 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~9" instance="RAMB36E1[51]" mode="RAMB18E1x2">
		<inputs>
			<port name="ADDRARDADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRARDADDRU">open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRL">open open open open open open open open open open open open open open open open </port>
			<port name="ADDRBWRADDRU">open open open open open open open open open open open open open open open </port>
			<port name="DIADI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPADIP">open open open open </port>
			<port name="WEAL">open open open open </port>
			<port name="WEAU">open open open open </port>
			<port name="DIBDI">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DIPBDIP">open open open open </port>
			<port name="WEBWEL">open open open open open open open open </port>
			<port name="WEBWEU">open open open open open open open open </port>
			<port name="ENARDENL">open </port>
			<port name="ENARDENU">open </port>
			<port name="ENBWRENL">open </port>
			<port name="ENBWRENU">open </port>
			<port name="REGCEAREGCEL">open </port>
			<port name="REGCEAREGCEU">open </port>
			<port name="REGCEBL">open </port>
			<port name="REGCEBU">open </port>
			<port name="RSTRAMARSTRAMLRST">open </port>
			<port name="RSTRAMARSTRAMU">open </port>
			<port name="RSTRAMBL">open </port>
			<port name="RSTRAMBU">open </port>
			<port name="RSTREGARSTREGL">open </port>
			<port name="RSTREGARSTREGU">open </port>
			<port name="RSTREGBL">open </port>
			<port name="RSTREGBU">open </port>
			<port name="s0_ADDRARDADDR">open open open open open open open open open open open open open open </port>
			<port name="s0_ADDRBWRADDR">open open open open open open open open open open open open open open </port>
			<port name="s0_DIADI">
	open open open open open open open open open open open open open open open open </port>
			<port name="s0_DIPADIP">open open </port>
			<port name="s0_WEA">open open open open </port>
			<port name="s0_DIBDI">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DIPBDIP">open open </port>
			<port name="s0_WEBWE">open open open open open open open open </port>
			<port name="s0_ENARDEN">open </port>
			<port name="s0_ENBWREN">open </port>
			<port name="s0_ADDRATIEHIGH">open open </port>
			<port name="s0_ADDRBTIEHIGH">open open </port>
			<port name="s0_REGCEAREGCE">open </port>
			<port name="s0_REGCEB">open </port>
			<port name="s0_RSTRAMARSTRAM">open </port>
			<port name="s0_RSTRAMB">open </port>
			<port name="s0_RSTREGARSTREG">open </port>
			<port name="s0_RSTREGB">open </port>
			<port name="s1_ADDRARDADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 open open open open open open </port>
			<port name="s1_ADDRBWRADDR">open open open open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 open open open open open open </port>
			<port name="s1_DIADI">open open open open open open open open open top^iport0_put~0 top^iport0_put~1 top^iport0_put~2 top^iport0_put~4 top^iport0_put~6 top^iport0_put~7 
	top^iport0_put~8 </port>
			<port name="s1_DIPADIP">top^iport0_put~10 top^iport0_put~9 </port>
			<port name="s1_WEA">top^EN_iport0_put open open open </port>
			<port name="s1_DIBDI">open open open open open open open open open gnd gnd gnd gnd gnd gnd gnd </port>
			<port name="s1_DIPBDIP">gnd gnd </port>
			<port name="s1_WEBWE">gnd open open open open open open open </port>
			<port name="s1_ENARDEN">open </port>
			<port name="s1_ENBWREN">open </port>
			<port name="s1_ADDRATIEHIGH">open open </port>
			<port name="s1_ADDRBTIEHIGH">open open </port>
			<port name="s1_REGCEAREGCE">open </port>
			<port name="s1_REGCEB">open </port>
			<port name="s1_RSTRAMARSTRAM">open </port>
			<port name="s1_RSTRAMB">open </port>
			<port name="s1_RSTREGARSTREG">open </port>
			<port name="s1_RSTREGB">open </port>
		</inputs>
		<outputs>
			<port name="DOADO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPADOP">open open open open </port>
			<port name="DOBDO">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			<port name="DOPBDOP">open open open open </port>
			<port name="s0_DOADO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPADOP">open open </port>
			<port name="s0_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s0_DOPBDOP">open open </port>
			<port name="s1_DOADO">open open open open open open open open open RAMB18E1[1].DOADO[9]->out1  RAMB18E1[1].DOADO[10]->out1  RAMB18E1[1].DOADO[11]->out1  RAMB18E1[1].DOADO[12]->out1  RAMB18E1[1].DOADO[13]->out1  RAMB18E1[1].DOADO[14]->out1  RAMB18E1[1].DOADO[15]->out1  </port>
			<port name="s1_DOPADOP">RAMB18E1[1].DOPADOP[0]->out1p  RAMB18E1[1].DOPADOP[1]->out1p  </port>
			<port name="s1_DOBDO">open open open open open open open open open open open open open open open open </port>
			<port name="s1_DOPBDOP">open open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLKARDCLKL">open </port>
			<port name="CLKARDCLKU">open </port>
			<port name="CLKBWRCLKL">open </port>
			<port name="CLKBWRCLKU">open </port>
			<port name="s0_CLKARDCLK">open </port>
			<port name="s0_CLKBWRCLK">open </port>
			<port name="s1_CLKARDCLK">top^CLK_BUFG </port>
			<port name="s1_CLKBWRCLK">open </port>
			<port name="REGCLKARDRCLKL">open </port>
			<port name="REGCLKARDRCLKU">open </port>
			<port name="REGCLKBL">open </port>
			<port name="REGCLKBU">open </port>
			<port name="s0_REGCLKARDRCLK">open </port>
			<port name="s0_REGCLKB">open </port>
			<port name="s1_REGCLKARDRCLK">open </port>
			<port name="s1_REGCLKB">open </port>
		</clocks>
		<block name="open" instance="RAMB18E1[0]"/>
		<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~9" instance="RAMB18E1[1]" mode="RAMB18E1_1024x18_COMB_dp">
			<inputs>
				<port name="ADDRARDADDR">open open open open RAMB36E1.s1_ADDRARDADDR[4]->addr1  RAMB36E1.s1_ADDRARDADDR[5]->addr1  RAMB36E1.s1_ADDRARDADDR[6]->addr1  RAMB36E1.s1_ADDRARDADDR[7]->addr1  open open open open open open </port>
				<port name="ADDRBWRADDR">open open open open RAMB36E1.s1_ADDRBWRADDR[4]->addr2  RAMB36E1.s1_ADDRBWRADDR[5]->addr2  RAMB36E1.s1_ADDRBWRADDR[6]->addr2  RAMB36E1.s1_ADDRBWRADDR[7]->addr2  open open open open open open </port>
				<port name="DIADI">open open open open open open open open open RAMB36E1.s1_DIADI[9]->data1  RAMB36E1.s1_DIADI[10]->data1  RAMB36E1.s1_DIADI[11]->data1  RAMB36E1.s1_DIADI[12]->data1  RAMB36E1.s1_DIADI[13]->data1  RAMB36E1.s1_DIADI[14]->data1  RAMB36E1.s1_DIADI[15]->data1  </port>
				<port name="DIPADIP">RAMB36E1.s1_DIPADIP[0]->data1  RAMB36E1.s1_DIPADIP[1]->data1  </port>
				<port name="WEA">RAMB36E1.s1_WEA[0]->we1  open open open </port>
				<port name="DIBDI">open open open open open open open open open RAMB36E1.s1_DIBDI[9]->data2  RAMB36E1.s1_DIBDI[10]->data2  RAMB36E1.s1_DIBDI[11]->data2  RAMB36E1.s1_DIBDI[12]->data2  RAMB36E1.s1_DIBDI[13]->data2  RAMB36E1.s1_DIBDI[14]->data2  RAMB36E1.s1_DIBDI[15]->data2  </port>
				<port name="DIPBDIP">
				RAMB36E1.s1_DIPBDIP[0]->data2  RAMB36E1.s1_DIPBDIP[1]->data2  </port>
				<port name="WEBWE">RAMB36E1.s1_WEBWE[0]->we2  open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="DOADO">open open open open open open open open open RAMB18E1_1024x18_dp[0].out1[9]->out1  RAMB18E1_1024x18_dp[0].out1[10]->out1  RAMB18E1_1024x18_dp[0].out1[11]->out1  RAMB18E1_1024x18_dp[0].out1[12]->out1  RAMB18E1_1024x18_dp[0].out1[13]->out1  RAMB18E1_1024x18_dp[0].out1[14]->out1  RAMB18E1_1024x18_dp[0].out1[15]->out1  </port>
				<port name="DOPADOP">RAMB18E1_1024x18_dp[0].out1[16]->out1  RAMB18E1_1024x18_dp[0].out1[17]->out1  </port>
				<port name="DOBDO">open open open open open open open open open open open open open open open open </port>
				<port name="DOPBDOP">open open </port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">RAMB36E1.s1_CLKARDCLK[0]->clk  </port>
				<port name="CLKBWRCLK">open </port>
			</clocks>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~9" instance="RAMB18E1_1024x18_dp[0]" mode="memory_slice">
				<inputs>
					<port name="addr1">RAMB18E1.ADDRARDADDR[4]->addr1  RAMB18E1.ADDRARDADDR[5]->addr1  RAMB18E1.ADDRARDADDR[6]->addr1  RAMB18E1.ADDRARDADDR[7]->addr1  open open open open open open </port>
					<port name="addr2">RAMB18E1.ADDRBWRADDR[4]->addr2  RAMB18E1.ADDRBWRADDR[5]->addr2  RAMB18E1.ADDRBWRADDR[6]->addr2  RAMB18E1.ADDRBWRADDR[7]->addr2  open open open open open open </port>
					<port name="data1">open open open open open open open open open RAMB18E1.DIADI[9]->data1  RAMB18E1.DIADI[10]->data1  RAMB18E1.DIADI[11]->data1  RAMB18E1.DIADI[12]->data1  RAMB18E1.DIADI[13]->data1  RAMB18E1.DIADI[14]->data1  RAMB18E1.DIADI[15]->data1  RAMB18E1.DIPADIP[0]->data1  RAMB18E1.DIPADIP[1]->data1  </port>
					<port name="data2">open open open open open open open open open RAMB18E1.DIBDI[9]->data2  RAMB18E1.DIBDI[10]->data2  RAMB18E1.DIBDI[11]->data2  RAMB18E1.DIBDI[12]->data2  RAMB18E1.DIBDI[13]->data2  RAMB18E1.DIBDI[14]->data2  RAMB18E1.DIBDI[15]->data2  RAMB18E1.DIPBDIP[0]->data2  RAMB18E1.DIPBDIP[1]->data2  </port>
					<port name="we1">RAMB18E1.WEA[0]->we1  </port>
					<port name="we2">RAMB18E1.WEBWE[0]->we2  </port>
				</inputs>
				<outputs>
					<port name="out1">open open open open open open open open open memory_slice[9].out1[0]->direct74  memory_slice[10].out1[0]->direct74  memory_slice[11].out1[0]->direct74  memory_slice[12].out1[0]->direct74  memory_slice[13].out1[0]->direct74  memory_slice[14].out1[0]->direct74  memory_slice[15].out1[0]->direct74  memory_slice[16].out1[0]->direct74  memory_slice[17].out1[0]->direct74  </port>
					<port name="out2">open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
					<port name="clk">RAMB18E1.CLKARDCLK[0]->clk  </port>
				</clocks>
				<block name="open" instance="memory_slice[0]"/>
				<block name="open" instance="memory_slice[1]"/>
				<block name="open" instance="memory_slice[2]"/>
				<block name="open" instance="memory_slice[3]"/>
				<block name="open" instance="memory_slice[4]"/>
				<block name="open" instance="memory_slice[5]"/>
				<block name="open" instance="memory_slice[6]"/>
				<block name="open" instance="memory_slice[7]"/>
				<block name="open" instance="memory_slice[8]"/>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~0" instance="memory_slice[9]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct9_9  RAMB18E1_1024x18_dp.addr1[1]->direct9_9  RAMB18E1_1024x18_dp.addr1[2]->direct9_9  RAMB18E1_1024x18_dp.addr1[3]->direct9_9  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct27_9  RAMB18E1_1024x18_dp.addr2[1]->direct27_9  RAMB18E1_1024x18_dp.addr2[2]->direct27_9  RAMB18E1_1024x18_dp.addr2[3]->direct27_9  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[9]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[9]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct47_9  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct65_9  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~0 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct85_9  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~1" instance="memory_slice[10]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct10_10  RAMB18E1_1024x18_dp.addr1[1]->direct10_10  RAMB18E1_1024x18_dp.addr1[2]->direct10_10  RAMB18E1_1024x18_dp.addr1[3]->direct10_10  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct28_10  RAMB18E1_1024x18_dp.addr2[1]->direct28_10  RAMB18E1_1024x18_dp.addr2[2]->direct28_10  RAMB18E1_1024x18_dp.addr2[3]->direct28_10  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[10]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[10]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct48_10  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct66_10  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~1 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct86_10  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~2" instance="memory_slice[11]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct11_11  RAMB18E1_1024x18_dp.addr1[1]->direct11_11  RAMB18E1_1024x18_dp.addr1[2]->direct11_11  RAMB18E1_1024x18_dp.addr1[3]->direct11_11  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct29_11  RAMB18E1_1024x18_dp.addr2[1]->direct29_11  RAMB18E1_1024x18_dp.addr2[2]->direct29_11  RAMB18E1_1024x18_dp.addr2[3]->direct29_11  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[11]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[11]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct49_11  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct67_11  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~2 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct87_11  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~4" instance="memory_slice[12]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct12_12  RAMB18E1_1024x18_dp.addr1[1]->direct12_12  RAMB18E1_1024x18_dp.addr1[2]->direct12_12  RAMB18E1_1024x18_dp.addr1[3]->direct12_12  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct30_12  RAMB18E1_1024x18_dp.addr2[1]->direct30_12  RAMB18E1_1024x18_dp.addr2[2]->direct30_12  RAMB18E1_1024x18_dp.addr2[3]->direct30_12  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[12]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[12]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct50_12  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct68_12  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~4 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct88_12  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~6" instance="memory_slice[13]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct13_13  RAMB18E1_1024x18_dp.addr1[1]->direct13_13  RAMB18E1_1024x18_dp.addr1[2]->direct13_13  RAMB18E1_1024x18_dp.addr1[3]->direct13_13  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct31_13  RAMB18E1_1024x18_dp.addr2[1]->direct31_13  RAMB18E1_1024x18_dp.addr2[2]->direct31_13  RAMB18E1_1024x18_dp.addr2[3]->direct31_13  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[13]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[13]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct51_13  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct69_13  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~6 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct89_13  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~7" instance="memory_slice[14]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct14_14  RAMB18E1_1024x18_dp.addr1[1]->direct14_14  RAMB18E1_1024x18_dp.addr1[2]->direct14_14  RAMB18E1_1024x18_dp.addr1[3]->direct14_14  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct32_14  RAMB18E1_1024x18_dp.addr2[1]->direct32_14  RAMB18E1_1024x18_dp.addr2[2]->direct32_14  RAMB18E1_1024x18_dp.addr2[3]->direct32_14  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[14]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[14]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct52_14  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct70_14  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~7 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct90_14  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~8" instance="memory_slice[15]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct15_15  RAMB18E1_1024x18_dp.addr1[1]->direct15_15  RAMB18E1_1024x18_dp.addr1[2]->direct15_15  RAMB18E1_1024x18_dp.addr1[3]->direct15_15  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct33_15  RAMB18E1_1024x18_dp.addr2[1]->direct33_15  RAMB18E1_1024x18_dp.addr2[2]->direct33_15  RAMB18E1_1024x18_dp.addr2[3]->direct33_15  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[15]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[15]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct53_15  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct71_15  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~8 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct91_15  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~10" instance="memory_slice[16]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct16_16  RAMB18E1_1024x18_dp.addr1[1]->direct16_16  RAMB18E1_1024x18_dp.addr1[2]->direct16_16  RAMB18E1_1024x18_dp.addr1[3]->direct16_16  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct34_16  RAMB18E1_1024x18_dp.addr2[1]->direct34_16  RAMB18E1_1024x18_dp.addr2[2]->direct34_16  RAMB18E1_1024x18_dp.addr2[3]->direct34_16  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[16]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[16]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct54_16  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct72_16  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~10 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct92_16  </port>
					</clocks>
				</block>
				<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~9" instance="memory_slice[17]">
					<inputs>
						<port name="addr1">RAMB18E1_1024x18_dp.addr1[0]->direct17_17  RAMB18E1_1024x18_dp.addr1[1]->direct17_17  RAMB18E1_1024x18_dp.addr1[2]->direct17_17  RAMB18E1_1024x18_dp.addr1[3]->direct17_17  open open open open open open </port>
						<port name="addr2">RAMB18E1_1024x18_dp.addr2[0]->direct35_17  RAMB18E1_1024x18_dp.addr2[1]->direct35_17  RAMB18E1_1024x18_dp.addr2[2]->direct35_17  RAMB18E1_1024x18_dp.addr2[3]->direct35_17  open open open open open open </port>
						<port name="data1">RAMB18E1_1024x18_dp.data1[17]->direct36  </port>
						<port name="data2">RAMB18E1_1024x18_dp.data2[17]->direct37  </port>
						<port name="we1">RAMB18E1_1024x18_dp.we1[0]->direct55_17  </port>
						<port name="we2">RAMB18E1_1024x18_dp.we2[0]->direct73_17  </port>
					</inputs>
					<outputs>
						<port name="out1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~9 </port>
						<port name="out2">open </port>
					</outputs>
					<clocks>
						<port name="clk">RAMB18E1_1024x18_dp.clk[0]->direct93_17  </port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="DOA_REG[0]"/>
			<block name="open" instance="DOA_REG[1]"/>
			<block name="open" instance="DOA_REG[2]"/>
			<block name="open" instance="DOA_REG[3]"/>
			<block name="open" instance="DOA_REG[4]"/>
			<block name="open" instance="DOA_REG[5]"/>
			<block name="open" instance="DOA_REG[6]"/>
			<block name="open" instance="DOA_REG[7]"/>
			<block name="open" instance="DOA_REG[8]"/>
			<block name="open" instance="DOA_REG[9]"/>
			<block name="open" instance="DOA_REG[10]"/>
			<block name="open" instance="DOA_REG[11]"/>
			<block name="open" instance="DOA_REG[12]"/>
			<block name="open" instance="DOA_REG[13]"/>
			<block name="open" instance="DOA_REG[14]"/>
			<block name="open" instance="DOA_REG[15]"/>
			<block name="open" instance="DOA_REG[16]"/>
			<block name="open" instance="DOA_REG[17]"/>
			<block name="open" instance="DOB_REG[0]"/>
			<block name="open" instance="DOB_REG[1]"/>
			<block name="open" instance="DOB_REG[2]"/>
			<block name="open" instance="DOB_REG[3]"/>
			<block name="open" instance="DOB_REG[4]"/>
			<block name="open" instance="DOB_REG[5]"/>
			<block name="open" instance="DOB_REG[6]"/>
			<block name="open" instance="DOB_REG[7]"/>
			<block name="open" instance="DOB_REG[8]"/>
			<block name="open" instance="DOB_REG[9]"/>
			<block name="open" instance="DOB_REG[10]"/>
			<block name="open" instance="DOB_REG[11]"/>
			<block name="open" instance="DOB_REG[12]"/>
			<block name="open" instance="DOB_REG[13]"/>
			<block name="open" instance="DOB_REG[14]"/>
			<block name="open" instance="DOB_REG[15]"/>
			<block name="open" instance="DOB_REG[16]"/>
			<block name="open" instance="DOB_REG[17]"/>
		</block>
	</block>
	<block name="n1732" instance="SLICEL[52]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">top^RST_N n2215 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 top^EN_iport0_put n2223 n2225 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">top^RST_N n2056 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 top^EN_oport_get n2285 n2288 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^FF_NODE~2325 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 top^FF_NODE~2323 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~151 top^RST_N top^FF_NODE~2325 n2056 n2215 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">open </port>
			<port name="AQ">ble6[0].AQ[0]->AQ  </port>
			<port name="AMUX">open </port>
			<port name="B">open </port>
			<port name="BQ">ble6[1].AQ[0]->BQ  </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">open </port>
			<port name="DQ">open </port>
			<port name="DMUX">ble6[3].AMUX[0]->DMUX  </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n1717" instance="ble6[0]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.A6-1[0]->A6-1  SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1717" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1717" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1717 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1877" instance="ble6[1]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.B6-1[0]->B6-1  SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1877" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1877" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1877 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="top^LOGICAL_OR~2307^LOGICAL_OR~4369" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="top^LOGICAL_OR~2307^LOGICAL_OR~4369" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="top^LOGICAL_OR~2307^LOGICAL_OR~4369" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">top^LOGICAL_OR~2307^LOGICAL_OR~4369 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1732" instance="ble6[3]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">open </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="open" instance="LUT5[0]"/>
			<block name="n1732" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  ble6.A6-1[5]->A6-1[1]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1732" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1732 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="top^FF_NODE~2325" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~2325 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="out:top^oport_get~152" instance="IOB[53]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~152 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~152" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~151" instance="IOB[54]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~151 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~151" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~150" instance="IOB[55]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~150 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~150" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~149" instance="IOB[56]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~149 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~149" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~148" instance="IOB[57]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~148 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~148" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~147" instance="IOB[58]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~147 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~147" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~146" instance="IOB[59]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~146 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~146" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~145" instance="IOB[60]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~145 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~145" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~144" instance="IOB[61]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~144 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~144" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~143" instance="IOB[62]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~143 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~143" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~142" instance="IOB[63]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~142 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~142" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~141" instance="IOB[64]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~141 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~141" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~140" instance="IOB[65]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~140 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~140" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~139" instance="IOB[66]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~139 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~139" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~138" instance="IOB[67]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~138 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~138" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~137" instance="IOB[68]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~137 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~137" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~136" instance="IOB[69]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~136 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~136" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~135" instance="IOB[70]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~135 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~135" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~134" instance="IOB[71]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~134 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~134" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~133" instance="IOB[72]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~133 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~133" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~132" instance="IOB[73]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~132 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~132" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~131" instance="IOB[74]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~131 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~131" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~130" instance="IOB[75]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~130 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~130" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~129" instance="IOB[76]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~129 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~129" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~128" instance="IOB[77]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~128 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~128" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~127" instance="IOB[78]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~127 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~127" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~126" instance="IOB[79]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~126 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~126" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~125" instance="IOB[80]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~125 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~125" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~124" instance="IOB[81]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~124 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~124" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~123" instance="IOB[82]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~123 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~123" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~122" instance="IOB[83]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~122 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~122" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~121" instance="IOB[84]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~121 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~121" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~120" instance="IOB[85]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~120 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~120" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~119" instance="IOB[86]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~119 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~119" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~118" instance="IOB[87]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~118 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~118" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~117" instance="IOB[88]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~117 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~117" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~116" instance="IOB[89]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~116 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~116" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~115" instance="IOB[90]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~115 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~115" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~114" instance="IOB[91]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~114 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~114" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~113" instance="IOB[92]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~113 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~113" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~112" instance="IOB[93]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~112 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~112" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~111" instance="IOB[94]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~111 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~111" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~110" instance="IOB[95]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~110 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~110" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~109" instance="IOB[96]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~109 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~109" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~108" instance="IOB[97]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~108 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~108" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~107" instance="IOB[98]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~107 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~107" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~106" instance="IOB[99]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~106 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~106" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~105" instance="IOB[100]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~105 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~105" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~104" instance="IOB[101]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~104 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~104" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~103" instance="IOB[102]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~103 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~103" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~102" instance="IOB[103]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~102 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~102" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~101" instance="IOB[104]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~101 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~101" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~100" instance="IOB[105]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~100 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~100" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~99" instance="IOB[106]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~99 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~99" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~98" instance="IOB[107]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~98 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~98" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~97" instance="IOB[108]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~97 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~97" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~96" instance="IOB[109]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~96 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~96" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~95" instance="IOB[110]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~95 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~95" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~94" instance="IOB[111]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~94 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~94" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~93" instance="IOB[112]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~93 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~93" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~92" instance="IOB[113]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~92 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~92" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~91" instance="IOB[114]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~91 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~91" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~90" instance="IOB[115]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~90 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~90" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~89" instance="IOB[116]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~89 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~89" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~88" instance="IOB[117]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~88 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~88" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~87" instance="IOB[118]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~87 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~87" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~86" instance="IOB[119]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~86 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~86" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~85" instance="IOB[120]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~85 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~85" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~84" instance="IOB[121]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~84 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~84" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~83" instance="IOB[122]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~83 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~83" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~82" instance="IOB[123]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~82 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~82" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~81" instance="IOB[124]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~81 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~81" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~80" instance="IOB[125]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~80 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~80" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~79" instance="IOB[126]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~79 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~79" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~78" instance="IOB[127]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~78 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~78" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~77" instance="IOB[128]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~77 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~77" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~76" instance="IOB[129]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~76 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~76" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~75" instance="IOB[130]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~75 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~75" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~74" instance="IOB[131]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~74 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~74" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~73" instance="IOB[132]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~73 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~73" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~72" instance="IOB[133]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~72 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~72" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~71" instance="IOB[134]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~71 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~71" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~70" instance="IOB[135]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~70 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~70" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~69" instance="IOB[136]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~69 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~69" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~68" instance="IOB[137]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~68 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~68" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~67" instance="IOB[138]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~67 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~67" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~66" instance="IOB[139]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~66 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~66" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~65" instance="IOB[140]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~65 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~65" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~64" instance="IOB[141]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~64 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~64" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~63" instance="IOB[142]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~63 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~63" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~62" instance="IOB[143]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~62 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~62" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~61" instance="IOB[144]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~61 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~61" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~60" instance="IOB[145]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~60 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~60" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~59" instance="IOB[146]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~59 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~59" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~58" instance="IOB[147]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~58 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~58" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~57" instance="IOB[148]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~57 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~57" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~56" instance="IOB[149]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~56 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~56" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~55" instance="IOB[150]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~55 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~55" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~54" instance="IOB[151]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~54 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~54" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~53" instance="IOB[152]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~53 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~53" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~52" instance="IOB[153]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~52 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~52" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~51" instance="IOB[154]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~51 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~51" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~50" instance="IOB[155]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~50 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~50" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~49" instance="IOB[156]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~49 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~49" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~48" instance="IOB[157]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~48 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~48" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~47" instance="IOB[158]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~47 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~47" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~46" instance="IOB[159]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~46 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~46" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~45" instance="IOB[160]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~45 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~45" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~44" instance="IOB[161]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~44 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~44" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~43" instance="IOB[162]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~43 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~43" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~42" instance="IOB[163]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~42 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~42" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~41" instance="IOB[164]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~41 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~41" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~40" instance="IOB[165]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~40 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~40" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~39" instance="IOB[166]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~39 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~39" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~38" instance="IOB[167]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~38 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~38" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~37" instance="IOB[168]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~37 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~37" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~36" instance="IOB[169]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~36 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~36" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~35" instance="IOB[170]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~35 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~35" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~34" instance="IOB[171]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~34 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~34" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~33" instance="IOB[172]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~33 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~33" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~32" instance="IOB[173]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~32 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~32" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~31" instance="IOB[174]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~31 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~31" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~30" instance="IOB[175]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~30 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~30" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~29" instance="IOB[176]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~29 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~29" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~28" instance="IOB[177]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~28 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~28" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~27" instance="IOB[178]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~27 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~27" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~26" instance="IOB[179]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~26 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~26" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~25" instance="IOB[180]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~25 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~25" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~24" instance="IOB[181]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~24 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~24" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~23" instance="IOB[182]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~23 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~23" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~22" instance="IOB[183]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~22 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~22" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~21" instance="IOB[184]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~21 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~21" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~20" instance="IOB[185]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~20 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~20" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~19" instance="IOB[186]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~19 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~19" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~18" instance="IOB[187]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~18 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~18" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~17" instance="IOB[188]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~17 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~17" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~16" instance="IOB[189]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~16 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~16" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~15" instance="IOB[190]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~15 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~15" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~14" instance="IOB[191]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~14 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~14" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~13" instance="IOB[192]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~13 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~13" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~12" instance="IOB[193]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~12 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~12" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~11" instance="IOB[194]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~11 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~11" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~10" instance="IOB[195]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~10 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~10" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~9" instance="IOB[196]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~9 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~9" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~8" instance="IOB[197]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~8 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~8" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~7" instance="IOB[198]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~7 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~7" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~6" instance="IOB[199]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~6 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~6" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~5" instance="IOB[200]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~5 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~5" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~4" instance="IOB[201]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~4 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~4" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~3" instance="IOB[202]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~3 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~3" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~2" instance="IOB[203]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~2 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~2" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~1" instance="IOB[204]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~1 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~1" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^oport_get~0" instance="IOB[205]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~0 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^oport_get~0" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n1797" instance="SLICEL[206]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 n2251 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 top^EN_iport1_put n2056 n2215 top^RST_N </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^EN_iport1_put n2056 n2215 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 n2248 n2249 n2250 n2252 n2253 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">open </port>
			<port name="DQ">ble6[3].AQ[0]->DQ  </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n2252" instance="ble6[0]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.A6-1[0]->A6-1  SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2252" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2252" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2252 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2253" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2253" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2253" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2253 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2248" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2248" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2248" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n2248 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1797" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1797" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1797" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1797 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n1812" instance="SLICEL[207]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">n2261 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~888 n2256 n2257 top^EN_iport1_put n2266 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^EN_iport1_put n2259 open open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open n2256 n2257 open open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 n2261 n2255 n2258 n2265 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">open </port>
			<port name="DQ">ble6[3].AQ[0]->DQ  </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n2265" instance="ble6[0]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.A6-1[0]->A6-1  SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2265" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2265" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2265 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2258" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  open open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2258" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2258" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n2258 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2255" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  open open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2255" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2255" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n2255 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1812" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1812" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1812" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1812 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~888" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~888 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n1712" instance="SLICEL[208]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 open open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 n2219 n2220 top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 n2212 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 n2219 n2220 n2215 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 n2212 n2218 n2221 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">open </port>
			<port name="DQ">ble6[3].AQ[0]->DQ  </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n2220" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  open open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2220" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2220" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n2220 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2221" instance="ble6[1]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.B6-1[0]->B6-1  SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2221" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2221" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2221 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2218" instance="ble6[2]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.C6-1[0]->C6-1  SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2218" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2218" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2218 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1712" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1712" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1712" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1712 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n1887" instance="SLICEL[209]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355 open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 n2291 n2296 n2297 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 n2286 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top^RST_N top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1397 n2056 n2295 n2298 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">open </port>
			<port name="DQ">ble6[3].AQ[0]->DQ  </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n2297" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2297" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2297" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n2297 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2295" instance="ble6[1]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.B6-1[0]->B6-1  SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2295" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2295" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2295 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2298" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2298" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2298" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2298 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1887" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1887" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1887" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1887 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1397" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1397 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n1707" instance="SLICEL[210]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 n2212 n2213 n2214 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top^RST_N top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~400 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379 n2211 n2215 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">open </port>
			<port name="DQ">ble6[3].AQ[0]->DQ  </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n2214" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2214" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2214" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2214 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2213" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2213" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2213" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2213 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2211" instance="ble6[2]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.C6-1[0]->C6-1  SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2211" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2211" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2211 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1707" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1707" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1707" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1707 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~400" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~400 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n2223" instance="SLICEL[211]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top^RST_N n2215 top^EN_iport0_put </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top^RST_N n2215 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 n2219 n2224 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">open </port>
			<port name="AQ">ble6[0].AQ[0]->AQ  </port>
			<port name="AMUX">ble6[0].AMUX[0]->AMUX  </port>
			<port name="B">open </port>
			<port name="BQ">ble6[1].AQ[0]->BQ  </port>
			<port name="BMUX">ble6[1].AMUX[0]->BMUX  </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n1737" instance="ble6[0]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1697" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">open ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1697" instance="lut[0]">
					<inputs>
						<port name="in">open LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1697 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="n1737" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  open ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1737" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  open LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1737 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317" instance="FF[0]">
				<inputs>
					<port name="D">LUT5[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="n1747" instance="ble6[1]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1742" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  open ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1742" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  open LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1742 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="n1747" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  ble6.A6-1[5]->A6-1[1]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1747" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1747 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339" instance="FF[0]">
				<inputs>
					<port name="D">LUT5[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="n2224" instance="ble6[2]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.C6-1[0]->C6-1  SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2224" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2224" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2224 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2223" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2223" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2223" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2223 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n2215" instance="SLICEL[212]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 top^FF_NODE~2323 top^FF_NODE~2325 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open n2215 top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 n2056 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 top^FF_NODE~2324 top^FF_NODE~2323 top^FF_NODE~2325 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">ble6[0].AMUX[0]->AMUX  </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">ble6[2].AMUX[0]->CMUX  </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n1957" instance="ble6[0]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n2266" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">open ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2266" instance="lut[0]">
					<inputs>
						<port name="in">open LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2266 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="n1957" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  open ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1957" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  open LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1957 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="n2056" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2056" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2056" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2056 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1792" instance="ble6[2]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n2259" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">open open ble6.A6-1[3]->A6-1[0]  open ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2259" instance="lut[0]">
					<inputs>
						<port name="in">open open LUT5.in[2]->direct:LUT5  open LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2259 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="n1792" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1792" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1792 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="n2215" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2215" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2215" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2215 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n1882" instance="SLICEL[213]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 n2291 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 n2286 open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355 n2056 n2290 n2292 n2293 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">open </port>
			<port name="DQ">ble6[3].AQ[0]->DQ  </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n2293" instance="ble6[0]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.A6-1[0]->A6-1  SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2293" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2293" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2293 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2290" instance="ble6[1]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.B6-1[0]->B6-1  SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2290" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2290" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2290 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2292" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2292" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2292" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  open </port>
					</inputs>
					<outputs>
						<port name="out">n2292 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1882" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1882" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1882" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1882 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n2256" instance="SLICEL[214]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 n2261 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top^RST_N top^EN_iport1_put </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 top^RST_N top^EN_iport1_put </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 
	top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">open </port>
			<port name="AQ">ble6[0].AQ[0]->AQ  </port>
			<port name="AMUX">open </port>
			<port name="B">open </port>
			<port name="BQ">ble6[1].AQ[0]->BQ  </port>
			<port name="BMUX">ble6[1].AMUX[0]->BMUX  </port>
			<port name="C">open </port>
			<port name="CQ">ble6[2].AQ[0]->CQ  </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n1827" instance="ble6[0]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.A6-1[0]->A6-1  SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1827" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1827" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1827 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1967" instance="ble6[1]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1962" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  open ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1962" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  open LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1962 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="n1967" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  ble6.A6-1[5]->A6-1[1]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1967" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1967 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806" instance="FF[0]">
				<inputs>
					<port name="D">LUT5[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="n1972" instance="ble6[2]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.C6-1[0]->C6-1  SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1972" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1972" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1972 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2256" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2256" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2256" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2256 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n2257" instance="SLICEL[215]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 n2056 n2215 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 n2056 n2215 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">open </port>
			<port name="BQ">open </port>
			<port name="BMUX">ble6[1].AMUX[0]->BMUX  </port>
			<port name="C">open </port>
			<port name="CQ">ble6[2].AQ[0]->CQ  </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n2249" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2249" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2249" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2249 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1817" instance="ble6[1]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">open </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="open" instance="LUT5[0]"/>
			<block name="n1817" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  ble6.A6-1[5]->A6-1[1]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1817" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1817 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="n1822" instance="ble6[2]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.C6-1[0]->C6-1  SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1822" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1822" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1822 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2257" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2257" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2257" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2257 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n1992" instance="SLICEL[216]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^RST_N top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^RST_N top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top^RST_N top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">ble6[1].AMUX[0]->BMUX  </port>
			<port name="C">open </port>
			<port name="CQ">ble6[2].AQ[0]->CQ  </port>
			<port name="CMUX">ble6[2].AMUX[0]->CMUX  </port>
			<port name="D">open </port>
			<port name="DQ">ble6[3].AQ[0]->DQ  </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n2296" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2296" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2296" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2296 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1977" instance="ble6[1]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n2286" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">open open open ble6.A6-1[4]->A6-1[0]  ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2286" instance="lut[0]">
					<inputs>
						<port name="in">open open open LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n2286 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="n1977" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1977" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1977 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="n1987" instance="ble6[2]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1982" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1982" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1982 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="n1987" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  ble6.A6-1[5]->A6-1[1]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1987" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1987 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315" instance="FF[0]">
				<inputs>
					<port name="D">LUT5[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="n1992" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1992" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1992" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1992 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n1947" instance="SLICEL[217]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">top^RST_N top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 n2212 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 open open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top^RST_N top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">open </port>
			<port name="AQ">ble6[0].AQ[0]->AQ  </port>
			<port name="AMUX">open </port>
			<port name="B">ble6[1].A[0]->B  </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">open </port>
			<port name="DQ">ble6[3].AQ[0]->DQ  </port>
			<port name="DMUX">ble6[3].AMUX[0]->DMUX  </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n1952" instance="ble6[0]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.A6-1[0]->A6-1  SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1952" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1952" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1952 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2225" instance="ble6[1]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2225" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2225" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  open </port>
					</inputs>
					<outputs>
						<port name="out">n2225 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2212" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  open open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2212" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2212" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n2212 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1947" instance="ble6[3]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1942" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1942" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1942 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="n1947" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  ble6.A6-1[5]->A6-1[1]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1947" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1947 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318" instance="FF[0]">
				<inputs>
					<port name="D">LUT5[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n1902" instance="SLICEL[218]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 n2056 open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 n2056 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 n2056 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">open </port>
			<port name="BQ">open </port>
			<port name="BMUX">ble6[1].AMUX[0]->BMUX  </port>
			<port name="C">open </port>
			<port name="CQ">ble6[2].AQ[0]->CQ  </port>
			<port name="CMUX">ble6[2].AMUX[0]->CMUX  </port>
			<port name="D">open </port>
			<port name="DQ">ble6[3].AQ[0]->DQ  </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n2291" instance="ble6[0]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2291" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  ble6.A6-1[4]->A6-1[0]  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2291" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  open </port>
					</inputs>
					<outputs>
						<port name="out">n2291 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1892" instance="ble6[1]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">open </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="open" instance="LUT5[0]"/>
			<block name="n1892" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1892" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1892 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="n1897" instance="ble6[2]" mode="O6O5LUT">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">FF[1].Q[0]->AMUX  </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1867" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  open open ble6.A6-1[5]->A6-1[0]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1867" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  open open LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1867 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="n1897" instance="LUT5[1]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[1]  ble6.A6-1[2]->A6-1[1]  ble6.A6-1[3]->A6-1[1]  ble6.A6-1[4]->A6-1[1]  ble6.A6-1[5]->A6-1[1]  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1897" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  LUT5.in[3]->direct:LUT5  LUT5.in[4]->direct:LUT5  </port>
					</inputs>
					<outputs>
						<port name="out">n1897 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293" instance="FF[0]">
				<inputs>
					<port name="D">LUT5[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295" instance="FF[1]">
				<inputs>
					<port name="D">LUT5[1].out[0]->FF[1].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
		</block>
		<block name="n1902" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1902" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1902" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1902 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n2251" instance="SLICEL[219]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">n2251 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top^EN_iport1_put </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 n2263 top^RST_N n2261 n2259 n2262 </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">n2251 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 open open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">ble6[0].A[0]->A  </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">open </port>
			<port name="BQ">ble6[1].AQ[0]->BQ  </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="n2262" instance="ble6[0]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.A6-1[0]->A6-1  SLICEL.A6-1[1]->A6-1  SLICEL.A6-1[2]->A6-1  SLICEL.A6-1[3]->A6-1  SLICEL.A6-1[4]->A6-1  SLICEL.A6-1[5]->A6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2262" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2262" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2262 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n1807" instance="ble6[1]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.B6-1[0]->B6-1  SLICEL.B6-1[1]->B6-1  SLICEL.B6-1[2]->B6-1  SLICEL.B6-1[3]->B6-1  SLICEL.B6-1[4]->B6-1  SLICEL.B6-1[5]->B6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1807" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1807" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1807 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2263" instance="ble6[2]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.C6-1[0]->C6-1  SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2263" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2263" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2263 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2251" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  open open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2251" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2251" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n2251 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n2219" instance="SLICEL[220]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open open open open open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open open open open open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 n2215 </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 open open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">open </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">open </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">open </port>
			<port name="CQ">ble6[2].AQ[0]->CQ  </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">top^CLK_BUFG </port>
		</clocks>
		<block name="open" instance="ble6[0]"/>
		<block name="open" instance="ble6[1]"/>
		<block name="n1752" instance="ble6[2]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.C6-1[0]->C6-1  SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  SLICEL.C6-1[4]->C6-1  SLICEL.C6-1[5]->C6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">open </port>
				<port name="AQ">FF[0].Q[0]->AQ  </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">SLICEL.CLK[0]->CLK  </port>
			</clocks>
			<block name="n1752" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1752" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n1752 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341" instance="FF[0]">
				<inputs>
					<port name="D">LUT6[0].out[0]->FF[0].D  </port>
				</inputs>
				<outputs>
					<port name="Q">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 </port>
				</outputs>
				<clocks>
					<port name="clk">ble6.CLK[0]->clk  </port>
				</clocks>
			</block>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2219" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  open open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2219" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2219" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n2219 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n2285" instance="SLICEL[221]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open open open open open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open open open open open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 n2286 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">open </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">open </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">ble6[2].A[0]->C  </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="open" instance="ble6[0]"/>
		<block name="open" instance="ble6[1]"/>
		<block name="n2288" instance="ble6[2]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.C6-1[1]->C6-1  SLICEL.C6-1[2]->C6-1  SLICEL.C6-1[3]->C6-1  open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2288" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  ble6.A6-1[3]->A6-1[0]  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2288" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  LUT5.in[2]->direct:LUT5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n2288 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="n2285" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2285" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2285" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2285 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n2250" instance="SLICEL[222]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open open open open open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open open open open open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open open open open open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 n2251 </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">open </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">open </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">open </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="open" instance="ble6[0]"/>
		<block name="open" instance="ble6[1]"/>
		<block name="open" instance="ble6[2]"/>
		<block name="n2250" instance="ble6[3]" mode="O6LUT">
			<inputs>
				<port name="A6-1">SLICEL.D6-1[0]->D6-1  SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  SLICEL.D6-1[3]->D6-1  SLICEL.D6-1[4]->D6-1  SLICEL.D6-1[5]->D6-1  </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT6[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2250" instance="LUT6[0]" mode="LUT6">
				<inputs>
					<port name="in">ble6.A6-1[0]->A6-1  ble6.A6-1[1]->A6-1  ble6.A6-1[2]->A6-1  ble6.A6-1[3]->A6-1  ble6.A6-1[4]->A6-1  ble6.A6-1[5]->A6-1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT6  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2250" instance="lut[0]">
					<inputs>
						<port name="in">LUT6.in[0]->direct:LUT6  LUT6.in[1]->direct:LUT6  LUT6.in[2]->direct:LUT6  LUT6.in[3]->direct:LUT6  LUT6.in[4]->direct:LUT6  LUT6.in[5]->direct:LUT6  </port>
					</inputs>
					<outputs>
						<port name="out">n2250 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="n2228" instance="SLICEL[223]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open open open open open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open open open open open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open open open open open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 open open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">open </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">open </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">open </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="open" instance="ble6[0]"/>
		<block name="open" instance="ble6[1]"/>
		<block name="open" instance="ble6[2]"/>
		<block name="n2228" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open SLICEL.D6-1[1]->D6-1  SLICEL.D6-1[2]->D6-1  open open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="n2228" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">ble6.A6-1[1]->A6-1[0]  ble6.A6-1[2]->A6-1[0]  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n2228" instance="lut[0]">
					<inputs>
						<port name="in">LUT5.in[0]->direct:LUT5  LUT5.in[1]->direct:LUT5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n2228 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^iport1_put~98" instance="IOB[224]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~98" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~98 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~97" instance="IOB[225]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~97" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~97 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~124" instance="IOB[226]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~124" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~124 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~96" instance="IOB[227]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~96" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~96 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~95" instance="IOB[228]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~95" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~95 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~123" instance="IOB[229]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~123" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~123 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~60" instance="IOB[230]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~60" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~60 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~94" instance="IOB[231]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~94" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~94 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~93" instance="IOB[232]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~93" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~93 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~122" instance="IOB[233]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~122" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~122 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~92" instance="IOB[234]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~92" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~92 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~91" instance="IOB[235]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~91" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~91 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~121" instance="IOB[236]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~121" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~121 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~59" instance="IOB[237]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~59" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~59 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~28" instance="IOB[238]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~28" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~90" instance="IOB[239]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~90" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~90 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~89" instance="IOB[240]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~89" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~89 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~120" instance="IOB[241]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~120" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~120 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~88" instance="IOB[242]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~88" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~88 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~87" instance="IOB[243]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~87" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~87 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~119" instance="IOB[244]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~119" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~119 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~58" instance="IOB[245]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~58" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~58 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~86" instance="IOB[246]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~86" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~86 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~85" instance="IOB[247]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~85" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~85 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~118" instance="IOB[248]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~118" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~118 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~84" instance="IOB[249]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~84" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~84 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~83" instance="IOB[250]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~83" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~83 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~117" instance="IOB[251]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~117" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~117 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~57" instance="IOB[252]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~57" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~57 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~27" instance="IOB[253]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~27" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~12" instance="IOB[254]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~12" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~82" instance="IOB[255]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~82" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~82 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~81" instance="IOB[256]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~81" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~81 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~116" instance="IOB[257]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~116" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~116 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~80" instance="IOB[258]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~80" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~80 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~79" instance="IOB[259]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~79" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~79 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~115" instance="IOB[260]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~115" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~115 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~56" instance="IOB[261]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~56" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~56 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~78" instance="IOB[262]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~78" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~78 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~77" instance="IOB[263]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~77" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~77 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~114" instance="IOB[264]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~114" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~114 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~76" instance="IOB[265]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~76" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~76 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~113" instance="IOB[266]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~113" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~113 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~75" instance="IOB[267]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~75" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~75 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~55" instance="IOB[268]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~55" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~55 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~26" instance="IOB[269]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~26" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~11" instance="IOB[270]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~11" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~74" instance="IOB[271]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~74" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~74 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~73" instance="IOB[272]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~73" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~73 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~112" instance="IOB[273]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~112" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~112 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~72" instance="IOB[274]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~72" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~72 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~71" instance="IOB[275]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~71" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~71 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~111" instance="IOB[276]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~111" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~111 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~54" instance="IOB[277]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~54" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~54 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~70" instance="IOB[278]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~70" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~70 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~69" instance="IOB[279]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~69" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~69 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~110" instance="IOB[280]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~110" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~110 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~68" instance="IOB[281]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~68" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~68 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~67" instance="IOB[282]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~67" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~67 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~109" instance="IOB[283]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~109" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~109 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~53" instance="IOB[284]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~53" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~53 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~25" instance="IOB[285]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~25" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~4" instance="IOB[286]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~4" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~0" instance="IOB[287]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~0" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~66" instance="IOB[288]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~66" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~66 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~65" instance="IOB[289]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~65" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~65 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~108" instance="IOB[290]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~108" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~108 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~64" instance="IOB[291]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~64" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~64 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~63" instance="IOB[292]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~63" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~63 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~107" instance="IOB[293]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~107" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~107 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~52" instance="IOB[294]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~52" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~52 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~62" instance="IOB[295]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~62" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~62 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~61" instance="IOB[296]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~61" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~61 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~106" instance="IOB[297]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~106" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~106 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~60" instance="IOB[298]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~60" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~60 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~59" instance="IOB[299]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~59" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~59 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~105" instance="IOB[300]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~105" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~105 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~51" instance="IOB[301]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~51" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~51 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~24" instance="IOB[302]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~24" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~58" instance="IOB[303]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~58" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~58 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~57" instance="IOB[304]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~57" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~57 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~104" instance="IOB[305]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~104" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~104 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~56" instance="IOB[306]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~56" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~56 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~55" instance="IOB[307]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~55" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~55 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~103" instance="IOB[308]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~103" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~103 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~50" instance="IOB[309]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~50" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~50 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~54" instance="IOB[310]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~54" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~54 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~53" instance="IOB[311]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~53" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~53 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~102" instance="IOB[312]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~102" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~102 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~52" instance="IOB[313]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~52" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~52 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~51" instance="IOB[314]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~51" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~51 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~101" instance="IOB[315]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~101" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~101 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~49" instance="IOB[316]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~49" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~49 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~23" instance="IOB[317]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~23" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~10" instance="IOB[318]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~10" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~50" instance="IOB[319]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~50" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~50 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~49" instance="IOB[320]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~49" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~49 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~100" instance="IOB[321]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~100" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~100 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~48" instance="IOB[322]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~48" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~48 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~47" instance="IOB[323]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~47" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~47 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~99" instance="IOB[324]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~99" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~99 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~48" instance="IOB[325]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~48" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~48 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~46" instance="IOB[326]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~46" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~46 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~45" instance="IOB[327]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~45" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~45 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~98" instance="IOB[328]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~98" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~98 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~44" instance="IOB[329]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~44" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~44 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~43" instance="IOB[330]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~43" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~43 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~97" instance="IOB[331]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~97" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~97 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~47" instance="IOB[332]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~47" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~47 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~22" instance="IOB[333]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~22" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~42" instance="IOB[334]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~42" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~42 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~41" instance="IOB[335]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~41" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~41 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~96" instance="IOB[336]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~96" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~96 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~40" instance="IOB[337]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~40" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~40 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~39" instance="IOB[338]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~39" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~39 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~95" instance="IOB[339]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~95" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~95 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~46" instance="IOB[340]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~46" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~46 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~38" instance="IOB[341]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~38" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~38 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~37" instance="IOB[342]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~37" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~37 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~94" instance="IOB[343]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~94" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~94 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~36" instance="IOB[344]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~36" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~36 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~35" instance="IOB[345]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~35" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~35 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~93" instance="IOB[346]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~93" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~93 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~45" instance="IOB[347]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~45" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~45 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~21" instance="IOB[348]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~21" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~9" instance="IOB[349]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~9" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~3" instance="IOB[350]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~3" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~34" instance="IOB[351]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~34" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~34 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~33" instance="IOB[352]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~33" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~33 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~92" instance="IOB[353]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~92" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~92 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~32" instance="IOB[354]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~32" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~32 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~31" instance="IOB[355]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~31" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~91" instance="IOB[356]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~91" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~91 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~44" instance="IOB[357]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~44" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~44 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~30" instance="IOB[358]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~30" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~29" instance="IOB[359]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~29" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~90" instance="IOB[360]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~90" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~90 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~28" instance="IOB[361]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~28" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~27" instance="IOB[362]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~27" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~89" instance="IOB[363]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~89" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~89 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~43" instance="IOB[364]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~43" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~43 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~20" instance="IOB[365]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~20" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~26" instance="IOB[366]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~26" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~25" instance="IOB[367]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~25" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~88" instance="IOB[368]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~88" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~88 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~24" instance="IOB[369]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~24" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~23" instance="IOB[370]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~23" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~87" instance="IOB[371]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~87" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~87 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~42" instance="IOB[372]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~42" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~42 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~22" instance="IOB[373]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~22" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~21" instance="IOB[374]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~21" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~86" instance="IOB[375]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~86" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~86 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~20" instance="IOB[376]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~20" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~19" instance="IOB[377]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~19" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~85" instance="IOB[378]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~85" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~85 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~41" instance="IOB[379]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~41" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~41 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~19" instance="IOB[380]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~19" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~8" instance="IOB[381]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~8" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~18" instance="IOB[382]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~18" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~17" instance="IOB[383]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~17" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~84" instance="IOB[384]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~84" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~84 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~16" instance="IOB[385]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~16" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~15" instance="IOB[386]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~15" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~83" instance="IOB[387]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~83" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~83 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~40" instance="IOB[388]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~40" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~40 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~14" instance="IOB[389]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~14" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~13" instance="IOB[390]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~13" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~82" instance="IOB[391]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~82" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~82 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~12" instance="IOB[392]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~12" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~11" instance="IOB[393]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~11" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~81" instance="IOB[394]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~81" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~81 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~39" instance="IOB[395]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~39" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~39 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~18" instance="IOB[396]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~18" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~10" instance="IOB[397]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~10" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~9" instance="IOB[398]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~9" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~80" instance="IOB[399]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~80" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~80 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~8" instance="IOB[400]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~8" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~7" instance="IOB[401]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~7" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~79" instance="IOB[402]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~79" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~79 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~38" instance="IOB[403]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~38" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~38 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~6" instance="IOB[404]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~6" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~5" instance="IOB[405]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~5" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~78" instance="IOB[406]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~78" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~78 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~4" instance="IOB[407]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~4" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~3" instance="IOB[408]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~3" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~77" instance="IOB[409]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~77" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~77 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~37" instance="IOB[410]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~37" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~37 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~17" instance="IOB[411]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~17" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~7" instance="IOB[412]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~7" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~2" instance="IOB[413]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~2" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~2" instance="IOB[414]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~2" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~1" instance="IOB[415]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~1" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~76" instance="IOB[416]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~76" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~76 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~0" instance="IOB[417]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~0" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~36" instance="IOB[418]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~36" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~36 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~75" instance="IOB[419]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~75" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~75 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~16" instance="IOB[420]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~16" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~74" instance="IOB[421]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~74" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~74 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~152" instance="IOB[422]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~152" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~152 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~35" instance="IOB[423]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~35" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~35 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~152" instance="IOB[424]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~152" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~152 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~151" instance="IOB[425]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~151" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~151 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~151" instance="IOB[426]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~151" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~151 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~6" instance="IOB[427]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~6" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~150" instance="IOB[428]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~150" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~150 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~149" instance="IOB[429]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~149" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~149 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~150" instance="IOB[430]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~150" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~150 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~148" instance="IOB[431]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~148" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~148 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~147" instance="IOB[432]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~147" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~147 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~149" instance="IOB[433]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~149" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~149 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~73" instance="IOB[434]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~73" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~73 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~1" instance="IOB[435]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~1" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~146" instance="IOB[436]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~146" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~146 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~145" instance="IOB[437]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~145" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~145 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~148" instance="IOB[438]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~148" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~148 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~144" instance="IOB[439]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~144" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~144 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~143" instance="IOB[440]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~143" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~143 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~147" instance="IOB[441]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~147" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~147 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~72" instance="IOB[442]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~72" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~72 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~142" instance="IOB[443]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~142" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~142 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~141" instance="IOB[444]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~141" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~141 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~146" instance="IOB[445]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~146" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~146 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~34" instance="IOB[446]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~34" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~34 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~140" instance="IOB[447]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~140" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~140 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~145" instance="IOB[448]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~145" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~145 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~139" instance="IOB[449]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~139" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~139 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~71" instance="IOB[450]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~71" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~71 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~15" instance="IOB[451]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~15" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~138" instance="IOB[452]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~138" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~138 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~137" instance="IOB[453]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~137" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~137 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~144" instance="IOB[454]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~144" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~144 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~136" instance="IOB[455]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~136" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~136 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~135" instance="IOB[456]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~135" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~135 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~143" instance="IOB[457]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~143" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~143 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~70" instance="IOB[458]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~70" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~70 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~134" instance="IOB[459]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~134" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~134 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~133" instance="IOB[460]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~133" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~133 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~142" instance="IOB[461]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~142" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~142 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~132" instance="IOB[462]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~132" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~132 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~131" instance="IOB[463]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~131" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~131 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~141" instance="IOB[464]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~141" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~141 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~69" instance="IOB[465]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~69" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~69 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~33" instance="IOB[466]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~33" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~33 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~130" instance="IOB[467]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~130" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~130 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~129" instance="IOB[468]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~129" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~129 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~140" instance="IOB[469]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~140" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~140 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~128" instance="IOB[470]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~128" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~128 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~127" instance="IOB[471]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~127" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~127 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~139" instance="IOB[472]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~139" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~139 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~68" instance="IOB[473]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~68" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~68 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~126" instance="IOB[474]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~126" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~126 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~125" instance="IOB[475]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~125" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~125 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~138" instance="IOB[476]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~138" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~138 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~124" instance="IOB[477]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~124" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~124 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~123" instance="IOB[478]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~123" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~123 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~137" instance="IOB[479]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~137" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~137 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~67" instance="IOB[480]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~67" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~67 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~32" instance="IOB[481]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~32" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~32 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~122" instance="IOB[482]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~122" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~122 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~121" instance="IOB[483]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~121" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~121 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~136" instance="IOB[484]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~136" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~136 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~120" instance="IOB[485]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~120" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~120 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~119" instance="IOB[486]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~119" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~119 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~135" instance="IOB[487]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~135" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~135 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~66" instance="IOB[488]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~66" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~66 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~118" instance="IOB[489]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~118" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~118 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~117" instance="IOB[490]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~117" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~117 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~134" instance="IOB[491]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~134" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~134 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~116" instance="IOB[492]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~116" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~116 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~115" instance="IOB[493]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~115" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~115 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~133" instance="IOB[494]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~133" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~133 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~65" instance="IOB[495]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~65" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~65 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~31" instance="IOB[496]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~31" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~14" instance="IOB[497]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~14" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~114" instance="IOB[498]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~114" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~114 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~113" instance="IOB[499]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~113" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~113 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~132" instance="IOB[500]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~132" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~132 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~112" instance="IOB[501]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~112" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~112 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~111" instance="IOB[502]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~111" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~111 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~131" instance="IOB[503]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~131" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~131 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~64" instance="IOB[504]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~64" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~64 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~110" instance="IOB[505]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~110" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~110 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~109" instance="IOB[506]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~109" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~109 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~130" instance="IOB[507]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~130" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~130 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~108" instance="IOB[508]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~108" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~108 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~107" instance="IOB[509]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~107" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~107 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~129" instance="IOB[510]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~129" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~129 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~63" instance="IOB[511]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~63" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~63 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~30" instance="IOB[512]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~30" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~106" instance="IOB[513]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~106" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~106 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~105" instance="IOB[514]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~105" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~105 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~128" instance="IOB[515]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~128" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~128 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~104" instance="IOB[516]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~104" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~104 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~103" instance="IOB[517]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~103" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~103 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~127" instance="IOB[518]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~127" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~127 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~62" instance="IOB[519]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~62" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~62 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~102" instance="IOB[520]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~102" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~102 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~101" instance="IOB[521]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~101" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~101 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~126" instance="IOB[522]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~126" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~126 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~100" instance="IOB[523]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~100" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~100 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport1_put~99" instance="IOB[524]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport1_put~99" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport1_put~99 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~125" instance="IOB[525]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~125" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~125 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~61" instance="IOB[526]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~61" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~61 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~29" instance="IOB[527]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~29" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~13" instance="IOB[528]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~13" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^iport0_put~5" instance="IOB[529]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^iport0_put~5" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^iport0_put~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^EN_iport1_put" instance="IOB[530]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^EN_iport1_put" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^EN_iport1_put </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^EN_iport0_put" instance="IOB[531]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^EN_iport0_put" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^EN_iport0_put </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^EN_oport_get" instance="IOB[532]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^EN_oport_get" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^EN_oport_get </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^RST_N" instance="IOB[533]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^RST_N" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^RST_N </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^RDY_oport_get" instance="IOB[534]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1397 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^RDY_oport_get" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^RDY_iport1_put" instance="IOB[535]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~888 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^RDY_iport1_put" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^RDY_iport0_put" instance="IOB[536]" mode="obuf">
		<inputs>
			<port name="O">top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~400 </port>
		</inputs>
		<outputs>
			<port name="I">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="out:top^RDY_iport0_put" instance="obuf[0]">
			<inputs>
				<port name="o">IOB.O[0]->o  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^CLK_BUFG" instance="BUFG[537]" mode="BUFG">
		<inputs>
			<port name="I">top^CLK open </port>
			<port name="S">open open </port>
			<port name="CE">open open </port>
			<port name="IGNORE">open open </port>
		</inputs>
		<outputs>
			<port name="O">BUFGCTRL[0].o[0]->o  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^CLK_BUFG" instance="BUFGCTRL[0]">
			<inputs>
				<port name="i">BUFG.I[0]->i  open </port>
				<port name="s">open open </port>
				<port name="ce">open open </port>
				<port name="ignore">open open </port>
			</inputs>
			<outputs>
				<port name="o">top^CLK_BUFG </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="gnd" instance="SLICEL[538]" mode="LUT6x4">
		<inputs>
			<port name="A6-1">open open open open open open </port>
			<port name="A6_VCCONLY">open </port>
			<port name="AX">open </port>
			<port name="B6-1">open open open open open open </port>
			<port name="B6_VCCONLY">open </port>
			<port name="BX">open </port>
			<port name="C6-1">open open open open open open </port>
			<port name="C6_VCCONLY">open </port>
			<port name="CX">open </port>
			<port name="D6-1">open open open open open open </port>
			<port name="D6_VCCONLY">open </port>
			<port name="DX">open </port>
			<port name="CIN">open </port>
		</inputs>
		<outputs>
			<port name="A">open </port>
			<port name="AQ">open </port>
			<port name="AMUX">open </port>
			<port name="B">open </port>
			<port name="BQ">open </port>
			<port name="BMUX">open </port>
			<port name="C">open </port>
			<port name="CQ">open </port>
			<port name="CMUX">open </port>
			<port name="D">ble6[3].A[0]->D  </port>
			<port name="DQ">open </port>
			<port name="DMUX">open </port>
			<port name="COUT">open </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
			<port name="CLK">open </port>
		</clocks>
		<block name="open" instance="ble6[0]"/>
		<block name="open" instance="ble6[1]"/>
		<block name="open" instance="ble6[2]"/>
		<block name="gnd" instance="ble6[3]" mode="O6O5LUT_XADDER">
			<inputs>
				<port name="A6-1">open open open open open open </port>
				<port name="AX">open </port>
				<port name="CIN">open </port>
			</inputs>
			<outputs>
				<port name="A">LUT5[0].out[0]->A  </port>
				<port name="AQ">open </port>
				<port name="AMUX">open </port>
				<port name="COUT">open </port>
			</outputs>
			<clocks>
				<port name="CLK">open </port>
			</clocks>
			<block name="gnd" instance="LUT5[0]" mode="LUT5">
				<inputs>
					<port name="in">open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:LUT5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="gnd" instance="lut[0]">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">gnd </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="LUT5[1]"/>
			<block name="open" instance="XADDER[0]"/>
			<block name="open" instance="FF[0]"/>
			<block name="open" instance="FF[1]"/>
		</block>
		<block name="open" instance="DUMMY[0]"/>
	</block>
	<block name="top^CLK" instance="IOB[539]" mode="ibuf">
		<inputs>
			<port name="O">open </port>
		</inputs>
		<outputs>
			<port name="I">ibuf[0].i[0]->i  </port>
			<port name="GND_WIRE">open </port>
			<port name="VCC_WIRE">open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^CLK" instance="ibuf[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="i">top^CLK </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

