// Seed: 3739665712
module module_0;
endmodule
module module_1 (
    input  wire  id_0,
    output tri0  id_1,
    output logic id_2,
    input  wire  id_3,
    input  wand  id_4,
    input  logic id_5,
    input  tri0  id_6
);
  always begin
    begin
      begin
        id_2 <= id_5;
      end
    end
    $display(1, 1);
  end
  wire id_8;
  wire id_9, id_10;
  wire id_11, id_12;
  wire id_13;
  module_0();
  wire id_14;
  tri1 id_15;
  wire id_16;
  wire id_17, id_18;
  assign id_15 = 1;
endmodule
