Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 22:01:11 2024
| Host         : eecs-digital-33 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------+-------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                  Instance                  |                      Module                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------------------------+-------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| top_level                                  |                                           (top) |       8236 |       7775 |     444 |   17 | 8190 |     13 |     15 |          0 |
|   (top_level)                              |                                           (top) |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|   blue_ser                                 |                                 tmds_serializer |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   cam1_stacker                             |                                         stacker |          7 |          7 |       0 |    0 |  269 |      0 |      0 |          0 |
|   cam2_stacker                             |                                       stacker_0 |          7 |          7 |       0 |    0 |  269 |      0 |      0 |          0 |
|   cdc_fifo_camera                          |                                            fifo |         39 |         39 |       0 |    0 |   82 |      1 |      0 |          0 |
|     (cdc_fifo_camera)                      |                                            fifo |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|     U0                                     |                         fifo_generator_v13_2_10 |         39 |         39 |       0 |    0 |   82 |      1 |      0 |          0 |
|       (U0)                                 |                         fifo_generator_v13_2_10 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst_fifo_gen                        |                   fifo_generator_v13_2_10_synth |         39 |         39 |       0 |    0 |   82 |      1 |      0 |          0 |
|         gconvfifo.rf                       |                              fifo_generator_top |         39 |         39 |       0 |    0 |   82 |      1 |      0 |          0 |
|   crw                                      |                                camera_registers |        106 |        106 |       0 |    0 |  104 |      0 |      0 |          0 |
|     (crw)                                  |                                camera_registers |          8 |          8 |       0 |    0 |   42 |      0 |      0 |          0 |
|     aia                                    |                                  addr_increment |          8 |          8 |       0 |    0 |    9 |      0 |      0 |          0 |
|     sccb_c                                 |                                      i2c_master |         90 |         90 |       0 |    0 |   53 |      0 |      0 |          0 |
|   ddr3_mig_inst                            |                                        ddr3_mig |       5346 |       4885 |     444 |   17 | 4055 |      0 |      0 |          0 |
|     (ddr3_mig_inst)                        |                                        ddr3_mig |        216 |          0 |     216 |    0 |    0 |      0 |      0 |          0 |
|     u_ddr3_mig_mig                         |                                    ddr3_mig_mig |       5130 |       4885 |     228 |   17 | 4055 |      0 |      0 |          0 |
|       temp_mon_enabled.u_tempmon           |                ddr3_migmig_7series_v4_2_tempmon |         39 |         39 |       0 |    0 |  122 |      0 |      0 |          0 |
|       u_ddr3_clk_ibuf                      |               ddr3_migmig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       u_ddr3_infrastructure                |         ddr3_migmig_7series_v4_2_infrastructure |         32 |         32 |       0 |    0 |   62 |      0 |      0 |          0 |
|       u_iodelay_ctrl                       |           ddr3_migmig_7series_v4_2_iodelay_ctrl |          2 |          2 |       0 |    0 |   15 |      0 |      0 |          0 |
|       u_memc_ui_top_std                    |        ddr3_migmig_7series_v4_2_memc_ui_top_std |       5057 |       4812 |     228 |   17 | 3856 |      0 |      0 |          0 |
|         (u_memc_ui_top_std)                |        ddr3_migmig_7series_v4_2_memc_ui_top_std |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mem_intfc0                         |              ddr3_migmig_7series_v4_2_mem_intfc |       4567 |       4518 |      32 |   17 | 3299 |      0 |      0 |          0 |
|         u_ui_top                           |                 ddr3_migmig_7series_v4_2_ui_top |        490 |        294 |     196 |    0 |  556 |      0 |      0 |          0 |
|   green_ser                                |                               tmds_serializer_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   hcounter1                                |                     evt_counter__parameterized0 |         17 |         17 |       0 |    0 |   11 |      0 |      0 |          0 |
|   lr                                       |                           luminance_reconstruct |         24 |         24 |       0 |    0 |   30 |      0 |      0 |          0 |
|   mssc                                     |                        seven_segment_controller |         16 |         16 |       0 |    0 |   25 |      0 |      0 |          0 |
|   r_cam1_unstacker                         |                                       unstacker |        128 |        128 |       0 |    0 |  133 |      0 |      0 |          0 |
|   r_cam2_unstacker                         |                                     unstacker_2 |        129 |        129 |       0 |    0 |  133 |      0 |      0 |          0 |
|   r_hdmi_unstacker                         |                                     unstacker_3 |        264 |        264 |       0 |    0 |  134 |      0 |      0 |          0 |
|   rd_cam1_fifo                             |                        ddr_fifo_wrap__xdcDup__4 |        145 |        145 |       0 |    0 |  254 |      2 |      1 |          0 |
|     (rd_cam1_fifo)                         |                        ddr_fifo_wrap__xdcDup__4 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|     xpm_fifo_axis_inst                     |                        xpm_fifo_axis__xdcDup__4 |        144 |        144 |       0 |    0 |  254 |      2 |      1 |          0 |
|       (xpm_fifo_axis_inst)                 |                        xpm_fifo_axis__xdcDup__4 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          0 |
|       gaxis_rst_sync.xpm_cdc_sync_rst_inst |                            xpm_cdc_sync_rst__27 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|       xpm_fifo_base_inst                   |                        xpm_fifo_base__xdcDup__4 |        142 |        142 |       0 |    0 |  251 |      2 |      1 |          0 |
|         (xpm_fifo_base_inst)               |                        xpm_fifo_base__xdcDup__4 |          6 |          6 |       0 |    0 |   22 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_dc_inst   |                 xpm_cdc_gray__parameterized1__9 |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_inst      |                                xpm_cdc_gray__19 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_cdc_pntr.rpw_gray_reg          |                             xpm_fifo_reg_vec_57 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wpr_gray_reg          |                             xpm_fifo_reg_vec_58 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_dc_inst   |                 xpm_cdc_gray__parameterized0__9 |         11 |         11 |       0 |    0 |   48 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_inst      |                                xpm_cdc_gray__18 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_fwft.rdpp1_inst                |                             xpm_counter_updn_59 |         10 |         10 |       0 |    0 |    2 |      0 |      0 |          0 |
|         gen_sdpram.xpm_memory_base_inst    |                              xpm_memory_base__9 |          0 |          0 |       0 |    0 |   20 |      2 |      1 |          0 |
|         rdp_inst                           |             xpm_counter_updn__parameterized0_60 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |          0 |
|         rdpp1_inst                         |             xpm_counter_updn__parameterized1_61 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         rst_d1_inst                        |                             xpm_fifo_reg_bit_62 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|         wrp_inst                           |             xpm_counter_updn__parameterized0_63 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|         wrpp1_inst                         |             xpm_counter_updn__parameterized1_64 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |          0 |
|         wrpp2_inst                         |             xpm_counter_updn__parameterized2_65 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
|         xpm_fifo_rst_inst                  |                         xpm_fifo_rst__xdcDup__4 |         18 |         18 |       0 |    0 |   19 |      0 |      0 |          0 |
|   rd_cam2_fifo                             |                        ddr_fifo_wrap__xdcDup__5 |        145 |        145 |       0 |    0 |  254 |      2 |      1 |          0 |
|     (rd_cam2_fifo)                         |                        ddr_fifo_wrap__xdcDup__5 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|     xpm_fifo_axis_inst                     |                        xpm_fifo_axis__xdcDup__5 |        144 |        144 |       0 |    0 |  254 |      2 |      1 |          0 |
|       (xpm_fifo_axis_inst)                 |                        xpm_fifo_axis__xdcDup__5 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          0 |
|       gaxis_rst_sync.xpm_cdc_sync_rst_inst |                            xpm_cdc_sync_rst__30 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|       xpm_fifo_base_inst                   |                        xpm_fifo_base__xdcDup__5 |        142 |        142 |       0 |    0 |  251 |      2 |      1 |          0 |
|         (xpm_fifo_base_inst)               |                        xpm_fifo_base__xdcDup__5 |          6 |          6 |       0 |    0 |   22 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_dc_inst   |                xpm_cdc_gray__parameterized1__10 |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_inst      |                                xpm_cdc_gray__21 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_cdc_pntr.rpw_gray_reg          |                             xpm_fifo_reg_vec_48 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wpr_gray_reg          |                             xpm_fifo_reg_vec_49 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_dc_inst   |                xpm_cdc_gray__parameterized0__10 |         11 |         11 |       0 |    0 |   48 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_inst      |                                xpm_cdc_gray__20 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_fwft.rdpp1_inst                |                             xpm_counter_updn_50 |         10 |         10 |       0 |    0 |    2 |      0 |      0 |          0 |
|         gen_sdpram.xpm_memory_base_inst    |                             xpm_memory_base__10 |          0 |          0 |       0 |    0 |   20 |      2 |      1 |          0 |
|         rdp_inst                           |             xpm_counter_updn__parameterized0_51 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |          0 |
|         rdpp1_inst                         |             xpm_counter_updn__parameterized1_52 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         rst_d1_inst                        |                             xpm_fifo_reg_bit_53 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|         wrp_inst                           |             xpm_counter_updn__parameterized0_54 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|         wrpp1_inst                         |             xpm_counter_updn__parameterized1_55 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |          0 |
|         wrpp2_inst                         |             xpm_counter_updn__parameterized2_56 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
|         xpm_fifo_rst_inst                  |                         xpm_fifo_rst__xdcDup__5 |         18 |         18 |       0 |    0 |   19 |      0 |      0 |          0 |
|   rd_hdmi_fifo                             |                                   ddr_fifo_wrap |        145 |        145 |       0 |    0 |  234 |      2 |      1 |          0 |
|     (rd_hdmi_fifo)                         |                                   ddr_fifo_wrap |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|     xpm_fifo_axis_inst                     |                                   xpm_fifo_axis |        144 |        144 |       0 |    0 |  234 |      2 |      1 |          0 |
|       (xpm_fifo_axis_inst)                 |                                   xpm_fifo_axis |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          0 |
|       gaxis_rst_sync.xpm_cdc_sync_rst_inst |                            xpm_cdc_sync_rst__33 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|       xpm_fifo_base_inst                   |                                   xpm_fifo_base |        142 |        142 |       0 |    0 |  231 |      2 |      1 |          0 |
|         (xpm_fifo_base_inst)               |                                   xpm_fifo_base |          6 |          6 |       0 |    0 |   22 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_dc_inst   |                    xpm_cdc_gray__parameterized1 |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_inst      |                                    xpm_cdc_gray |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_cdc_pntr.rpw_gray_reg          |                             xpm_fifo_reg_vec_39 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wpr_gray_reg          |                             xpm_fifo_reg_vec_40 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_dc_inst   |                    xpm_cdc_gray__parameterized0 |         11 |         11 |       0 |    0 |   48 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_inst      |                                xpm_cdc_gray__22 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_fwft.rdpp1_inst                |                             xpm_counter_updn_41 |         10 |         10 |       0 |    0 |    2 |      0 |      0 |          0 |
|         gen_sdpram.xpm_memory_base_inst    |                                 xpm_memory_base |          0 |          0 |       0 |    0 |    0 |      2 |      1 |          0 |
|         rdp_inst                           |             xpm_counter_updn__parameterized0_42 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |          0 |
|         rdpp1_inst                         |             xpm_counter_updn__parameterized1_43 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         rst_d1_inst                        |                             xpm_fifo_reg_bit_44 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|         wrp_inst                           |             xpm_counter_updn__parameterized0_45 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|         wrpp1_inst                         |             xpm_counter_updn__parameterized1_46 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |          0 |
|         wrpp2_inst                         |             xpm_counter_updn__parameterized2_47 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
|         xpm_fifo_rst_inst                  |                                    xpm_fifo_rst |         18 |         18 |       0 |    0 |   19 |      0 |      0 |          0 |
|   readwrite_looper                         |                               traffic_generator |        461 |        461 |       0 |    0 |  582 |      0 |      0 |          0 |
|     (readwrite_looper)                     |                               traffic_generator |        401 |        401 |       0 |    0 |  534 |      0 |      0 |          0 |
|     read_counter                           |                                     evt_counter |         10 |         10 |       0 |    0 |   16 |      0 |      0 |          0 |
|     request_counter                        |                                  evt_counter_37 |         27 |         27 |       0 |    0 |   16 |      0 |      0 |          0 |
|     write_counter                          |                                  evt_counter_38 |         23 |         23 |       0 |    0 |   16 |      0 |      0 |          0 |
|   red_ser                                  |                               tmds_serializer_4 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|   registers                                |               xilinx_single_port_ram_read_first |          6 |          6 |       0 |    0 |    0 |      0 |      1 |          0 |
|   sad_calculator                           |                                    depth_mapper |        747 |        747 |       0 |    0 |  595 |      0 |      8 |          0 |
|     left_lbuff                             |                                     line_buffer |         31 |         31 |       0 |    0 |   88 |      0 |      4 |          0 |
|       (left_lbuff)                         |                                     line_buffer |         27 |         27 |       0 |    0 |   88 |      0 |      0 |          0 |
|       genblk1[0].line_buffer_ram           | xilinx_true_dual_port_read_first_1_clock_ram_33 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|       genblk1[1].line_buffer_ram           | xilinx_true_dual_port_read_first_1_clock_ram_34 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|       genblk1[2].line_buffer_ram           | xilinx_true_dual_port_read_first_1_clock_ram_35 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|       genblk1[3].line_buffer_ram           | xilinx_true_dual_port_read_first_1_clock_ram_36 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|     right_lbuff                            |                                  line_buffer_29 |         29 |         29 |       0 |    0 |   32 |      0 |      4 |          0 |
|       (right_lbuff)                        |                                  line_buffer_29 |         25 |         25 |       0 |    0 |   32 |      0 |      0 |          0 |
|       genblk1[0].line_buffer_ram           |    xilinx_true_dual_port_read_first_1_clock_ram |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|       genblk1[1].line_buffer_ram           | xilinx_true_dual_port_read_first_1_clock_ram_30 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|       genblk1[2].line_buffer_ram           | xilinx_true_dual_port_read_first_1_clock_ram_31 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|       genblk1[3].line_buffer_ram           | xilinx_true_dual_port_read_first_1_clock_ram_32 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|     sadCalc                                |                                             sad |        687 |        687 |       0 |    0 |  475 |      0 |      0 |          0 |
|   sad_data_fifo                            |                        ddr_fifo_wrap__xdcDup__3 |        145 |        145 |       0 |    0 |  234 |      2 |      1 |          0 |
|     (sad_data_fifo)                        |                        ddr_fifo_wrap__xdcDup__3 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|     xpm_fifo_axis_inst                     |                        xpm_fifo_axis__xdcDup__3 |        144 |        144 |       0 |    0 |  234 |      2 |      1 |          0 |
|       (xpm_fifo_axis_inst)                 |                        xpm_fifo_axis__xdcDup__3 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          0 |
|       gaxis_rst_sync.xpm_cdc_sync_rst_inst |                            xpm_cdc_sync_rst__24 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|       xpm_fifo_base_inst                   |                        xpm_fifo_base__xdcDup__3 |        142 |        142 |       0 |    0 |  231 |      2 |      1 |          0 |
|         (xpm_fifo_base_inst)               |                        xpm_fifo_base__xdcDup__3 |          6 |          6 |       0 |    0 |   22 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_dc_inst   |                 xpm_cdc_gray__parameterized1__8 |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_inst      |                                xpm_cdc_gray__17 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_cdc_pntr.rpw_gray_reg          |                             xpm_fifo_reg_vec_20 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wpr_gray_reg          |                             xpm_fifo_reg_vec_21 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_dc_inst   |                 xpm_cdc_gray__parameterized0__8 |         11 |         11 |       0 |    0 |   48 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_inst      |                                xpm_cdc_gray__16 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_fwft.rdpp1_inst                |                             xpm_counter_updn_22 |         10 |         10 |       0 |    0 |    2 |      0 |      0 |          0 |
|         gen_sdpram.xpm_memory_base_inst    |                              xpm_memory_base__8 |          0 |          0 |       0 |    0 |    0 |      2 |      1 |          0 |
|         rdp_inst                           |             xpm_counter_updn__parameterized0_23 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |          0 |
|         rdpp1_inst                         |             xpm_counter_updn__parameterized1_24 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         rst_d1_inst                        |                             xpm_fifo_reg_bit_25 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|         wrp_inst                           |             xpm_counter_updn__parameterized0_26 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|         wrpp1_inst                         |             xpm_counter_updn__parameterized1_27 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |          0 |
|         wrpp2_inst                         |             xpm_counter_updn__parameterized2_28 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
|         xpm_fifo_rst_inst                  |                         xpm_fifo_rst__xdcDup__3 |         18 |         18 |       0 |    0 |   19 |      0 |      0 |          0 |
|   sad_stacker                              |                                       stacker_5 |          7 |          7 |       0 |    0 |  238 |      0 |      0 |          0 |
|   tmds_blue                                |                                    tmds_encoder |          3 |          3 |       0 |    0 |   14 |      0 |      0 |          0 |
|     (tmds_blue)                            |                                    tmds_encoder |          2 |          2 |       0 |    0 |   14 |      0 |      0 |          0 |
|     mtm                                    |                                    tm_choice_19 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|   tmds_red                                 |                                  tmds_encoder_6 |          2 |          2 |       0 |    0 |   14 |      0 |      0 |          0 |
|     (tmds_red)                             |                                  tmds_encoder_6 |          1 |          1 |       0 |    0 |   14 |      0 |      0 |          0 |
|     mtm                                    |                                       tm_choice |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|   vcounter1                                |                     evt_counter__parameterized1 |         17 |         17 |       0 |    0 |    9 |      0 |      0 |          0 |
|   vsg                                      |                                   video_sig_gen |         39 |         39 |       0 |    0 |   24 |      0 |      0 |          0 |
|   wizard_cam                               |                            clk_wiz_half_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   wizard_hdmi                              |                                 cw_hdmi_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   wizard_migcam                            |                                 cw_fast_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   wr_cam1_data_fifo                        |                        ddr_fifo_wrap__xdcDup__1 |        145 |        145 |       0 |    0 |  234 |      2 |      1 |          0 |
|     (wr_cam1_data_fifo)                    |                        ddr_fifo_wrap__xdcDup__1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|     xpm_fifo_axis_inst                     |                        xpm_fifo_axis__xdcDup__1 |        144 |        144 |       0 |    0 |  234 |      2 |      1 |          0 |
|       (xpm_fifo_axis_inst)                 |                        xpm_fifo_axis__xdcDup__1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          0 |
|       gaxis_rst_sync.xpm_cdc_sync_rst_inst |                            xpm_cdc_sync_rst__18 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|       xpm_fifo_base_inst                   |                        xpm_fifo_base__xdcDup__1 |        142 |        142 |       0 |    0 |  231 |      2 |      1 |          0 |
|         (xpm_fifo_base_inst)               |                        xpm_fifo_base__xdcDup__1 |          6 |          6 |       0 |    0 |   22 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_dc_inst   |                 xpm_cdc_gray__parameterized1__6 |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_inst      |                                xpm_cdc_gray__13 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_cdc_pntr.rpw_gray_reg          |                             xpm_fifo_reg_vec_10 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wpr_gray_reg          |                             xpm_fifo_reg_vec_11 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_dc_inst   |                 xpm_cdc_gray__parameterized0__6 |         11 |         11 |       0 |    0 |   48 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_inst      |                                xpm_cdc_gray__12 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_fwft.rdpp1_inst                |                             xpm_counter_updn_12 |         10 |         10 |       0 |    0 |    2 |      0 |      0 |          0 |
|         gen_sdpram.xpm_memory_base_inst    |                              xpm_memory_base__6 |          0 |          0 |       0 |    0 |    0 |      2 |      1 |          0 |
|         rdp_inst                           |             xpm_counter_updn__parameterized0_13 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |          0 |
|         rdpp1_inst                         |             xpm_counter_updn__parameterized1_14 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         rst_d1_inst                        |                             xpm_fifo_reg_bit_15 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|         wrp_inst                           |             xpm_counter_updn__parameterized0_16 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|         wrpp1_inst                         |             xpm_counter_updn__parameterized1_17 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |          0 |
|         wrpp2_inst                         |             xpm_counter_updn__parameterized2_18 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
|         xpm_fifo_rst_inst                  |                         xpm_fifo_rst__xdcDup__1 |         18 |         18 |       0 |    0 |   19 |      0 |      0 |          0 |
|   wr_cam2_data_fifo                        |                        ddr_fifo_wrap__xdcDup__2 |        145 |        145 |       0 |    0 |  234 |      2 |      1 |          0 |
|     (wr_cam2_data_fifo)                    |                        ddr_fifo_wrap__xdcDup__2 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|     xpm_fifo_axis_inst                     |                        xpm_fifo_axis__xdcDup__2 |        144 |        144 |       0 |    0 |  234 |      2 |      1 |          0 |
|       (xpm_fifo_axis_inst)                 |                        xpm_fifo_axis__xdcDup__2 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          0 |
|       gaxis_rst_sync.xpm_cdc_sync_rst_inst |                            xpm_cdc_sync_rst__21 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|       xpm_fifo_base_inst                   |                        xpm_fifo_base__xdcDup__2 |        142 |        142 |       0 |    0 |  231 |      2 |      1 |          0 |
|         (xpm_fifo_base_inst)               |                        xpm_fifo_base__xdcDup__2 |          6 |          6 |       0 |    0 |   22 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_dc_inst   |                 xpm_cdc_gray__parameterized1__7 |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|         gen_cdc_pntr.rd_pntr_cdc_inst      |                                xpm_cdc_gray__15 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_cdc_pntr.rpw_gray_reg          |                                xpm_fifo_reg_vec |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wpr_gray_reg          |                              xpm_fifo_reg_vec_7 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_dc_inst   |                 xpm_cdc_gray__parameterized0__7 |         11 |         11 |       0 |    0 |   48 |      0 |      0 |          0 |
|         gen_cdc_pntr.wr_pntr_cdc_inst      |                                xpm_cdc_gray__14 |          9 |          9 |       0 |    0 |   28 |      0 |      0 |          0 |
|         gen_fwft.rdpp1_inst                |                                xpm_counter_updn |         10 |         10 |       0 |    0 |    2 |      0 |      0 |          0 |
|         gen_sdpram.xpm_memory_base_inst    |                              xpm_memory_base__7 |          0 |          0 |       0 |    0 |    0 |      2 |      1 |          0 |
|         rdp_inst                           |                xpm_counter_updn__parameterized0 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |          0 |
|         rdpp1_inst                         |                xpm_counter_updn__parameterized1 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|         rst_d1_inst                        |                                xpm_fifo_reg_bit |          3 |          3 |       0 |    0 |    1 |      0 |      0 |          0 |
|         wrp_inst                           |              xpm_counter_updn__parameterized0_8 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|         wrpp1_inst                         |              xpm_counter_updn__parameterized1_9 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |          0 |
|         wrpp2_inst                         |                xpm_counter_updn__parameterized2 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
|         xpm_fifo_rst_inst                  |                         xpm_fifo_rst__xdcDup__2 |         18 |         18 |       0 |    0 |   19 |      0 |      0 |          0 |
+--------------------------------------------+-------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


