
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.039197                       # Number of seconds simulated
sim_ticks                                 39196873000                       # Number of ticks simulated
final_tick                                39196873000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111670                       # Simulator instruction rate (inst/s)
host_op_rate                                   193472                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43771163                       # Simulator tick rate (ticks/s)
host_mem_usage                                2215296                       # Number of bytes of host memory used
host_seconds                                   895.50                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     173253125                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             36864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             12864                       # Number of bytes read from this memory
system.physmem.bytes_read::total                49728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        36864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36864                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                576                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                201                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   777                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               940483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               328189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1268673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          940483                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             940483                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              940483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              328189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1268673                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        437.864260                       # Cycle average of tags in use
system.l2.total_refs                               42                       # Total number of references to valid blocks.
system.l2.sampled_refs                            691                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.060781                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             1.298336                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             352.596384                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              83.969540                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000317                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.086083                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.020500                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.106900                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                   38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      39                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                7                       # number of Writeback hits
system.l2.Writeback_hits::total                     7                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                    38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                       39                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   38                       # number of overall hits
system.l2.overall_hits::cpu.data                    1                       # number of overall hits
system.l2.overall_hits::total                      39                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                576                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                111                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   687                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               90                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  90                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 576                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 201                       # number of demand (read+write) misses
system.l2.demand_misses::total                    777                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                576                       # number of overall misses
system.l2.overall_misses::cpu.data                201                       # number of overall misses
system.l2.overall_misses::total                   777                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     31024000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      6222000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        37246000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4896000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4896000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      31024000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      11118000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         42142000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     31024000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     11118000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        42142000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 726                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            7                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 7                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                90                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               614                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  816                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              614                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 816                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.938111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.991071                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.946281                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.938111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.995050                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952206                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.938111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.995050                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952206                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53861.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56054.054054                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54215.429403                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data        54400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        54400                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53861.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 55313.432836                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54236.808237                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53861.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 55313.432836                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54236.808237                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           576                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              687                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           90                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             90                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               777                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              777                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     23999500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      4878500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     28878000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3812000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3812000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      8690500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     32690000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      8690500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     32690000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.938111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.991071                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.946281                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.938111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.995050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.952206                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.938111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.995050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.952206                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41665.798611                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43950.450450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42034.934498                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 42355.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42355.555556                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41665.798611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 43236.318408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42072.072072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41665.798611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 43236.318408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42072.072072                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                31084024                       # Number of BP lookups
system.cpu.branchPred.condPredicted          31084024                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1151630                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             30897272                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                29672490                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.035954                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.cpu.numCycles                         78393747                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3661295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      128986810                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    31084024                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           29672490                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      64496118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9868843                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                1490193                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            82                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   3640090                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1787                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           78364884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.850251                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.455309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13868943     17.70%     17.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1566965      2.00%     19.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1817018      2.32%     22.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 26289233     33.55%     55.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 34822725     44.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             78364884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.396512                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.645371                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5167643                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1119245                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  63360619                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   196                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8717181                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              219337025                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8717181                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6674661                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    5255                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            830                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  61853712                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1113245                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              215507321                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                741941                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                   323                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           309345912                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             508429176                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        508427835                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1341                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             248279170                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 61066639                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2226548                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1634065                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1588708                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                33                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               32                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  207534611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  60                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 183740092                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           9468377                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        34280709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     61583557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      78364884                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.344674                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.197054                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14437751     18.42%     18.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1886738      2.41%     20.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6363566      8.12%     28.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            53581094     68.37%     97.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2095735      2.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        78364884                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                46484438    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    55      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1137717      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             179470495     97.68%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 289      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1633696      0.89%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1497895      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              183740092                       # Type of FU issued
system.cpu.iq.rate                           2.343811                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    46484493                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.252990                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          501797082                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         241814669                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    183688709                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 855                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                723                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          345                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              229086422                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     446                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           370949                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       136157                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        91350                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8717181                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1907                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    27                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           207534671                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                52                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1634065                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1588708                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1763528                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        75570                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1839098                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             183696748                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1632696                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             43343                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3130427                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 25007596                       # Number of branches executed
system.cpu.iew.exec_stores                    1497731                       # Number of stores executed
system.cpu.iew.exec_rate                     2.343258                       # Inst execution rate
system.cpu.iew.wb_sent                      183689257                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     183689054                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 146294310                       # num instructions producing a value
system.cpu.iew.wb_consumers                 255405758                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.343160                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.572792                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        34281491                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1151643                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     69647703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.487564                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.429550                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10252369     14.72%     14.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11817546     16.97%     31.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1189028      1.71%     33.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     26497517     38.05%     71.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     19891243     28.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     69647703                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              173253125                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2995263                       # Number of memory references committed
system.cpu.commit.loads                       1497906                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   24177881                       # Number of branches committed
system.cpu.commit.fp_insts                        301                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 172127891                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              19891243                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    257291076                       # The number of ROB reads
system.cpu.rob.rob_writes                   423786492                       # The number of ROB writes
system.cpu.timesIdled                             398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           28863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     173253125                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.783937                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.783937                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.275612                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.275612                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                375421088                       # number of integer regfile reads
system.cpu.int_regfile_writes               263135988                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       541                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      266                       # number of floating regfile writes
system.cpu.misc_regfile_reads                52300465                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                    186                       # number of replacements
system.cpu.icache.tagsinuse                311.767785                       # Cycle average of tags in use
system.cpu.icache.total_refs                  3639340                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    614                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                5927.263844                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     311.767785                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.608921                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.608921                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      3639340                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3639340                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3639340                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3639340                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3639340                       # number of overall hits
system.cpu.icache.overall_hits::total         3639340                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          750                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           750                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          750                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            750                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          750                       # number of overall misses
system.cpu.icache.overall_misses::total           750                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     38949000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38949000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     38949000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38949000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     38949000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38949000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3640090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3640090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3640090                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3640090                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3640090                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3640090                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000206                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000206                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        51932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        51932                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        51932                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        51932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        51932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        51932                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          614                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     32022000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32022000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     32022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     32022000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32022000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000169                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000169                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000169                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000169                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52153.094463                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52153.094463                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52153.094463                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52153.094463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52153.094463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52153.094463                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                     11                       # number of replacements
system.cpu.dcache.tagsinuse                152.252044                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2758788                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    202                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               13657.366337                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     152.252044                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.297367                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.297367                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      1261521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1261521                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1497267                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1497267                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2758788                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2758788                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2758788                       # number of overall hits
system.cpu.dcache.overall_hits::total         2758788                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           186                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           90                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          276                       # number of overall misses
system.cpu.dcache.overall_misses::total           276                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10141000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      5167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5167000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     15308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     15308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     15308000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     15308000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1261707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1261707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1497357                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1497357                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2759064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2759064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2759064                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2759064                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000060                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000100                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000100                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54521.505376                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54521.505376                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57411.111111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57411.111111                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55463.768116                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55463.768116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55463.768116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55463.768116                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          223                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           74                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           74                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          202                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      6346500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6346500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4987000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4987000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     11333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     11333500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11333500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56665.178571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56665.178571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55411.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55411.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56106.435644                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56106.435644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56106.435644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56106.435644                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
