Analysis & Synthesis report for Camera
Fri Oct 24 17:52:31 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|max_channel_d
 11. State Machine - |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|max_channel
 12. State Machine - |top_level|ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Top-level Entity: |top_level
 18. Source assignments for image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated
 19. Source assignments for image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated
 20. Parameter Settings for User Entity Instance: video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: ov7670_controller:U1
 22. Parameter Settings for User Entity Instance: image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: color_debug:U5|color_detector:detector
 25. Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2
 27. Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "color_debug:U5|rgb_to_hsv:hsv_converter"
 30. Port Connectivity Checks: "color_debug:U5"
 31. Port Connectivity Checks: "image_buffer:U3"
 32. Port Connectivity Checks: "ov7670_controller:U1|i2c_sender:Inst_i2c_sender"
 33. Port Connectivity Checks: "ov7670_controller:U1"
 34. Port Connectivity Checks: "video_PLL:U0"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Oct 24 17:52:31 2025       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; Camera                                      ;
; Top-level Entity Name           ; top_level                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 355                                         ;
; Total pins                      ; 78                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,572,864                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_level          ; Camera             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+-------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library   ;
+-------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+-----------+
; ../../Quartus_Prime/Camera_testing/top_level.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv                     ;           ;
; ../../Quartus_Prime/Camera_testing/seven_seg.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/bwood/Quartus_Prime/Camera_testing/seven_seg.sv                     ;           ;
; ../../Quartus_Prime/Camera_testing/display.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/bwood/Quartus_Prime/Camera_testing/display.sv                       ;           ;
; ov7670_pixel_capture.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/bwood/Merchants-Major/camera_test1/ov7670_pixel_capture.sv          ;           ;
; image_buffer.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/bwood/Merchants-Major/camera_test1/image_buffer.sv                  ;           ;
; ov7670_registers.v                              ; yes             ; User Verilog HDL File        ; C:/Users/bwood/Merchants-Major/camera_test1/ov7670_registers.v               ;           ;
; i2c_sender.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/bwood/Merchants-Major/camera_test1/i2c_sender.v                     ;           ;
; ov7670_controller.v                             ; yes             ; User Verilog HDL File        ; C:/Users/bwood/Merchants-Major/camera_test1/ov7670_controller.v              ;           ;
; video_PLL.v                                     ; yes             ; User Wizard-Generated File   ; C:/Users/bwood/Merchants-Major/camera_test1/video_PLL.v                      ; video_PLL ;
; video_PLL/video_PLL_0002.v                      ; yes             ; User Verilog HDL File        ; C:/Users/bwood/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v       ; video_PLL ;
; image_RAM.v                                     ; yes             ; User Wizard-Generated File   ; C:/Users/bwood/Merchants-Major/camera_test1/image_RAM.v                      ;           ;
; vga_driver.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/bwood/Merchants-Major/camera_test1/vga_driver.sv                    ;           ;
; colour_detect.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/bwood/Merchants-Major/camera_test1/colour_detect.sv                 ;           ;
; colour_debug.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/bwood/Merchants-Major/camera_test1/colour_debug.sv                  ;           ;
; rbg_to_hsv.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv                    ;           ;
; roi_overlay.sv                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/bwood/Merchants-Major/camera_test1/roi_overlay.sv                   ;           ;
; altera_pll.v                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v          ;           ;
; altsyncram.tdf                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;           ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;           ;
; lpm_mux.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;           ;
; lpm_decode.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;           ;
; aglobal201.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;           ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;           ;
; altrom.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;           ;
; altram.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;           ;
; altdpram.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;           ;
; db/altsyncram_a2q1.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/bwood/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf           ;           ;
; db/decode_dla.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/bwood/Merchants-Major/camera_test1/db/decode_dla.tdf                ;           ;
; db/decode_61a.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/bwood/Merchants-Major/camera_test1/db/decode_61a.tdf                ;           ;
; db/mux_8hb.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/bwood/Merchants-Major/camera_test1/db/mux_8hb.tdf                   ;           ;
; lpm_divide.tdf                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;           ;
; abs_divider.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc       ;           ;
; sign_div_unsign.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;           ;
; db/lpm_divide_obm.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/bwood/Merchants-Major/camera_test1/db/lpm_divide_obm.tdf            ;           ;
; db/sign_div_unsign_ulh.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/bwood/Merchants-Major/camera_test1/db/sign_div_unsign_ulh.tdf       ;           ;
; db/alt_u_div_20f.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/bwood/Merchants-Major/camera_test1/db/alt_u_div_20f.tdf             ;           ;
+-------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 757                                                                               ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 1364                                                                              ;
;     -- 7 input functions                    ; 2                                                                                 ;
;     -- 6 input functions                    ; 133                                                                               ;
;     -- 5 input functions                    ; 243                                                                               ;
;     -- 4 input functions                    ; 346                                                                               ;
;     -- <=3 input functions                  ; 640                                                                               ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 355                                                                               ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 78                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 1572864                                                                           ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 2                                                                                 ;
;     -- PLLs                                 ; 2                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 515                                                                               ;
; Total fan-out                               ; 12147                                                                             ;
; Average fan-out                             ; 5.87                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name          ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top_level                                     ; 1364 (12)           ; 355 (0)                   ; 1572864           ; 0          ; 78   ; 0            ; |top_level                                                                                                                                         ; top_level            ; work         ;
;    |color_debug:U5|                            ; 898 (30)            ; 74 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5                                                                                                                          ; color_debug          ; work         ;
;       |rgb_to_hsv:hsv_converter|               ; 868 (130)           ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter                                                                                                 ; rgb_to_hsv           ; work         ;
;          |lpm_divide:Div0|                     ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_obm:auto_generated|    ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0|lpm_divide_obm:auto_generated                                                   ; lpm_divide_obm       ; work         ;
;                |sign_div_unsign_ulh:divider|   ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh  ; work         ;
;                   |alt_u_div_20f:divider|      ; 246 (246)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_20f:divider ; alt_u_div_20f        ; work         ;
;          |lpm_divide:Div1|                     ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_obm:auto_generated|    ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1|lpm_divide_obm:auto_generated                                                   ; lpm_divide_obm       ; work         ;
;                |sign_div_unsign_ulh:divider|   ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh  ; work         ;
;                   |alt_u_div_20f:divider|      ; 246 (246)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_20f:divider ; alt_u_div_20f        ; work         ;
;          |lpm_divide:Div2|                     ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_obm:auto_generated|    ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2|lpm_divide_obm:auto_generated                                                   ; lpm_divide_obm       ; work         ;
;                |sign_div_unsign_ulh:divider|   ; 246 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh  ; work         ;
;                   |alt_u_div_20f:divider|      ; 246 (246)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_20f:divider ; alt_u_div_20f        ; work         ;
;    |display:u_display|                         ; 61 (33)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|display:u_display                                                                                                                       ; display              ; work         ;
;       |seven_seg:u_digit0|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|display:u_display|seven_seg:u_digit0                                                                                                    ; seven_seg            ; work         ;
;       |seven_seg:u_digit1|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|display:u_display|seven_seg:u_digit1                                                                                                    ; seven_seg            ; work         ;
;       |seven_seg:u_digit2|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|display:u_display|seven_seg:u_digit2                                                                                                    ; seven_seg            ; work         ;
;       |seven_seg:u_digit3|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|display:u_display|seven_seg:u_digit3                                                                                                    ; seven_seg            ; work         ;
;    |image_buffer:U3|                           ; 83 (59)             ; 23 (17)                   ; 1572864           ; 0          ; 0    ; 0            ; |top_level|image_buffer:U3                                                                                                                         ; image_buffer         ; work         ;
;       |image_RAM:Inst_buffer_bottom|           ; 8 (0)               ; 6 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom                                                                                            ; image_RAM            ; work         ;
;          |altsyncram:altsyncram_component|     ; 8 (0)               ; 6 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component                                                            ; altsyncram           ; work         ;
;             |altsyncram_a2q1:auto_generated|   ; 8 (0)               ; 6 (6)                     ; 786432            ; 0          ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated                             ; altsyncram_a2q1      ; work         ;
;                |decode_dla:decode2|            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|decode_dla:decode2          ; decode_dla           ; work         ;
;       |image_RAM:Inst_buffer_top|              ; 16 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top                                                                                               ; image_RAM            ; work         ;
;          |altsyncram:altsyncram_component|     ; 16 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component                                                               ; altsyncram           ; work         ;
;             |altsyncram_a2q1:auto_generated|   ; 16 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated                                ; altsyncram_a2q1      ; work         ;
;                |decode_61a:rden_decode_b|      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|decode_61a:rden_decode_b       ; decode_61a           ; work         ;
;                |decode_dla:decode2|            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|decode_dla:decode2             ; decode_dla           ; work         ;
;    |ov7670_controller:U1|                      ; 209 (0)             ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|ov7670_controller:U1                                                                                                                    ; ov7670_controller    ; work         ;
;       |i2c_sender:Inst_i2c_sender|             ; 73 (73)             ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|ov7670_controller:U1|i2c_sender:Inst_i2c_sender                                                                                         ; i2c_sender           ; work         ;
;       |ov7670_registers:Inst_ov7670_registers| ; 136 (136)           ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers                                                                             ; ov7670_registers     ; work         ;
;    |ov7670_pixel_capture:DUT1|                 ; 24 (24)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|ov7670_pixel_capture:DUT1                                                                                                               ; ov7670_pixel_capture ; work         ;
;    |roi_overlay:overlay_inst|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|roi_overlay:overlay_inst                                                                                                                ; roi_overlay          ; work         ;
;    |vga_driver:U4|                             ; 74 (74)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga_driver:U4                                                                                                                           ; vga_driver           ; work         ;
;    |video_PLL:U0|                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|video_PLL:U0                                                                                                                            ; video_PLL            ; video_PLL    ;
;       |video_PLL_0002:video_pll_inst|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|video_PLL:U0|video_PLL_0002:video_pll_inst                                                                                              ; video_PLL_0002       ; video_PLL    ;
;          |altera_pll:altera_pll_i|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i                                                                      ; altera_pll           ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |top_level|video_PLL:U0                                 ; video_PLL.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom ; image_RAM.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top    ; image_RAM.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|max_channel_d ;
+------------------+------------------+------------------+-------------------------+
; Name             ; max_channel_d.00 ; max_channel_d.10 ; max_channel_d.01        ;
+------------------+------------------+------------------+-------------------------+
; max_channel_d.00 ; 0                ; 0                ; 0                       ;
; max_channel_d.01 ; 1                ; 0                ; 1                       ;
; max_channel_d.10 ; 1                ; 1                ; 0                       ;
+------------------+------------------+------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|max_channel ;
+----------------+----------------+----------------+-----------------------------+
; Name           ; max_channel.00 ; max_channel.10 ; max_channel.01              ;
+----------------+----------------+----------------+-----------------------------+
; max_channel.00 ; 0              ; 0              ; 0                           ;
; max_channel.01 ; 1              ; 0              ; 1                           ;
; max_channel.10 ; 1              ; 1              ; 0                           ;
+----------------+----------------+----------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; sreg.1111111111111111 ; sreg.1100100101100000 ; sreg.1011100000001010 ; sreg.1011001110000010 ; sreg.1011001000001110 ; sreg.1011000100001100 ; sreg.1011000010000100 ; sreg.1001101000000000 ; sreg.1001011000000000 ; sreg.1001000100000000 ; sreg.1001000000000000 ; sreg.1000111100000000 ; sreg.1000111000000000 ; sreg.1000110101001111 ; sreg.1000110000000010 ; sreg.0111010000010000 ; sreg.0111000100000000 ; sreg.0110101101001010 ; sreg.0110100100000000 ; sreg.0101100000011110 ; sreg.0101011001000000 ; sreg.0101010001000000 ; sreg.0101001100101001 ; sreg.0101001000010111 ; sreg.0101000100001100 ; sreg.0101000000110100 ; sreg.0100111101000000 ; sreg.0100111000100000 ; sreg.0100110101000000 ; sreg.0100000011010000 ; sreg.0011111000000000 ; sreg.0011110111000000 ; sreg.0011110001111000 ; sreg.0011101000000100 ; sreg.0011100100101010 ; sreg.0011100001110001 ; sreg.0011011100011101 ; sreg.0011010100001011 ; sreg.0011001100001011 ; sreg.0011001010100100 ; sreg.0010100100000111 ; sreg.0010001010010001 ; sreg.0010000100000010 ; sreg.0001111000110111 ; sreg.0001101001111011 ; sreg.0001100100000011 ; sreg.0001100001100001 ; sreg.0001011100010001 ; sreg.0001011000000010 ; sreg.0001010000000000 ; sreg.0001001111100111 ; sreg.0001001010000000 ; sreg.0001001000000100 ; sreg.0001000100001111 ; sreg.0000111101001011 ; sreg.0000111001100001 ; sreg.0000110000000000 ; sreg.0000010000000000 ; sreg.0000001100001010 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; sreg.0000001100001010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; sreg.0000010000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; sreg.0000110000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; sreg.0000111001100001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; sreg.0000111101001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001000100001111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001001000000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001001010000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001001111100111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001010000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001011000000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001011100010001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001100001100001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001100100000011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001101001111011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001111000110111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010000100000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010001010010001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010100100000111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011001010100100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011001100001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011010100001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011011100011101 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011100001110001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011100100101010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011101000000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011110001111000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011110111000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011111000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100000011010000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100110101000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100111000100000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100111101000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101000000110100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101000100001100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101001000010111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101001100101001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101010001000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101011001000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101100000011110 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0110100100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0110101101001010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0111000100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0111010000010000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000110000000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000110101001111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000111000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000111100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001000000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001000100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001011000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001101000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011000010000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011000100001100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011001000001110 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011001110000010 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011100000001010 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1100100101100000 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1111111111111111 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; display:u_display|current_state[2..31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                       ;
; vga_driver:U4|state[2..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                       ;
; color_debug:U5|rgb_to_hsv:hsv_converter|min_val[4]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|min_val[0]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|max_val[3]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|max_val[7]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|max_val[2]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|max_val[6]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|max_val[1]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|max_val[5]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|max_val[0]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|max_val[4]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|min_val[3]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|min_val[7]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|min_val[2]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|min_val[6]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|min_val[1]                                                                            ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|min_val[5]                                                                               ;
; color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[3]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[7]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[2]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[6]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[1]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[5]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[0]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|r8_d[4]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[3]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[7]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[2]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[6]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[1]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[5]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[0]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|g8_d[4]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[3]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[7]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[2]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[6]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[1]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[5]                                                                                  ;
; color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[0]                                                                               ; Merged with color_debug:U5|rgb_to_hsv:hsv_converter|b8_d[4]                                                                                  ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|address_reg_b[2]     ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|address_reg_b[2]     ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|address_reg_b[1]     ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|address_reg_b[1]     ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|address_reg_b[0]     ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|address_reg_b[0]     ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|out_address_reg_b[2] ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|out_address_reg_b[2] ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|out_address_reg_b[1] ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|out_address_reg_b[1] ;
; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|out_address_reg_b[0] ; Merged with image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|out_address_reg_b[0] ;
; image_buffer:U3|x_vga[9]                                                                                                      ; Merged with color_debug:U5|x_count[9]                                                                                                        ;
; image_buffer:U3|x_vga[8]                                                                                                      ; Merged with color_debug:U5|x_count[8]                                                                                                        ;
; image_buffer:U3|x_vga[7]                                                                                                      ; Merged with color_debug:U5|x_count[7]                                                                                                        ;
; image_buffer:U3|x_vga[6]                                                                                                      ; Merged with color_debug:U5|x_count[6]                                                                                                        ;
; image_buffer:U3|x_vga[5]                                                                                                      ; Merged with color_debug:U5|x_count[5]                                                                                                        ;
; image_buffer:U3|x_vga[4]                                                                                                      ; Merged with color_debug:U5|x_count[4]                                                                                                        ;
; image_buffer:U3|x_vga[3]                                                                                                      ; Merged with color_debug:U5|x_count[3]                                                                                                        ;
; image_buffer:U3|x_vga[2]                                                                                                      ; Merged with color_debug:U5|x_count[2]                                                                                                        ;
; image_buffer:U3|x_vga[1]                                                                                                      ; Merged with color_debug:U5|x_count[1]                                                                                                        ;
; image_buffer:U3|x_vga[0]                                                                                                      ; Merged with color_debug:U5|x_count[0]                                                                                                        ;
; image_buffer:U3|y_vga[8]                                                                                                      ; Merged with color_debug:U5|y_count[8]                                                                                                        ;
; image_buffer:U3|y_vga[7]                                                                                                      ; Merged with color_debug:U5|y_count[7]                                                                                                        ;
; image_buffer:U3|y_vga[6]                                                                                                      ; Merged with color_debug:U5|y_count[6]                                                                                                        ;
; image_buffer:U3|y_vga[5]                                                                                                      ; Merged with color_debug:U5|y_count[5]                                                                                                        ;
; image_buffer:U3|y_vga[4]                                                                                                      ; Merged with color_debug:U5|y_count[4]                                                                                                        ;
; image_buffer:U3|y_vga[3]                                                                                                      ; Merged with color_debug:U5|y_count[3]                                                                                                        ;
; image_buffer:U3|y_vga[2]                                                                                                      ; Merged with color_debug:U5|y_count[2]                                                                                                        ;
; image_buffer:U3|y_vga[1]                                                                                                      ; Merged with color_debug:U5|y_count[1]                                                                                                        ;
; image_buffer:U3|y_vga[0]                                                                                                      ; Merged with color_debug:U5|y_count[0]                                                                                                        ;
; ov7670_controller:U1|i2c_sender:Inst_i2c_sender|data_sr[0]                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~2                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~3                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~4                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~5                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~6                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~7                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~8                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~9                                                            ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~10                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~11                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~12                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~13                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~14                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~15                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~16                                                           ; Lost fanout                                                                                                                                  ;
; ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers|sreg~17                                                           ; Lost fanout                                                                                                                                  ;
; Total Number of Removed Registers = 122                                                                                       ;                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 355   ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 180   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; ov7670_controller:U1|i2c_sender:Inst_i2c_sender|divider[0] ; 4       ;
; Total number of inverted registers = 1                     ;         ;
+------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |top_level|ov7670_controller:U1|i2c_sender:Inst_i2c_sender|busy_sr[31] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|ov7670_controller:U1|i2c_sender:Inst_i2c_sender|data_sr[15] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_level|ov7670_controller:U1|i2c_sender:Inst_i2c_sender|divider[6]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|vga_driver:U4|line_count[4]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level|display:u_display|temp_value[9]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_level|display:u_display|temp_value[8]                             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top_level|ov7670_pixel_capture:DUT1|address[12]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|max_val[4]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|min_val[5]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|display:u_display|bcd0[3]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|display:u_display|bcd1[0]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|display:u_display|bcd2[3]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|display:u_display|bcd3[3]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|h_out[2]            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top_level|color_debug:U5|rgb_to_hsv:hsv_converter|h_out[3]            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_level|vga_driver:U4|r[0]                                          ;
; 16:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |top_level|image_buffer:U3|data_out[11]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for Top-level Entity: |top_level          ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_data[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_data[0]  ;
+------------------------------+-------+------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7670_controller:U1 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; camera_address ; 01000010 ; Unsigned Binary                       ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_a2q1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_a2q1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_debug:U5|color_detector:detector ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; H_RED_LOW1     ; 0     ; Signed Integer                                             ;
; H_RED_HIGH1    ; 10    ; Signed Integer                                             ;
; H_RED_LOW2     ; 350   ; Signed Integer                                             ;
; H_RED_HIGH2    ; 359   ; Signed Integer                                             ;
; H_GREEN_LOW    ; 80    ; Signed Integer                                             ;
; H_GREEN_HIGH   ; 140   ; Signed Integer                                             ;
; H_BLUE_LOW     ; 200   ; Signed Integer                                             ;
; H_BLUE_HIGH    ; 260   ; Signed Integer                                             ;
; S_MIN          ; 50    ; Signed Integer                                             ;
; V_MIN          ; 40    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_obm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_obm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_obm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                            ;
; Entity Instance                           ; image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 12                                                                           ;
;     -- NUMWORDS_A                         ; 65536                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 12                                                                           ;
;     -- NUMWORDS_B                         ; 65536                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
; Entity Instance                           ; image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 12                                                                           ;
;     -- NUMWORDS_A                         ; 65536                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 12                                                                           ;
;     -- NUMWORDS_B                         ; 65536                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_debug:U5|rgb_to_hsv:hsv_converter"                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_debug:U5"                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; center_pixel      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_red        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_green      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_blue       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_hue        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_saturation ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; center_value      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sat_decimal       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; val_decimal       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; red_detected      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; green_detected    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blue_detected     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_buffer:U3"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; image_start ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; image_end   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:U1|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                       ;
+----------+-------+----------+-----------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                  ;
; id[7]    ; Input ; Info     ; Stuck at GND                                  ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                  ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                  ;
; id[0]    ; Input ; Info     ; Stuck at GND                                  ;
+----------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:U1"                                                                                               ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; config_finished ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; xclk            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_PLL:U0"                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; outclk_0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 355                         ;
;     ENA               ; 108                         ;
;     ENA SCLR          ; 48                          ;
;     ENA SLD           ; 24                          ;
;     SCLR              ; 30                          ;
;     SLD               ; 1                           ;
;     plain             ; 144                         ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 1370                        ;
;     arith             ; 463                         ;
;         0 data inputs ; 72                          ;
;         1 data inputs ; 90                          ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 126                         ;
;         5 data inputs ; 129                         ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 790                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 211                         ;
;         3 data inputs ; 113                         ;
;         4 data inputs ; 211                         ;
;         5 data inputs ; 114                         ;
;         6 data inputs ; 133                         ;
;     shared            ; 115                         ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 9                           ;
; boundary_port         ; 78                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 34.30                       ;
; Average LUT depth     ; 17.36                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Oct 24 17:52:05 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/bwood/quartus_prime/camera_testing/top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/bwood/quartus_prime/camera_testing/seven_seg.sv
    Info (12023): Found entity 1: seven_seg File: C:/Users/bwood/Quartus_Prime/Camera_testing/seven_seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/bwood/quartus_prime/camera_testing/display.sv
    Info (12023): Found entity 1: display File: C:/Users/bwood/Quartus_Prime/Camera_testing/display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_scaler.sv
    Info (12023): Found entity 1: vga_scaler File: C:/Users/bwood/Merchants-Major/camera_test1/vga_scaler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_pixel_capture.sv
    Info (12023): Found entity 1: ov7670_pixel_capture File: C:/Users/bwood/Merchants-Major/camera_test1/ov7670_pixel_capture.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file image_buffer.sv
    Info (12023): Found entity 1: image_buffer File: C:/Users/bwood/Merchants-Major/camera_test1/image_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_registers.v
    Info (12023): Found entity 1: ov7670_registers File: C:/Users/bwood/Merchants-Major/camera_test1/ov7670_registers.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file i2c_sender.v
    Info (12023): Found entity 1: i2c_sender File: C:/Users/bwood/Merchants-Major/camera_test1/i2c_sender.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_controller.v
    Info (12023): Found entity 1: ov7670_controller File: C:/Users/bwood/Merchants-Major/camera_test1/ov7670_controller.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file video_pll.v
    Info (12023): Found entity 1: video_PLL File: C:/Users/bwood/Merchants-Major/camera_test1/video_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v
    Info (12023): Found entity 1: video_PLL_0002 File: C:/Users/bwood/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file image_buffer_tb.sv
    Info (12023): Found entity 1: image_buffer_tb File: C:/Users/bwood/Merchants-Major/camera_test1/image_buffer_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file image_ram.v
    Info (12023): Found entity 1: image_RAM File: C:/Users/bwood/Merchants-Major/camera_test1/image_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.sv
    Info (12023): Found entity 1: vga_driver File: C:/Users/bwood/Merchants-Major/camera_test1/vga_driver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file camera_stream_tb.sv
    Info (12023): Found entity 1: camera_stream_tb File: C:/Users/bwood/Merchants-Major/camera_test1/camera_stream_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file colour_detect.sv
    Info (12023): Found entity 1: color_detector File: C:/Users/bwood/Merchants-Major/camera_test1/colour_detect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colour_debug.sv
    Info (12023): Found entity 1: color_debug File: C:/Users/bwood/Merchants-Major/camera_test1/colour_debug.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rbg_to_hsv.sv
    Info (12023): Found entity 1: rgb_to_hsv File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file roi_overlay.sv
    Info (12023): Found entity 1: roi_overlay File: C:/Users/bwood/Merchants-Major/camera_test1/roi_overlay.sv Line: 3
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "video_PLL" for hierarchy "video_PLL:U0" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 46
Info (12128): Elaborating entity "video_PLL_0002" for hierarchy "video_PLL:U0|video_PLL_0002:video_pll_inst" File: C:/Users/bwood/Merchants-Major/camera_test1/video_PLL.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/Users/bwood/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/Users/bwood/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v Line: 88
Info (12133): Instantiated megafunction "video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/bwood/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:U1" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 61
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:U1|i2c_sender:Inst_i2c_sender" File: C:/Users/bwood/Merchants-Major/camera_test1/ov7670_controller.v Line: 58
Warning (10230): Verilog HDL assignment warning at i2c_sender.v(65): truncated value with size 32 to match size of target (8) File: C:/Users/bwood/Merchants-Major/camera_test1/i2c_sender.v Line: 65
Warning (10230): Verilog HDL assignment warning at i2c_sender.v(191): truncated value with size 32 to match size of target (8) File: C:/Users/bwood/Merchants-Major/camera_test1/i2c_sender.v Line: 191
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers" File: C:/Users/bwood/Merchants-Major/camera_test1/ov7670_controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at ov7670_registers.v(68): truncated value with size 32 to match size of target (8) File: C:/Users/bwood/Merchants-Major/camera_test1/ov7670_registers.v Line: 68
Info (12128): Elaborating entity "ov7670_pixel_capture" for hierarchy "ov7670_pixel_capture:DUT1" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 71
Warning (10230): Verilog HDL assignment warning at ov7670_pixel_capture.sv(75): truncated value with size 32 to match size of target (17) File: C:/Users/bwood/Merchants-Major/camera_test1/ov7670_pixel_capture.sv Line: 75
Info (12128): Elaborating entity "image_buffer" for hierarchy "image_buffer:U3" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 89
Warning (10230): Verilog HDL assignment warning at image_buffer.sv(30): truncated value with size 32 to match size of target (10) File: C:/Users/bwood/Merchants-Major/camera_test1/image_buffer.sv Line: 30
Warning (10230): Verilog HDL assignment warning at image_buffer.sv(35): truncated value with size 32 to match size of target (9) File: C:/Users/bwood/Merchants-Major/camera_test1/image_buffer.sv Line: 35
Warning (10034): Output port "image_end" at image_buffer.sv(11) has no driver File: C:/Users/bwood/Merchants-Major/camera_test1/image_buffer.sv Line: 11
Info (12128): Elaborating entity "image_RAM" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top" File: C:/Users/bwood/Merchants-Major/camera_test1/image_buffer.sv Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/bwood/Merchants-Major/camera_test1/image_RAM.v Line: 91
Info (12130): Elaborated megafunction instantiation "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/bwood/Merchants-Major/camera_test1/image_RAM.v Line: 91
Info (12133): Instantiated megafunction "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/bwood/Merchants-Major/camera_test1/image_RAM.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2q1.tdf
    Info (12023): Found entity 1: altsyncram_a2q1 File: C:/Users/bwood/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_a2q1" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/bwood/Merchants-Major/camera_test1/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|decode_dla:decode2" File: C:/Users/bwood/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/bwood/Merchants-Major/camera_test1/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|decode_61a:rden_decode_b" File: C:/Users/bwood/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: C:/Users/bwood/Merchants-Major/camera_test1/db/mux_8hb.tdf Line: 23
Info (12128): Elaborating entity "mux_8hb" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|mux_8hb:mux3" File: C:/Users/bwood/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf Line: 50
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:U4" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 105
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(45): truncated value with size 32 to match size of target (21) File: C:/Users/bwood/Merchants-Major/camera_test1/vga_driver.sv Line: 45
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(46): truncated value with size 32 to match size of target (12) File: C:/Users/bwood/Merchants-Major/camera_test1/vga_driver.sv Line: 46
Warning (10270): Verilog HDL Case Statement warning at vga_driver.sv(67): incomplete case statement has no default case item File: C:/Users/bwood/Merchants-Major/camera_test1/vga_driver.sv Line: 67
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(81): truncated value with size 32 to match size of target (1) File: C:/Users/bwood/Merchants-Major/camera_test1/vga_driver.sv Line: 81
Info (12128): Elaborating entity "color_debug" for hierarchy "color_debug:U5" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 139
Warning (10230): Verilog HDL assignment warning at colour_debug.sv(42): truncated value with size 32 to match size of target (10) File: C:/Users/bwood/Merchants-Major/camera_test1/colour_debug.sv Line: 42
Warning (10230): Verilog HDL assignment warning at colour_debug.sv(50): truncated value with size 32 to match size of target (9) File: C:/Users/bwood/Merchants-Major/camera_test1/colour_debug.sv Line: 50
Info (12128): Elaborating entity "rgb_to_hsv" for hierarchy "color_debug:U5|rgb_to_hsv:hsv_converter" File: C:/Users/bwood/Merchants-Major/camera_test1/colour_debug.sv Line: 94
Warning (10036): Verilog HDL or VHDL warning at rbg_to_hsv.sv(58): object "max_val_d" assigned a value but never read File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at rbg_to_hsv.sv(58): object "min_val_d" assigned a value but never read File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 58
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(100): truncated value with size 32 to match size of target (16) File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 100
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(104): truncated value with size 16 to match size of target (9) File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 104
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(106): truncated value with size 16 to match size of target (9) File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 106
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(111): truncated value with size 32 to match size of target (16) File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 111
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(113): truncated value with size 16 to match size of target (9) File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 113
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(119): truncated value with size 32 to match size of target (16) File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 119
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(121): truncated value with size 16 to match size of target (9) File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 121
Info (12128): Elaborating entity "color_detector" for hierarchy "color_debug:U5|color_detector:detector" File: C:/Users/bwood/Merchants-Major/camera_test1/colour_debug.sv Line: 109
Info (12128): Elaborating entity "display" for hierarchy "display:u_display" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 153
Warning (10230): Verilog HDL assignment warning at display.sv(32): truncated value with size 32 to match size of target (4) File: C:/Users/bwood/Quartus_Prime/Camera_testing/display.sv Line: 32
Warning (10270): Verilog HDL Case Statement warning at display.sv(40): incomplete case statement has no default case item File: C:/Users/bwood/Quartus_Prime/Camera_testing/display.sv Line: 40
Warning (10230): Verilog HDL assignment warning at display.sv(70): truncated value with size 32 to match size of target (4) File: C:/Users/bwood/Quartus_Prime/Camera_testing/display.sv Line: 70
Warning (10230): Verilog HDL assignment warning at display.sv(71): truncated value with size 32 to match size of target (4) File: C:/Users/bwood/Quartus_Prime/Camera_testing/display.sv Line: 71
Warning (10230): Verilog HDL assignment warning at display.sv(72): truncated value with size 32 to match size of target (4) File: C:/Users/bwood/Quartus_Prime/Camera_testing/display.sv Line: 72
Warning (10230): Verilog HDL assignment warning at display.sv(73): truncated value with size 32 to match size of target (4) File: C:/Users/bwood/Quartus_Prime/Camera_testing/display.sv Line: 73
Info (12128): Elaborating entity "seven_seg" for hierarchy "display:u_display|seven_seg:u_digit0" File: C:/Users/bwood/Quartus_Prime/Camera_testing/display.sv Line: 53
Info (12128): Elaborating entity "roi_overlay" for hierarchy "roi_overlay:overlay_inst" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 161
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_debug:U5|rgb_to_hsv:hsv_converter|Div0" File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 106
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_debug:U5|rgb_to_hsv:hsv_converter|Div2" File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 121
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_debug:U5|rgb_to_hsv:hsv_converter|Div1" File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 113
Info (12130): Elaborated megafunction instantiation "color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0" File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 106
Info (12133): Instantiated megafunction "color_debug:U5|rgb_to_hsv:hsv_converter|lpm_divide:Div0" with the following parameter: File: C:/Users/bwood/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 106
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_obm.tdf
    Info (12023): Found entity 1: lpm_divide_obm File: C:/Users/bwood/Merchants-Major/camera_test1/db/lpm_divide_obm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: C:/Users/bwood/Merchants-Major/camera_test1/db/sign_div_unsign_ulh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf
    Info (12023): Found entity 1: alt_u_div_20f File: C:/Users/bwood/Merchants-Major/camera_test1/db/alt_u_div_20f.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OV7670_PWDN" is stuck at GND File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 10
    Warning (13410): Pin "OV7670_RESET" is stuck at VCC File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 11
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/bwood/Merchants-Major/camera_test1/output_files/Camera.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 12
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 12
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/bwood/Quartus_Prime/Camera_testing/top_level.sv Line: 12
Info (21057): Implemented 1716 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1444 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4951 megabytes
    Info: Processing ended: Fri Oct 24 17:52:31 2025
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/bwood/Merchants-Major/camera_test1/output_files/Camera.map.smsg.


