# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: J:\Dropbox\Doctorado\FPGA\FPGA_MAIN_MODULE\FPGA_MAIN_MODULE.csv
# Generated on: Sun Aug 20 19:22:11 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Differential Pair
CLK_50MHZ,Input,PIN_17,1,B1_N0,,,,
DISC_IN_1_AR1_D2,Input,,,,,,,
DISC_IN_1_AR2_D2,Input,,,,,,,
DISC_IN_1_AR3_D2,Input,,,,,,,
DISC_IN_1_AR4_D2,Input,,,,,,,
DISC_IN_1_SH_D2,Input,PIN_63,4,B4_N0,,,,
DISC_IN_2_AR1_D4,Input,,,,,,,
DISC_IN_2_AR2_D4,Input,,,,,,,
DISC_IN_2_AR3_D4,Input,,,,,,,
DISC_IN_2_AR4_D4,Input,,,,,,,
DISC_IN_2_SH_D4,Input,,,,,,,
DISC_IN_3_AR1_D7,Input,,,,,,,
DISC_IN_3_AR2_D7,Input,,,,,,,
DISC_IN_3_AR3_D7,Input,,,,,,,
DISC_IN_3_AR4_D7,Input,,,,,,,
DISC_IN_3_SH_D7,Input,,,,,,,
DISC_OUT_1_AR1_D8,Output,,,,,,,
DISC_OUT_1_AR2_D8,Output,,,,,,,
DISC_OUT_1_AR3_D8,Output,,,,,,,
DISC_OUT_1_AR4_D8,Output,,,,,,,
DISC_OUT_1_SH_D8,Output,,,,,,,
DISC_OUT_2_AR1_D12,Output,,,,,,,
DISC_OUT_2_AR2_D12,Output,,,,,,,
DISC_OUT_2_AR3_D12,Output,,,,,,,
DISC_OUT_2_AR4_D12,Output,,,,,,,
DISC_OUT_2_SH_D12,Output,,,,,,,
DISC_OUT_3_AR1_D13,Output,,,,,,,
DISC_OUT_3_AR2_D13,Output,,,,,,,
DISC_OUT_3_AR3_D13,Output,,,,,,,
DISC_OUT_3_AR4_D13,Output,,,,,,,
DISC_OUT_3_SH_D13,Output,,,,,,,
LED_2,Output,PIN_3,1,B1_N0,,,,
LED_4,Output,PIN_7,1,B1_N0,,,,
LED_5,Output,PIN_9,1,B1_N0,,,,
PWM_1_AR1_D3,Input,,,,,,,
PWM_1_AR2_D3,Input,,,,,,,
PWM_1_AR3_D3,Input,,,,,,,
PWM_1_AR4_D3,Input,,,,,,,
PWM_1_SH_D3,Output,,,,,,,
PWM_2_AR1_D5,Input,,,,,,,
PWM_2_AR2_D5,Input,,,,,,,
PWM_2_AR3_D5,Input,,,,,,,
PWM_2_AR4_D5,Input,,,,,,,
PWM_2_SH_D5,Output,,,,,,,
PWM_3_AR1_D6,Input,,,,,,,
PWM_3_AR2_D6,Input,,,,,,,
PWM_3_AR3_D6,Input,,,,,,,
PWM_3_AR4_D6,Input,,,,,,,
PWM_3_SH_D6,Output,,,,,,,
PWM_4_AR1_D9,Input,,,,,,,
PWM_4_AR2_D9,Input,,,,,,,
PWM_4_AR3_D9,Input,,,,,,,
PWM_4_AR4_D9,Input,,,,,,,
PWM_4_SH_D9,Output,,,,,,,
PWM_5_AR1_D10,Input,,,,,,,
PWM_5_AR2_D10,Input,,,,,,,
PWM_5_AR3_D10,Input,,,,,,,
PWM_5_AR4_D10,Input,,,,,,,
PWM_5_SH_D10,Output,,,,,,,
PWM_6_AR1_D11,Input,,,,,,,
PWM_6_AR2_D11,Input,,,,,,,
PWM_6_AR3_D11,Input,,,,,,,
PWM_6_AR4_D11,Input,,,,,,,
PWM_6_SH_D11,Output,,,,,,,
UART_AR1_RX,Input,,,,,,,
UART_AR1_TX,Output,,,,,,,
UART_AR2_RX,Input,,,,,,,
UART_AR2_TX,Output,,,,,,,
UART_AR3_RX,Input,,,,,,,
UART_AR3_TX,Output,,,,,,,
UART_AR4_RX,Input,,,,,,,
UART_AR4_TX,Output,,,,,,,
UART_BT_RX,Input,PIN_104,3,B3_N0,,,,
UART_BT_TX,Output,PIN_103,3,B3_N0,,,,
UART_SH_RX,Input,PIN_65,4,B4_N0,,,,
UART_SH_TX,Output,PIN_64,4,B4_N0,,,,
USER_IO_8,Output,,,,,,,
USER_IO_24,Output,,,,,,,
USER_IO_25,Output,,,,,,,
USER_IO_27,Output,,,,,,,
USER_IO_28,Output,,,,,,,
USER_IO_30,Output,,,,,,,
USER_IO_31,Output,,,,,,,
USER_IO_32,Output,,,,,,,
USER_IO_40,Output,,,,,,,
USER_IO_42,Output,,,,,,,
USER_IO_44,Output,,,,,,,
USER_IO_47,Output,,,,,,,
USER_IO_72,Output,,,,,,,
USER_IO_74,Output,,,,,,,
USER_IO_86,Output,,,,,,,
USER_IO_92,Output,,,,,,,
USER_IO_94,Output,,,,,,,
USER_IO_100,Output,,,,,,,
USER_IO_112,Output,,,,,,,
nRESET,Input,PIN_144,2,B2_N1,,,,
