{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 13:56:19 2022 " "Info: Processing started: Tue Nov 08 13:56:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_lcd_parallel.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsm_lcd_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_lcd_parallel " "Info: Found entity 1: fsm_lcd_parallel" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider1hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_divider1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider1Hz " "Info: Found entity 1: clock_divider1Hz" {  } { { "clock_divider1Hz.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/clock_divider1Hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider400hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_divider400hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider400Hz " "Info: Found entity 1: clock_divider400Hz" {  } { { "clock_divider400Hz.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/clock_divider400Hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/pll1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_mod.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_mod " "Info: Found entity 1: timer_mod" {  } { { "timer_mod.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/timer_mod.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin6_to_dec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bin6_to_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin6_to_dec " "Info: Found entity 1: bin6_to_dec" {  } { { "bin6_to_dec.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/bin6_to_dec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_parallel.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_parallel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_parallel " "Info: Found entity 1: lcd_parallel" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff1 " "Info: Found entity 1: ff1" {  } { { "ff1.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/ff1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lpm_mux0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dmux0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file my_dmux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_dmux0 " "Info: Found entity 1: my_dmux0" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_parallel " "Info: Elaborating entity \"lcd_parallel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "KEY\[3..0\] " "Warning: Not all bits in bus \"KEY\[3..0\]\" are used" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 120 312 480 136 "KEY\[0\]" "" } { 56 -248 -80 72 "KEY\[1\]" "" } { 272 112 280 288 "KEY\[3\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Warning: Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 136 -104 64 152 "SW\[7..0\]" "" } { 152 -104 64 168 "SW\[17\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_lcd_parallel fsm_lcd_parallel:inst " "Info: Elaborating entity \"fsm_lcd_parallel\" for hierarchy \"fsm_lcd_parallel:inst\"" {  } { { "lcd_parallel.bdf" "inst" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 80 504 720 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addressIN fsm_lcd_parallel.v(163) " "Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(163): variable \"addressIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addressIN fsm_lcd_parallel.v(168) " "Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(168): variable \"addressIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "characterIN fsm_lcd_parallel.v(175) " "Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(175): variable \"characterIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "characterIN fsm_lcd_parallel.v(180) " "Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(180): variable \"characterIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider400Hz clock_divider400Hz:inst6 " "Info: Elaborating entity \"clock_divider400Hz\" for hierarchy \"clock_divider400Hz:inst6\"" {  } { { "lcd_parallel.bdf" "inst6" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { -24 288 384 72 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst5 " "Info: Elaborating entity \"pll1\" for hierarchy \"pll1:inst5\"" {  } { { "lcd_parallel.bdf" "inst5" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { -56 8 264 104 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst5\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll1:inst5\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/pll1.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst5\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll1:inst5\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/pll1.v" 99 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst5\|altpll:altpll_component " "Info: Instantiated megafunction \"pll1:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12500 " "Info: Parameter \"clk0_divide_by\" = \"12500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll1.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/pll1.v" 99 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Info: Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/db/pll1_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated " "Info: Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff1 ff1:inst4 " "Info: Elaborating entity \"ff1\" for hierarchy \"ff1:inst4\"" {  } { { "lcd_parallel.bdf" "inst4" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 232 312 456 312 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ff1:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ff1:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "ff1.v" "lpm_ff_component" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/ff1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ff1:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ff1:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "ff1.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/ff1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ff1:inst4\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ff1:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ff1.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/ff1.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dmux0 my_dmux0:inst9 " "Info: Elaborating entity \"my_dmux0\" for hierarchy \"my_dmux0:inst9\"" {  } { { "lcd_parallel.bdf" "inst9" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 112 120 256 208 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in my_dmux0.v(10) " "Warning (10235): Verilog HDL Always Construct warning at my_dmux0.v(10): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in my_dmux0.v(12) " "Warning (10235): Verilog HDL Always Construct warning at my_dmux0.v(12): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in my_dmux0.v(14) " "Warning (10235): Verilog HDL Always Construct warning at my_dmux0.v(14): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "my_dmux0.v(10) " "Warning (10270): Verilog HDL Case Statement warning at my_dmux0.v(10): incomplete case statement has no default case item" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 my_dmux0.v(8) " "Warning (10240): Verilog HDL Always Construct warning at my_dmux0.v(8): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 my_dmux0.v(8) " "Warning (10240): Verilog HDL Always Construct warning at my_dmux0.v(8): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out2\[0\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out2\[1\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out2\[2\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out2\[3\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out2\[4\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out2\[5\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out2\[6\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out2\[7\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out1\[0\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out1\[1\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out1\[2\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out1\[3\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out1\[4\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out1\[5\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out1\[6\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] my_dmux0.v(8) " "Info (10041): Inferred latch for \"out1\[7\]\" at my_dmux0.v(8)" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[5\] LCD_DATA\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 20 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[4\] LCD_DATA\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 20 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[3\] LCD_DATA\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 20 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[2\] LCD_DATA\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 20 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[1\] LCD_DATA\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 20 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[0\] LCD_DATA\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 20 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Warning: Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "fsm_lcd_parallel:inst\|LCD_DATA\[7\] LCD_DATA\[7\] " "Warning: Reduced fanout from the always-enabled open-drain buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[7\]\" to the output pin \"LCD_DATA\[7\]\" to GND" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 20 -1 0 } }  } 0 0 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "fsm_lcd_parallel:inst\|LCD_DATA\[6\] LCD_DATA\[6\] " "Warning: Reduced fanout from the always-enabled open-drain buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[6\]\" to the output pin \"LCD_DATA\[6\]\" to GND" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v" 20 -1 0 } }  } 0 0 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "" 0 -1}  } {  } 0 0 "Reduced the following open-drain buffers that are fed by GND" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 104 752 928 120 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 168 752 928 184 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 120 752 928 136 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_DATA\[7\] GND " "Warning (13410): Pin \"LCD_DATA\[7\]\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 184 752 928 200 "LCD_DATA\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_DATA\[6\] GND " "Warning (13410): Pin \"LCD_DATA\[6\]\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 184 752 928 200 "LCD_DATA\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~4 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~5 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~6 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~7 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~8 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~9 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 272 112 280 288 "KEY\[3\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 152 -104 64 168 "SW\[17\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 136 -104 64 152 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 136 -104 64 152 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 136 -104 64 152 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 136 -104 64 152 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 136 -104 64 152 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 136 -104 64 152 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 136 -104 64 152 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf" { { 136 -104 64 152 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Info: Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Info: Implemented 37 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 13:56:21 2022 " "Info: Processing ended: Tue Nov 08 13:56:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
