{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633277124298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633277124298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  3 19:05:24 2021 " "Processing started: Sun Oct  3 19:05:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633277124298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1633277124298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc lesson_5f_0 -c lesson_5f_0 " "Command: quartus_drc lesson_5f_0 -c lesson_5f_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1633277124298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1633277124462 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lesson_5f_0.sdc " "Synopsys Design Constraints File file not found: 'lesson_5f_0.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1633277124499 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1633277124500 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1633277124502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1633277124502 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[23\]~67 " "Node  \"cnt\[23\]~67\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[23\]~SynDup " "Node  \"cnt\[23\]~SynDup\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[23\]~SynDup_1 " "Node  \"cnt\[23\]~SynDup_1\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[23\]~SynDup_2 " "Node  \"cnt\[23\]~SynDup_2\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[23\]~SynDup_3 " "Node  \"cnt\[23\]~SynDup_3\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[23\]~SynDup_4 " "Node  \"cnt\[23\]~SynDup_4\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[23\]~SynDup_5 " "Node  \"cnt\[23\]~SynDup_5\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[23\] " "Node  \"cnt\[23\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[0\] " "Node  \"cnt\[0\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[16\] " "Node  \"cnt\[16\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " ext\[8\] " "Node  \"ext\[8\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " ext\[7\] " "Node  \"ext\[7\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[14\] " "Node  \"cnt\[14\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[14\]~49 " "Node  \"cnt\[14\]~49\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[6\]~33 " "Node  \"cnt\[6\]~33\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " WideOr0~7 " "Node  \"WideOr0~7\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[15\] " "Node  \"cnt\[15\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " ext\[10\] " "Node  \"ext\[10\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[15\]~51 " "Node  \"cnt\[15\]~51\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[13\]~47 " "Node  \"cnt\[13\]~47\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " ext\[0\] " "Node  \"ext\[0\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " ext\[11\] " "Node  \"ext\[11\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[16\]~53 " "Node  \"cnt\[16\]~53\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " WideOr0~6 " "Node  \"WideOr0~6\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[17\] " "Node  \"cnt\[17\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[17\]~55 " "Node  \"cnt\[17\]~55\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " ext\[13\] " "Node  \"ext\[13\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[18\] " "Node  \"cnt\[18\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_NODES_INFO" " cnt\[11\]~43 " "Node  \"cnt\[11\]~43\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277124512 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1633277124512 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1633277124512 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1633277124513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633277124524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  3 19:05:24 2021 " "Processing ended: Sun Oct  3 19:05:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633277124524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633277124524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633277124524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1633277124524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633277125899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633277125899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  3 19:05:25 2021 " "Processing started: Sun Oct  3 19:05:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633277125899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633277125899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lesson_5f_0 -c lesson_5f_0 --netlist_type=atom_fit " "Command: quartus_npp lesson_5f_0 -c lesson_5f_0 --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633277125899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1633277125962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633277125986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  3 19:05:25 2021 " "Processing ended: Sun Oct  3 19:05:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633277125986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633277125986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633277125986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633277125986 ""}
