# Tiny Tapeout project information
project:
  title:        "Basic model for Systollic array implementation of LIF"      # Project title
  author:       "Sulaiman Islam"      # Your name
  discord:      "majoraspirit"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A model for systolic array implementation of LIF neurons. Hazard cases have been taken into account such as overstimulation of LIF nuerons with bypass cases."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_systolicLif"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_systolicLif.v"
    - "lif.v"
    - "weight_stationary_Mac.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "input current bit [0]"
  ui[1]: "input current bit [1]"
  ui[2]: "input current bit [2]"
  ui[3]: "input current bit [3]"
  ui[4]: "input current bit [4]"
  ui[5]: "input current bit [5]"
  ui[6]: "input current bit [6]"
  ui[7]: "input current bit [7]"

  # Outputs
  uo[0]: "State variable bit [0]"
  uo[1]: "State variable bit [1]"
  uo[2]: "State variable bit [2]"
  uo[3]: "State variable bit [3]"
  uo[4]: "State variable bit [4]"
  uo[5]: "State variable bit [5]"
  uo[6]: "State variable bit [6]"
  uo[7]: "State variable bit [7]"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: "spike bit"

# Do not change!
yaml_version: 6
