
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000866c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040866c  0040866c  0001866c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00408674  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002f8  204009d0  00409044  000209d0  2**2
                  ALLOC
  4 .stack        00002000  20400cc8  0040933c  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402cc8  0040b33c  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001519f  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002dbc  00000000  00000000  00035bf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005435  00000000  00000000  000389b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009f0  00000000  00000000  0003dde7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000988  00000000  00000000  0003e7d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020911  00000000  00000000  0003f15f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d569  00000000  00000000  0005fa70  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008fdde  00000000  00000000  0006cfd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003394  00000000  00000000  000fcdb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c8 2c 40 20 71 28 40 00 21 29 40 00 21 29 40 00     .,@ q(@.!)@.!)@.
  400010:	21 29 40 00 21 29 40 00 21 29 40 00 00 00 00 00     !)@.!)@.!)@.....
	...
  40002c:	21 29 40 00 21 29 40 00 00 00 00 00 21 29 40 00     !)@.!)@.....!)@.
  40003c:	21 29 40 00 21 29 40 00 21 29 40 00 21 29 40 00     !)@.!)@.!)@.!)@.
  40004c:	21 29 40 00 21 29 40 00 21 29 40 00 21 29 40 00     !)@.!)@.!)@.!)@.
  40005c:	21 29 40 00 21 29 40 00 00 00 00 00 29 24 40 00     !)@.!)@.....)$@.
  40006c:	41 24 40 00 59 24 40 00 21 29 40 00 21 29 40 00     A$@.Y$@.!)@.!)@.
  40007c:	21 29 40 00 71 24 40 00 89 24 40 00 21 29 40 00     !)@.q$@..$@.!)@.
  40008c:	21 29 40 00 21 29 40 00 21 29 40 00 21 29 40 00     !)@.!)@.!)@.!)@.
  40009c:	21 29 40 00 21 29 40 00 21 29 40 00 21 29 40 00     !)@.!)@.!)@.!)@.
  4000ac:	21 29 40 00 21 29 40 00 21 29 40 00 21 29 40 00     !)@.!)@.!)@.!)@.
  4000bc:	21 29 40 00 21 29 40 00 21 29 40 00 21 29 40 00     !)@.!)@.!)@.!)@.
  4000cc:	21 29 40 00 00 00 00 00 21 29 40 00 00 00 00 00     !)@.....!)@.....
  4000dc:	21 29 40 00 21 29 40 00 21 29 40 00 21 29 40 00     !)@.!)@.!)@.!)@.
  4000ec:	21 29 40 00 21 29 40 00 21 29 40 00 21 29 40 00     !)@.!)@.!)@.!)@.
  4000fc:	21 29 40 00 21 29 40 00 21 29 40 00 21 29 40 00     !)@.!)@.!)@.!)@.
  40010c:	21 29 40 00 21 29 40 00 00 00 00 00 00 00 00 00     !)@.!)@.........
  40011c:	00 00 00 00 21 29 40 00 21 29 40 00 21 29 40 00     ....!)@.!)@.!)@.
  40012c:	21 29 40 00 21 29 40 00 00 00 00 00 21 29 40 00     !)@.!)@.....!)@.
  40013c:	21 29 40 00                                         !)@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00408674 	.word	0x00408674

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00408674 	.word	0x00408674
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00408674 	.word	0x00408674
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	685b      	ldr	r3, [r3, #4]
  4001b8:	f003 0302 	and.w	r3, r3, #2
  4001bc:	2b00      	cmp	r3, #0
  4001be:	d001      	beq.n	4001c4 <spi_get_peripheral_select_mode+0x18>
		return 1;
  4001c0:	2301      	movs	r3, #1
  4001c2:	e000      	b.n	4001c6 <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  4001c4:	2300      	movs	r3, #0
	}
}
  4001c6:	4618      	mov	r0, r3
  4001c8:	370c      	adds	r7, #12
  4001ca:	46bd      	mov	sp, r7
  4001cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001d0:	4770      	bx	lr
	...

004001d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4001d4:	b580      	push	{r7, lr}
  4001d6:	b082      	sub	sp, #8
  4001d8:	af00      	add	r7, sp, #0
  4001da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4001dc:	6878      	ldr	r0, [r7, #4]
  4001de:	4b03      	ldr	r3, [pc, #12]	; (4001ec <sysclk_enable_peripheral_clock+0x18>)
  4001e0:	4798      	blx	r3
}
  4001e2:	bf00      	nop
  4001e4:	3708      	adds	r7, #8
  4001e6:	46bd      	mov	sp, r7
  4001e8:	bd80      	pop	{r7, pc}
  4001ea:	bf00      	nop
  4001ec:	00402765 	.word	0x00402765

004001f0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001f0:	b580      	push	{r7, lr}
  4001f2:	b082      	sub	sp, #8
  4001f4:	af00      	add	r7, sp, #0
  4001f6:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001f8:	687b      	ldr	r3, [r7, #4]
  4001fa:	4a09      	ldr	r2, [pc, #36]	; (400220 <spi_enable_clock+0x30>)
  4001fc:	4293      	cmp	r3, r2
  4001fe:	d103      	bne.n	400208 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  400200:	2015      	movs	r0, #21
  400202:	4b08      	ldr	r3, [pc, #32]	; (400224 <spi_enable_clock+0x34>)
  400204:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400206:	e006      	b.n	400216 <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  400208:	687b      	ldr	r3, [r7, #4]
  40020a:	4a07      	ldr	r2, [pc, #28]	; (400228 <spi_enable_clock+0x38>)
  40020c:	4293      	cmp	r3, r2
  40020e:	d102      	bne.n	400216 <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  400210:	202a      	movs	r0, #42	; 0x2a
  400212:	4b04      	ldr	r3, [pc, #16]	; (400224 <spi_enable_clock+0x34>)
  400214:	4798      	blx	r3
}
  400216:	bf00      	nop
  400218:	3708      	adds	r7, #8
  40021a:	46bd      	mov	sp, r7
  40021c:	bd80      	pop	{r7, pc}
  40021e:	bf00      	nop
  400220:	40008000 	.word	0x40008000
  400224:	004001d5 	.word	0x004001d5
  400228:	40058000 	.word	0x40058000

0040022c <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  40022c:	b480      	push	{r7}
  40022e:	b083      	sub	sp, #12
  400230:	af00      	add	r7, sp, #0
  400232:	6078      	str	r0, [r7, #4]
  400234:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400236:	687b      	ldr	r3, [r7, #4]
  400238:	685b      	ldr	r3, [r3, #4]
  40023a:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  40023e:	687b      	ldr	r3, [r7, #4]
  400240:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400242:	687b      	ldr	r3, [r7, #4]
  400244:	685a      	ldr	r2, [r3, #4]
  400246:	683b      	ldr	r3, [r7, #0]
  400248:	041b      	lsls	r3, r3, #16
  40024a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40024e:	431a      	orrs	r2, r3
  400250:	687b      	ldr	r3, [r7, #4]
  400252:	605a      	str	r2, [r3, #4]
}
  400254:	bf00      	nop
  400256:	370c      	adds	r7, #12
  400258:	46bd      	mov	sp, r7
  40025a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40025e:	4770      	bx	lr

00400260 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400260:	b580      	push	{r7, lr}
  400262:	b084      	sub	sp, #16
  400264:	af00      	add	r7, sp, #0
  400266:	6078      	str	r0, [r7, #4]
  400268:	4608      	mov	r0, r1
  40026a:	4611      	mov	r1, r2
  40026c:	461a      	mov	r2, r3
  40026e:	4603      	mov	r3, r0
  400270:	807b      	strh	r3, [r7, #2]
  400272:	460b      	mov	r3, r1
  400274:	707b      	strb	r3, [r7, #1]
  400276:	4613      	mov	r3, r2
  400278:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40027a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40027e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400280:	e006      	b.n	400290 <spi_write+0x30>
		if (!timeout--) {
  400282:	68fb      	ldr	r3, [r7, #12]
  400284:	1e5a      	subs	r2, r3, #1
  400286:	60fa      	str	r2, [r7, #12]
  400288:	2b00      	cmp	r3, #0
  40028a:	d101      	bne.n	400290 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  40028c:	2301      	movs	r3, #1
  40028e:	e020      	b.n	4002d2 <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400290:	687b      	ldr	r3, [r7, #4]
  400292:	691b      	ldr	r3, [r3, #16]
  400294:	f003 0302 	and.w	r3, r3, #2
  400298:	2b00      	cmp	r3, #0
  40029a:	d0f2      	beq.n	400282 <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40029c:	6878      	ldr	r0, [r7, #4]
  40029e:	4b0f      	ldr	r3, [pc, #60]	; (4002dc <spi_write+0x7c>)
  4002a0:	4798      	blx	r3
  4002a2:	4603      	mov	r3, r0
  4002a4:	2b00      	cmp	r3, #0
  4002a6:	d00e      	beq.n	4002c6 <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002a8:	887a      	ldrh	r2, [r7, #2]
  4002aa:	787b      	ldrb	r3, [r7, #1]
  4002ac:	041b      	lsls	r3, r3, #16
  4002ae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4002b2:	4313      	orrs	r3, r2
  4002b4:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  4002b6:	783b      	ldrb	r3, [r7, #0]
  4002b8:	2b00      	cmp	r3, #0
  4002ba:	d006      	beq.n	4002ca <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  4002bc:	68bb      	ldr	r3, [r7, #8]
  4002be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4002c2:	60bb      	str	r3, [r7, #8]
  4002c4:	e001      	b.n	4002ca <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  4002c6:	887b      	ldrh	r3, [r7, #2]
  4002c8:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4002ca:	687b      	ldr	r3, [r7, #4]
  4002cc:	68ba      	ldr	r2, [r7, #8]
  4002ce:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4002d0:	2300      	movs	r3, #0
}
  4002d2:	4618      	mov	r0, r3
  4002d4:	3710      	adds	r7, #16
  4002d6:	46bd      	mov	sp, r7
  4002d8:	bd80      	pop	{r7, pc}
  4002da:	bf00      	nop
  4002dc:	004001ad 	.word	0x004001ad

004002e0 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4002e0:	b480      	push	{r7}
  4002e2:	b085      	sub	sp, #20
  4002e4:	af00      	add	r7, sp, #0
  4002e6:	60f8      	str	r0, [r7, #12]
  4002e8:	60b9      	str	r1, [r7, #8]
  4002ea:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4002ec:	687b      	ldr	r3, [r7, #4]
  4002ee:	2b00      	cmp	r3, #0
  4002f0:	d00c      	beq.n	40030c <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002f2:	68fb      	ldr	r3, [r7, #12]
  4002f4:	68ba      	ldr	r2, [r7, #8]
  4002f6:	320c      	adds	r2, #12
  4002f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4002fc:	f043 0101 	orr.w	r1, r3, #1
  400300:	68fb      	ldr	r3, [r7, #12]
  400302:	68ba      	ldr	r2, [r7, #8]
  400304:	320c      	adds	r2, #12
  400306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  40030a:	e00b      	b.n	400324 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40030c:	68fb      	ldr	r3, [r7, #12]
  40030e:	68ba      	ldr	r2, [r7, #8]
  400310:	320c      	adds	r2, #12
  400312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400316:	f023 0101 	bic.w	r1, r3, #1
  40031a:	68fb      	ldr	r3, [r7, #12]
  40031c:	68ba      	ldr	r2, [r7, #8]
  40031e:	320c      	adds	r2, #12
  400320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400324:	bf00      	nop
  400326:	3714      	adds	r7, #20
  400328:	46bd      	mov	sp, r7
  40032a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40032e:	4770      	bx	lr

00400330 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  400330:	b480      	push	{r7}
  400332:	b085      	sub	sp, #20
  400334:	af00      	add	r7, sp, #0
  400336:	60f8      	str	r0, [r7, #12]
  400338:	60b9      	str	r1, [r7, #8]
  40033a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  40033c:	687b      	ldr	r3, [r7, #4]
  40033e:	2b00      	cmp	r3, #0
  400340:	d00c      	beq.n	40035c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400342:	68fb      	ldr	r3, [r7, #12]
  400344:	68ba      	ldr	r2, [r7, #8]
  400346:	320c      	adds	r2, #12
  400348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40034c:	f043 0102 	orr.w	r1, r3, #2
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	68ba      	ldr	r2, [r7, #8]
  400354:	320c      	adds	r2, #12
  400356:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  40035a:	e00b      	b.n	400374 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40035c:	68fb      	ldr	r3, [r7, #12]
  40035e:	68ba      	ldr	r2, [r7, #8]
  400360:	320c      	adds	r2, #12
  400362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400366:	f023 0102 	bic.w	r1, r3, #2
  40036a:	68fb      	ldr	r3, [r7, #12]
  40036c:	68ba      	ldr	r2, [r7, #8]
  40036e:	320c      	adds	r2, #12
  400370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400374:	bf00      	nop
  400376:	3714      	adds	r7, #20
  400378:	46bd      	mov	sp, r7
  40037a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40037e:	4770      	bx	lr

00400380 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400380:	b480      	push	{r7}
  400382:	b085      	sub	sp, #20
  400384:	af00      	add	r7, sp, #0
  400386:	60f8      	str	r0, [r7, #12]
  400388:	60b9      	str	r1, [r7, #8]
  40038a:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40038c:	687b      	ldr	r3, [r7, #4]
  40038e:	2b04      	cmp	r3, #4
  400390:	d118      	bne.n	4003c4 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400392:	68fb      	ldr	r3, [r7, #12]
  400394:	68ba      	ldr	r2, [r7, #8]
  400396:	320c      	adds	r2, #12
  400398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40039c:	f023 0108 	bic.w	r1, r3, #8
  4003a0:	68fb      	ldr	r3, [r7, #12]
  4003a2:	68ba      	ldr	r2, [r7, #8]
  4003a4:	320c      	adds	r2, #12
  4003a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	68ba      	ldr	r2, [r7, #8]
  4003ae:	320c      	adds	r2, #12
  4003b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003b4:	f043 0104 	orr.w	r1, r3, #4
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	68ba      	ldr	r2, [r7, #8]
  4003bc:	320c      	adds	r2, #12
  4003be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  4003c2:	e02a      	b.n	40041a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	2b00      	cmp	r3, #0
  4003c8:	d118      	bne.n	4003fc <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4003ca:	68fb      	ldr	r3, [r7, #12]
  4003cc:	68ba      	ldr	r2, [r7, #8]
  4003ce:	320c      	adds	r2, #12
  4003d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003d4:	f023 0108 	bic.w	r1, r3, #8
  4003d8:	68fb      	ldr	r3, [r7, #12]
  4003da:	68ba      	ldr	r2, [r7, #8]
  4003dc:	320c      	adds	r2, #12
  4003de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4003e2:	68fb      	ldr	r3, [r7, #12]
  4003e4:	68ba      	ldr	r2, [r7, #8]
  4003e6:	320c      	adds	r2, #12
  4003e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003ec:	f023 0104 	bic.w	r1, r3, #4
  4003f0:	68fb      	ldr	r3, [r7, #12]
  4003f2:	68ba      	ldr	r2, [r7, #8]
  4003f4:	320c      	adds	r2, #12
  4003f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4003fa:	e00e      	b.n	40041a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4003fc:	687b      	ldr	r3, [r7, #4]
  4003fe:	2b08      	cmp	r3, #8
  400400:	d10b      	bne.n	40041a <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400402:	68fb      	ldr	r3, [r7, #12]
  400404:	68ba      	ldr	r2, [r7, #8]
  400406:	320c      	adds	r2, #12
  400408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40040c:	f043 0108 	orr.w	r1, r3, #8
  400410:	68fb      	ldr	r3, [r7, #12]
  400412:	68ba      	ldr	r2, [r7, #8]
  400414:	320c      	adds	r2, #12
  400416:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40041a:	bf00      	nop
  40041c:	3714      	adds	r7, #20
  40041e:	46bd      	mov	sp, r7
  400420:	f85d 7b04 	ldr.w	r7, [sp], #4
  400424:	4770      	bx	lr

00400426 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400426:	b480      	push	{r7}
  400428:	b085      	sub	sp, #20
  40042a:	af00      	add	r7, sp, #0
  40042c:	60f8      	str	r0, [r7, #12]
  40042e:	60b9      	str	r1, [r7, #8]
  400430:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400432:	68fb      	ldr	r3, [r7, #12]
  400434:	68ba      	ldr	r2, [r7, #8]
  400436:	320c      	adds	r2, #12
  400438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40043c:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  400440:	68fb      	ldr	r3, [r7, #12]
  400442:	68ba      	ldr	r2, [r7, #8]
  400444:	320c      	adds	r2, #12
  400446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40044a:	68fb      	ldr	r3, [r7, #12]
  40044c:	68ba      	ldr	r2, [r7, #8]
  40044e:	320c      	adds	r2, #12
  400450:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400454:	687b      	ldr	r3, [r7, #4]
  400456:	ea42 0103 	orr.w	r1, r2, r3
  40045a:	68fb      	ldr	r3, [r7, #12]
  40045c:	68ba      	ldr	r2, [r7, #8]
  40045e:	320c      	adds	r2, #12
  400460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400464:	bf00      	nop
  400466:	3714      	adds	r7, #20
  400468:	46bd      	mov	sp, r7
  40046a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40046e:	4770      	bx	lr

00400470 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400470:	b480      	push	{r7}
  400472:	b085      	sub	sp, #20
  400474:	af00      	add	r7, sp, #0
  400476:	6078      	str	r0, [r7, #4]
  400478:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  40047a:	683a      	ldr	r2, [r7, #0]
  40047c:	687b      	ldr	r3, [r7, #4]
  40047e:	4413      	add	r3, r2
  400480:	1e5a      	subs	r2, r3, #1
  400482:	687b      	ldr	r3, [r7, #4]
  400484:	fbb2 f3f3 	udiv	r3, r2, r3
  400488:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	2b00      	cmp	r3, #0
  40048e:	dd02      	ble.n	400496 <spi_calc_baudrate_div+0x26>
  400490:	68fb      	ldr	r3, [r7, #12]
  400492:	2bff      	cmp	r3, #255	; 0xff
  400494:	dd02      	ble.n	40049c <spi_calc_baudrate_div+0x2c>
		return -1;
  400496:	f04f 33ff 	mov.w	r3, #4294967295
  40049a:	e001      	b.n	4004a0 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  40049c:	68fb      	ldr	r3, [r7, #12]
  40049e:	b21b      	sxth	r3, r3
}
  4004a0:	4618      	mov	r0, r3
  4004a2:	3714      	adds	r7, #20
  4004a4:	46bd      	mov	sp, r7
  4004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004aa:	4770      	bx	lr

004004ac <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4004ac:	b480      	push	{r7}
  4004ae:	b085      	sub	sp, #20
  4004b0:	af00      	add	r7, sp, #0
  4004b2:	60f8      	str	r0, [r7, #12]
  4004b4:	60b9      	str	r1, [r7, #8]
  4004b6:	4613      	mov	r3, r2
  4004b8:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4004ba:	79fb      	ldrb	r3, [r7, #7]
  4004bc:	2b00      	cmp	r3, #0
  4004be:	d102      	bne.n	4004c6 <spi_set_baudrate_div+0x1a>
        return -1;
  4004c0:	f04f 33ff 	mov.w	r3, #4294967295
  4004c4:	e01b      	b.n	4004fe <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	68ba      	ldr	r2, [r7, #8]
  4004ca:	320c      	adds	r2, #12
  4004cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004d0:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4004d4:	68fb      	ldr	r3, [r7, #12]
  4004d6:	68ba      	ldr	r2, [r7, #8]
  4004d8:	320c      	adds	r2, #12
  4004da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4004de:	68fb      	ldr	r3, [r7, #12]
  4004e0:	68ba      	ldr	r2, [r7, #8]
  4004e2:	320c      	adds	r2, #12
  4004e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4004e8:	79fb      	ldrb	r3, [r7, #7]
  4004ea:	021b      	lsls	r3, r3, #8
  4004ec:	b29b      	uxth	r3, r3
  4004ee:	ea42 0103 	orr.w	r1, r2, r3
  4004f2:	68fb      	ldr	r3, [r7, #12]
  4004f4:	68ba      	ldr	r2, [r7, #8]
  4004f6:	320c      	adds	r2, #12
  4004f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4004fc:	2300      	movs	r3, #0
}
  4004fe:	4618      	mov	r0, r3
  400500:	3714      	adds	r7, #20
  400502:	46bd      	mov	sp, r7
  400504:	f85d 7b04 	ldr.w	r7, [sp], #4
  400508:	4770      	bx	lr
	...

0040050c <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  40050c:	b480      	push	{r7}
  40050e:	b083      	sub	sp, #12
  400510:	af00      	add	r7, sp, #0
  400512:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  400514:	4a04      	ldr	r2, [pc, #16]	; (400528 <gfx_mono_set_framebuffer+0x1c>)
  400516:	687b      	ldr	r3, [r7, #4]
  400518:	6013      	str	r3, [r2, #0]
}
  40051a:	bf00      	nop
  40051c:	370c      	adds	r7, #12
  40051e:	46bd      	mov	sp, r7
  400520:	f85d 7b04 	ldr.w	r7, [sp], #4
  400524:	4770      	bx	lr
  400526:	bf00      	nop
  400528:	204009ec 	.word	0x204009ec

0040052c <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  40052c:	b480      	push	{r7}
  40052e:	b083      	sub	sp, #12
  400530:	af00      	add	r7, sp, #0
  400532:	4603      	mov	r3, r0
  400534:	71fb      	strb	r3, [r7, #7]
  400536:	460b      	mov	r3, r1
  400538:	71bb      	strb	r3, [r7, #6]
  40053a:	4613      	mov	r3, r2
  40053c:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40053e:	4b08      	ldr	r3, [pc, #32]	; (400560 <gfx_mono_framebuffer_put_byte+0x34>)
  400540:	681a      	ldr	r2, [r3, #0]
  400542:	79fb      	ldrb	r3, [r7, #7]
  400544:	01db      	lsls	r3, r3, #7
  400546:	4619      	mov	r1, r3
  400548:	79bb      	ldrb	r3, [r7, #6]
  40054a:	440b      	add	r3, r1
  40054c:	4413      	add	r3, r2
  40054e:	797a      	ldrb	r2, [r7, #5]
  400550:	701a      	strb	r2, [r3, #0]
}
  400552:	bf00      	nop
  400554:	370c      	adds	r7, #12
  400556:	46bd      	mov	sp, r7
  400558:	f85d 7b04 	ldr.w	r7, [sp], #4
  40055c:	4770      	bx	lr
  40055e:	bf00      	nop
  400560:	204009ec 	.word	0x204009ec

00400564 <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400564:	b480      	push	{r7}
  400566:	b083      	sub	sp, #12
  400568:	af00      	add	r7, sp, #0
  40056a:	4603      	mov	r3, r0
  40056c:	460a      	mov	r2, r1
  40056e:	71fb      	strb	r3, [r7, #7]
  400570:	4613      	mov	r3, r2
  400572:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400574:	4b07      	ldr	r3, [pc, #28]	; (400594 <gfx_mono_framebuffer_get_byte+0x30>)
  400576:	681a      	ldr	r2, [r3, #0]
  400578:	79fb      	ldrb	r3, [r7, #7]
  40057a:	01db      	lsls	r3, r3, #7
  40057c:	4619      	mov	r1, r3
  40057e:	79bb      	ldrb	r3, [r7, #6]
  400580:	440b      	add	r3, r1
  400582:	4413      	add	r3, r2
  400584:	781b      	ldrb	r3, [r3, #0]
}
  400586:	4618      	mov	r0, r3
  400588:	370c      	adds	r7, #12
  40058a:	46bd      	mov	sp, r7
  40058c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400590:	4770      	bx	lr
  400592:	bf00      	nop
  400594:	204009ec 	.word	0x204009ec

00400598 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400598:	b590      	push	{r4, r7, lr}
  40059a:	b085      	sub	sp, #20
  40059c:	af00      	add	r7, sp, #0
  40059e:	4604      	mov	r4, r0
  4005a0:	4608      	mov	r0, r1
  4005a2:	4611      	mov	r1, r2
  4005a4:	461a      	mov	r2, r3
  4005a6:	4623      	mov	r3, r4
  4005a8:	71fb      	strb	r3, [r7, #7]
  4005aa:	4603      	mov	r3, r0
  4005ac:	71bb      	strb	r3, [r7, #6]
  4005ae:	460b      	mov	r3, r1
  4005b0:	717b      	strb	r3, [r7, #5]
  4005b2:	4613      	mov	r3, r2
  4005b4:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4005b6:	79fa      	ldrb	r2, [r7, #7]
  4005b8:	797b      	ldrb	r3, [r7, #5]
  4005ba:	4413      	add	r3, r2
  4005bc:	2b80      	cmp	r3, #128	; 0x80
  4005be:	dd06      	ble.n	4005ce <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  4005c0:	79fb      	ldrb	r3, [r7, #7]
  4005c2:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  4005c6:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  4005ca:	3380      	adds	r3, #128	; 0x80
  4005cc:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  4005ce:	79bb      	ldrb	r3, [r7, #6]
  4005d0:	08db      	lsrs	r3, r3, #3
  4005d2:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  4005d4:	79ba      	ldrb	r2, [r7, #6]
  4005d6:	7bfb      	ldrb	r3, [r7, #15]
  4005d8:	00db      	lsls	r3, r3, #3
  4005da:	1ad3      	subs	r3, r2, r3
  4005dc:	2201      	movs	r2, #1
  4005de:	fa02 f303 	lsl.w	r3, r2, r3
  4005e2:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  4005e4:	797b      	ldrb	r3, [r7, #5]
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	d066      	beq.n	4006b8 <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4005ea:	793b      	ldrb	r3, [r7, #4]
  4005ec:	2b01      	cmp	r3, #1
  4005ee:	d01c      	beq.n	40062a <gfx_mono_generic_draw_horizontal_line+0x92>
  4005f0:	2b02      	cmp	r3, #2
  4005f2:	d05b      	beq.n	4006ac <gfx_mono_generic_draw_horizontal_line+0x114>
  4005f4:	2b00      	cmp	r3, #0
  4005f6:	d03b      	beq.n	400670 <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  4005f8:	e05f      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4005fa:	79fa      	ldrb	r2, [r7, #7]
  4005fc:	797b      	ldrb	r3, [r7, #5]
  4005fe:	4413      	add	r3, r2
  400600:	b2da      	uxtb	r2, r3
  400602:	7bfb      	ldrb	r3, [r7, #15]
  400604:	4611      	mov	r1, r2
  400606:	4618      	mov	r0, r3
  400608:	4b2d      	ldr	r3, [pc, #180]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  40060a:	4798      	blx	r3
  40060c:	4603      	mov	r3, r0
  40060e:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  400610:	7b7a      	ldrb	r2, [r7, #13]
  400612:	7bbb      	ldrb	r3, [r7, #14]
  400614:	4313      	orrs	r3, r2
  400616:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400618:	79fa      	ldrb	r2, [r7, #7]
  40061a:	797b      	ldrb	r3, [r7, #5]
  40061c:	4413      	add	r3, r2
  40061e:	b2d9      	uxtb	r1, r3
  400620:	7b7a      	ldrb	r2, [r7, #13]
  400622:	7bf8      	ldrb	r0, [r7, #15]
  400624:	2300      	movs	r3, #0
  400626:	4c27      	ldr	r4, [pc, #156]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400628:	47a0      	blx	r4
		while (length-- > 0) {
  40062a:	797b      	ldrb	r3, [r7, #5]
  40062c:	1e5a      	subs	r2, r3, #1
  40062e:	717a      	strb	r2, [r7, #5]
  400630:	2b00      	cmp	r3, #0
  400632:	d1e2      	bne.n	4005fa <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  400634:	e041      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400636:	79fa      	ldrb	r2, [r7, #7]
  400638:	797b      	ldrb	r3, [r7, #5]
  40063a:	4413      	add	r3, r2
  40063c:	b2da      	uxtb	r2, r3
  40063e:	7bfb      	ldrb	r3, [r7, #15]
  400640:	4611      	mov	r1, r2
  400642:	4618      	mov	r0, r3
  400644:	4b1e      	ldr	r3, [pc, #120]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400646:	4798      	blx	r3
  400648:	4603      	mov	r3, r0
  40064a:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  40064c:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400650:	43db      	mvns	r3, r3
  400652:	b25a      	sxtb	r2, r3
  400654:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400658:	4013      	ands	r3, r2
  40065a:	b25b      	sxtb	r3, r3
  40065c:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  40065e:	79fa      	ldrb	r2, [r7, #7]
  400660:	797b      	ldrb	r3, [r7, #5]
  400662:	4413      	add	r3, r2
  400664:	b2d9      	uxtb	r1, r3
  400666:	7b7a      	ldrb	r2, [r7, #13]
  400668:	7bf8      	ldrb	r0, [r7, #15]
  40066a:	2300      	movs	r3, #0
  40066c:	4c15      	ldr	r4, [pc, #84]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  40066e:	47a0      	blx	r4
		while (length-- > 0) {
  400670:	797b      	ldrb	r3, [r7, #5]
  400672:	1e5a      	subs	r2, r3, #1
  400674:	717a      	strb	r2, [r7, #5]
  400676:	2b00      	cmp	r3, #0
  400678:	d1dd      	bne.n	400636 <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  40067a:	e01e      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  40067c:	79fa      	ldrb	r2, [r7, #7]
  40067e:	797b      	ldrb	r3, [r7, #5]
  400680:	4413      	add	r3, r2
  400682:	b2da      	uxtb	r2, r3
  400684:	7bfb      	ldrb	r3, [r7, #15]
  400686:	4611      	mov	r1, r2
  400688:	4618      	mov	r0, r3
  40068a:	4b0d      	ldr	r3, [pc, #52]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  40068c:	4798      	blx	r3
  40068e:	4603      	mov	r3, r0
  400690:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  400692:	7b7a      	ldrb	r2, [r7, #13]
  400694:	7bbb      	ldrb	r3, [r7, #14]
  400696:	4053      	eors	r3, r2
  400698:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  40069a:	79fa      	ldrb	r2, [r7, #7]
  40069c:	797b      	ldrb	r3, [r7, #5]
  40069e:	4413      	add	r3, r2
  4006a0:	b2d9      	uxtb	r1, r3
  4006a2:	7b7a      	ldrb	r2, [r7, #13]
  4006a4:	7bf8      	ldrb	r0, [r7, #15]
  4006a6:	2300      	movs	r3, #0
  4006a8:	4c06      	ldr	r4, [pc, #24]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4006aa:	47a0      	blx	r4
		while (length-- > 0) {
  4006ac:	797b      	ldrb	r3, [r7, #5]
  4006ae:	1e5a      	subs	r2, r3, #1
  4006b0:	717a      	strb	r2, [r7, #5]
  4006b2:	2b00      	cmp	r3, #0
  4006b4:	d1e2      	bne.n	40067c <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  4006b6:	e000      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  4006b8:	bf00      	nop
	}
}
  4006ba:	3714      	adds	r7, #20
  4006bc:	46bd      	mov	sp, r7
  4006be:	bd90      	pop	{r4, r7, pc}
  4006c0:	00400d61 	.word	0x00400d61
  4006c4:	00400cdd 	.word	0x00400cdd

004006c8 <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4006c8:	b590      	push	{r4, r7, lr}
  4006ca:	b085      	sub	sp, #20
  4006cc:	af00      	add	r7, sp, #0
  4006ce:	4604      	mov	r4, r0
  4006d0:	4608      	mov	r0, r1
  4006d2:	4611      	mov	r1, r2
  4006d4:	461a      	mov	r2, r3
  4006d6:	4623      	mov	r3, r4
  4006d8:	71fb      	strb	r3, [r7, #7]
  4006da:	4603      	mov	r3, r0
  4006dc:	71bb      	strb	r3, [r7, #6]
  4006de:	460b      	mov	r3, r1
  4006e0:	717b      	strb	r3, [r7, #5]
  4006e2:	4613      	mov	r3, r2
  4006e4:	713b      	strb	r3, [r7, #4]
	if (length == 0) {
  4006e6:	797b      	ldrb	r3, [r7, #5]
  4006e8:	2b00      	cmp	r3, #0
  4006ea:	d059      	beq.n	4007a0 <gfx_mono_generic_draw_vertical_line+0xd8>
		return;
	}

	gfx_coord_t y2 = y + length - 1;
  4006ec:	79ba      	ldrb	r2, [r7, #6]
  4006ee:	797b      	ldrb	r3, [r7, #5]
  4006f0:	4413      	add	r3, r2
  4006f2:	b2db      	uxtb	r3, r3
  4006f4:	3b01      	subs	r3, #1
  4006f6:	73fb      	strb	r3, [r7, #15]

	if (y == y2) {
  4006f8:	79ba      	ldrb	r2, [r7, #6]
  4006fa:	7bfb      	ldrb	r3, [r7, #15]
  4006fc:	429a      	cmp	r2, r3
  4006fe:	d106      	bne.n	40070e <gfx_mono_generic_draw_vertical_line+0x46>
		gfx_mono_draw_pixel(x, y, color);
  400700:	793a      	ldrb	r2, [r7, #4]
  400702:	79b9      	ldrb	r1, [r7, #6]
  400704:	79fb      	ldrb	r3, [r7, #7]
  400706:	4618      	mov	r0, r3
  400708:	4b27      	ldr	r3, [pc, #156]	; (4007a8 <gfx_mono_generic_draw_vertical_line+0xe0>)
  40070a:	4798      	blx	r3
		return;
  40070c:	e049      	b.n	4007a2 <gfx_mono_generic_draw_vertical_line+0xda>
	}

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
  40070e:	7bfb      	ldrb	r3, [r7, #15]
  400710:	2b1e      	cmp	r3, #30
  400712:	d901      	bls.n	400718 <gfx_mono_generic_draw_vertical_line+0x50>
		y2 = GFX_MONO_LCD_HEIGHT - 1;
  400714:	231f      	movs	r3, #31
  400716:	73fb      	strb	r3, [r7, #15]
	}

	gfx_coord_t y1page = y / 8;
  400718:	79bb      	ldrb	r3, [r7, #6]
  40071a:	08db      	lsrs	r3, r3, #3
  40071c:	73bb      	strb	r3, [r7, #14]
	gfx_coord_t y2page = y2 / 8;
  40071e:	7bfb      	ldrb	r3, [r7, #15]
  400720:	08db      	lsrs	r3, r3, #3
  400722:	737b      	strb	r3, [r7, #13]

	uint8_t y1bitpos = y & 0x07;
  400724:	79bb      	ldrb	r3, [r7, #6]
  400726:	f003 0307 	and.w	r3, r3, #7
  40072a:	733b      	strb	r3, [r7, #12]
	uint8_t y2bitpos = y2 & 0x07;
  40072c:	7bfb      	ldrb	r3, [r7, #15]
  40072e:	f003 0307 	and.w	r3, r3, #7
  400732:	72fb      	strb	r3, [r7, #11]

	uint8_t y1pixelmask = 0xFF << y1bitpos;
  400734:	7b3b      	ldrb	r3, [r7, #12]
  400736:	22ff      	movs	r2, #255	; 0xff
  400738:	fa02 f303 	lsl.w	r3, r2, r3
  40073c:	72bb      	strb	r3, [r7, #10]
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
  40073e:	7afb      	ldrb	r3, [r7, #11]
  400740:	f1c3 0307 	rsb	r3, r3, #7
  400744:	22ff      	movs	r2, #255	; 0xff
  400746:	fa42 f303 	asr.w	r3, r2, r3
  40074a:	727b      	strb	r3, [r7, #9]

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
  40074c:	7bba      	ldrb	r2, [r7, #14]
  40074e:	7b7b      	ldrb	r3, [r7, #13]
  400750:	429a      	cmp	r2, r3
  400752:	d10a      	bne.n	40076a <gfx_mono_generic_draw_vertical_line+0xa2>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
  400754:	7aba      	ldrb	r2, [r7, #10]
  400756:	7a7b      	ldrb	r3, [r7, #9]
  400758:	4013      	ands	r3, r2
  40075a:	723b      	strb	r3, [r7, #8]
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
  40075c:	793b      	ldrb	r3, [r7, #4]
  40075e:	7a3a      	ldrb	r2, [r7, #8]
  400760:	79f9      	ldrb	r1, [r7, #7]
  400762:	7bb8      	ldrb	r0, [r7, #14]
  400764:	4c11      	ldr	r4, [pc, #68]	; (4007ac <gfx_mono_generic_draw_vertical_line+0xe4>)
  400766:	47a0      	blx	r4
  400768:	e01b      	b.n	4007a2 <gfx_mono_generic_draw_vertical_line+0xda>
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
  40076a:	793b      	ldrb	r3, [r7, #4]
  40076c:	7aba      	ldrb	r2, [r7, #10]
  40076e:	79f9      	ldrb	r1, [r7, #7]
  400770:	7bb8      	ldrb	r0, [r7, #14]
  400772:	4c0e      	ldr	r4, [pc, #56]	; (4007ac <gfx_mono_generic_draw_vertical_line+0xe4>)
  400774:	47a0      	blx	r4

		while (++y1page < y2page) {
  400776:	e005      	b.n	400784 <gfx_mono_generic_draw_vertical_line+0xbc>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
  400778:	793b      	ldrb	r3, [r7, #4]
  40077a:	79f9      	ldrb	r1, [r7, #7]
  40077c:	7bb8      	ldrb	r0, [r7, #14]
  40077e:	22ff      	movs	r2, #255	; 0xff
  400780:	4c0a      	ldr	r4, [pc, #40]	; (4007ac <gfx_mono_generic_draw_vertical_line+0xe4>)
  400782:	47a0      	blx	r4
		while (++y1page < y2page) {
  400784:	7bbb      	ldrb	r3, [r7, #14]
  400786:	3301      	adds	r3, #1
  400788:	73bb      	strb	r3, [r7, #14]
  40078a:	7bba      	ldrb	r2, [r7, #14]
  40078c:	7b7b      	ldrb	r3, [r7, #13]
  40078e:	429a      	cmp	r2, r3
  400790:	d3f2      	bcc.n	400778 <gfx_mono_generic_draw_vertical_line+0xb0>
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
  400792:	793b      	ldrb	r3, [r7, #4]
  400794:	7a7a      	ldrb	r2, [r7, #9]
  400796:	79f9      	ldrb	r1, [r7, #7]
  400798:	7b78      	ldrb	r0, [r7, #13]
  40079a:	4c04      	ldr	r4, [pc, #16]	; (4007ac <gfx_mono_generic_draw_vertical_line+0xe4>)
  40079c:	47a0      	blx	r4
  40079e:	e000      	b.n	4007a2 <gfx_mono_generic_draw_vertical_line+0xda>
		return;
  4007a0:	bf00      	nop
	}
}
  4007a2:	3714      	adds	r7, #20
  4007a4:	46bd      	mov	sp, r7
  4007a6:	bd90      	pop	{r4, r7, pc}
  4007a8:	00400c41 	.word	0x00400c41
  4007ac:	00400d8d 	.word	0x00400d8d

004007b0 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4007b0:	b590      	push	{r4, r7, lr}
  4007b2:	b083      	sub	sp, #12
  4007b4:	af00      	add	r7, sp, #0
  4007b6:	4604      	mov	r4, r0
  4007b8:	4608      	mov	r0, r1
  4007ba:	4611      	mov	r1, r2
  4007bc:	461a      	mov	r2, r3
  4007be:	4623      	mov	r3, r4
  4007c0:	71fb      	strb	r3, [r7, #7]
  4007c2:	4603      	mov	r3, r0
  4007c4:	71bb      	strb	r3, [r7, #6]
  4007c6:	460b      	mov	r3, r1
  4007c8:	717b      	strb	r3, [r7, #5]
  4007ca:	4613      	mov	r3, r2
  4007cc:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  4007ce:	793b      	ldrb	r3, [r7, #4]
  4007d0:	2b00      	cmp	r3, #0
  4007d2:	d00f      	beq.n	4007f4 <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  4007d4:	e008      	b.n	4007e8 <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4007d6:	79ba      	ldrb	r2, [r7, #6]
  4007d8:	793b      	ldrb	r3, [r7, #4]
  4007da:	4413      	add	r3, r2
  4007dc:	b2d9      	uxtb	r1, r3
  4007de:	7e3b      	ldrb	r3, [r7, #24]
  4007e0:	797a      	ldrb	r2, [r7, #5]
  4007e2:	79f8      	ldrb	r0, [r7, #7]
  4007e4:	4c05      	ldr	r4, [pc, #20]	; (4007fc <gfx_mono_generic_draw_filled_rect+0x4c>)
  4007e6:	47a0      	blx	r4
	while (height-- > 0) {
  4007e8:	793b      	ldrb	r3, [r7, #4]
  4007ea:	1e5a      	subs	r2, r3, #1
  4007ec:	713a      	strb	r2, [r7, #4]
  4007ee:	2b00      	cmp	r3, #0
  4007f0:	d1f1      	bne.n	4007d6 <gfx_mono_generic_draw_filled_rect+0x26>
  4007f2:	e000      	b.n	4007f6 <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  4007f4:	bf00      	nop
	}
}
  4007f6:	370c      	adds	r7, #12
  4007f8:	46bd      	mov	sp, r7
  4007fa:	bd90      	pop	{r4, r7, pc}
  4007fc:	00400599 	.word	0x00400599

00400800 <gfx_mono_generic_draw_filled_circle>:
 * \param[in]  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
  400800:	b590      	push	{r4, r7, lr}
  400802:	b085      	sub	sp, #20
  400804:	af00      	add	r7, sp, #0
  400806:	4604      	mov	r4, r0
  400808:	4608      	mov	r0, r1
  40080a:	4611      	mov	r1, r2
  40080c:	461a      	mov	r2, r3
  40080e:	4623      	mov	r3, r4
  400810:	71fb      	strb	r3, [r7, #7]
  400812:	4603      	mov	r3, r0
  400814:	71bb      	strb	r3, [r7, #6]
  400816:	460b      	mov	r3, r1
  400818:	717b      	strb	r3, [r7, #5]
  40081a:	4613      	mov	r3, r2
  40081c:	713b      	strb	r3, [r7, #4]
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
  40081e:	797b      	ldrb	r3, [r7, #5]
  400820:	2b00      	cmp	r3, #0
  400822:	d106      	bne.n	400832 <gfx_mono_generic_draw_filled_circle+0x32>
		gfx_mono_draw_pixel(x, y, color);
  400824:	793a      	ldrb	r2, [r7, #4]
  400826:	79b9      	ldrb	r1, [r7, #6]
  400828:	79fb      	ldrb	r3, [r7, #7]
  40082a:	4618      	mov	r0, r3
  40082c:	4b5b      	ldr	r3, [pc, #364]	; (40099c <gfx_mono_generic_draw_filled_circle+0x19c>)
  40082e:	4798      	blx	r3
		return;
  400830:	e0b0      	b.n	400994 <gfx_mono_generic_draw_filled_circle+0x194>
	}

	/* Set up start iterators. */
	offset_x = 0;
  400832:	2300      	movs	r3, #0
  400834:	73fb      	strb	r3, [r7, #15]
	offset_y = radius;
  400836:	797b      	ldrb	r3, [r7, #5]
  400838:	73bb      	strb	r3, [r7, #14]
	error = 3 - 2 * radius;
  40083a:	797b      	ldrb	r3, [r7, #5]
  40083c:	b29b      	uxth	r3, r3
  40083e:	005b      	lsls	r3, r3, #1
  400840:	b29b      	uxth	r3, r3
  400842:	f1c3 0303 	rsb	r3, r3, #3
  400846:	b29b      	uxth	r3, r3
  400848:	81bb      	strh	r3, [r7, #12]

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
  40084a:	e09e      	b.n	40098a <gfx_mono_generic_draw_filled_circle+0x18a>
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
  40084c:	f897 3020 	ldrb.w	r3, [r7, #32]
  400850:	f003 0303 	and.w	r3, r3, #3
  400854:	2b00      	cmp	r3, #0
  400856:	d01b      	beq.n	400890 <gfx_mono_generic_draw_filled_circle+0x90>
			gfx_mono_draw_vertical_line(x + offset_y,
  400858:	79fa      	ldrb	r2, [r7, #7]
  40085a:	7bbb      	ldrb	r3, [r7, #14]
  40085c:	4413      	add	r3, r2
  40085e:	b2d8      	uxtb	r0, r3
  400860:	79ba      	ldrb	r2, [r7, #6]
  400862:	7bfb      	ldrb	r3, [r7, #15]
  400864:	1ad3      	subs	r3, r2, r3
  400866:	b2d9      	uxtb	r1, r3
  400868:	7bfb      	ldrb	r3, [r7, #15]
  40086a:	3301      	adds	r3, #1
  40086c:	b2da      	uxtb	r2, r3
  40086e:	793b      	ldrb	r3, [r7, #4]
  400870:	4c4b      	ldr	r4, [pc, #300]	; (4009a0 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  400872:	47a0      	blx	r4
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
  400874:	79fa      	ldrb	r2, [r7, #7]
  400876:	7bfb      	ldrb	r3, [r7, #15]
  400878:	4413      	add	r3, r2
  40087a:	b2d8      	uxtb	r0, r3
  40087c:	79ba      	ldrb	r2, [r7, #6]
  40087e:	7bbb      	ldrb	r3, [r7, #14]
  400880:	1ad3      	subs	r3, r2, r3
  400882:	b2d9      	uxtb	r1, r3
  400884:	7bbb      	ldrb	r3, [r7, #14]
  400886:	3301      	adds	r3, #1
  400888:	b2da      	uxtb	r2, r3
  40088a:	793b      	ldrb	r3, [r7, #4]
  40088c:	4c44      	ldr	r4, [pc, #272]	; (4009a0 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  40088e:	47a0      	blx	r4
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
  400890:	f897 3020 	ldrb.w	r3, [r7, #32]
  400894:	f003 030c 	and.w	r3, r3, #12
  400898:	2b00      	cmp	r3, #0
  40089a:	d01b      	beq.n	4008d4 <gfx_mono_generic_draw_filled_circle+0xd4>
			gfx_mono_draw_vertical_line(x - offset_y,
  40089c:	79fa      	ldrb	r2, [r7, #7]
  40089e:	7bbb      	ldrb	r3, [r7, #14]
  4008a0:	1ad3      	subs	r3, r2, r3
  4008a2:	b2d8      	uxtb	r0, r3
  4008a4:	79ba      	ldrb	r2, [r7, #6]
  4008a6:	7bfb      	ldrb	r3, [r7, #15]
  4008a8:	1ad3      	subs	r3, r2, r3
  4008aa:	b2d9      	uxtb	r1, r3
  4008ac:	7bfb      	ldrb	r3, [r7, #15]
  4008ae:	3301      	adds	r3, #1
  4008b0:	b2da      	uxtb	r2, r3
  4008b2:	793b      	ldrb	r3, [r7, #4]
  4008b4:	4c3a      	ldr	r4, [pc, #232]	; (4009a0 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  4008b6:	47a0      	blx	r4
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
  4008b8:	79fa      	ldrb	r2, [r7, #7]
  4008ba:	7bfb      	ldrb	r3, [r7, #15]
  4008bc:	1ad3      	subs	r3, r2, r3
  4008be:	b2d8      	uxtb	r0, r3
  4008c0:	79ba      	ldrb	r2, [r7, #6]
  4008c2:	7bbb      	ldrb	r3, [r7, #14]
  4008c4:	1ad3      	subs	r3, r2, r3
  4008c6:	b2d9      	uxtb	r1, r3
  4008c8:	7bbb      	ldrb	r3, [r7, #14]
  4008ca:	3301      	adds	r3, #1
  4008cc:	b2da      	uxtb	r2, r3
  4008ce:	793b      	ldrb	r3, [r7, #4]
  4008d0:	4c33      	ldr	r4, [pc, #204]	; (4009a0 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  4008d2:	47a0      	blx	r4
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
  4008d4:	f897 3020 	ldrb.w	r3, [r7, #32]
  4008d8:	f003 0330 	and.w	r3, r3, #48	; 0x30
  4008dc:	2b00      	cmp	r3, #0
  4008de:	d015      	beq.n	40090c <gfx_mono_generic_draw_filled_circle+0x10c>
			gfx_mono_draw_vertical_line(x - offset_y,
  4008e0:	79fa      	ldrb	r2, [r7, #7]
  4008e2:	7bbb      	ldrb	r3, [r7, #14]
  4008e4:	1ad3      	subs	r3, r2, r3
  4008e6:	b2d8      	uxtb	r0, r3
  4008e8:	7bfb      	ldrb	r3, [r7, #15]
  4008ea:	3301      	adds	r3, #1
  4008ec:	b2da      	uxtb	r2, r3
  4008ee:	793b      	ldrb	r3, [r7, #4]
  4008f0:	79b9      	ldrb	r1, [r7, #6]
  4008f2:	4c2b      	ldr	r4, [pc, #172]	; (4009a0 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  4008f4:	47a0      	blx	r4
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
  4008f6:	79fa      	ldrb	r2, [r7, #7]
  4008f8:	7bfb      	ldrb	r3, [r7, #15]
  4008fa:	1ad3      	subs	r3, r2, r3
  4008fc:	b2d8      	uxtb	r0, r3
  4008fe:	7bbb      	ldrb	r3, [r7, #14]
  400900:	3301      	adds	r3, #1
  400902:	b2da      	uxtb	r2, r3
  400904:	793b      	ldrb	r3, [r7, #4]
  400906:	79b9      	ldrb	r1, [r7, #6]
  400908:	4c25      	ldr	r4, [pc, #148]	; (4009a0 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  40090a:	47a0      	blx	r4
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
  40090c:	f897 3020 	ldrb.w	r3, [r7, #32]
  400910:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400914:	2b00      	cmp	r3, #0
  400916:	d015      	beq.n	400944 <gfx_mono_generic_draw_filled_circle+0x144>
			gfx_mono_draw_vertical_line(x + offset_y,
  400918:	79fa      	ldrb	r2, [r7, #7]
  40091a:	7bbb      	ldrb	r3, [r7, #14]
  40091c:	4413      	add	r3, r2
  40091e:	b2d8      	uxtb	r0, r3
  400920:	7bfb      	ldrb	r3, [r7, #15]
  400922:	3301      	adds	r3, #1
  400924:	b2da      	uxtb	r2, r3
  400926:	793b      	ldrb	r3, [r7, #4]
  400928:	79b9      	ldrb	r1, [r7, #6]
  40092a:	4c1d      	ldr	r4, [pc, #116]	; (4009a0 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  40092c:	47a0      	blx	r4
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
  40092e:	79fa      	ldrb	r2, [r7, #7]
  400930:	7bfb      	ldrb	r3, [r7, #15]
  400932:	4413      	add	r3, r2
  400934:	b2d8      	uxtb	r0, r3
  400936:	7bbb      	ldrb	r3, [r7, #14]
  400938:	3301      	adds	r3, #1
  40093a:	b2da      	uxtb	r2, r3
  40093c:	793b      	ldrb	r3, [r7, #4]
  40093e:	79b9      	ldrb	r1, [r7, #6]
  400940:	4c17      	ldr	r4, [pc, #92]	; (4009a0 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  400942:	47a0      	blx	r4
					y, offset_y + 1, color);
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
  400944:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
  400948:	2b00      	cmp	r3, #0
  40094a:	da0a      	bge.n	400962 <gfx_mono_generic_draw_filled_circle+0x162>
			error += ((offset_x << 2) + 6);
  40094c:	7bfb      	ldrb	r3, [r7, #15]
  40094e:	b29b      	uxth	r3, r3
  400950:	009b      	lsls	r3, r3, #2
  400952:	b29a      	uxth	r2, r3
  400954:	89bb      	ldrh	r3, [r7, #12]
  400956:	4413      	add	r3, r2
  400958:	b29b      	uxth	r3, r3
  40095a:	3306      	adds	r3, #6
  40095c:	b29b      	uxth	r3, r3
  40095e:	81bb      	strh	r3, [r7, #12]
  400960:	e010      	b.n	400984 <gfx_mono_generic_draw_filled_circle+0x184>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
  400962:	7bfb      	ldrb	r3, [r7, #15]
  400964:	b29a      	uxth	r2, r3
  400966:	7bbb      	ldrb	r3, [r7, #14]
  400968:	b29b      	uxth	r3, r3
  40096a:	1ad3      	subs	r3, r2, r3
  40096c:	b29b      	uxth	r3, r3
  40096e:	009b      	lsls	r3, r3, #2
  400970:	b29a      	uxth	r2, r3
  400972:	89bb      	ldrh	r3, [r7, #12]
  400974:	4413      	add	r3, r2
  400976:	b29b      	uxth	r3, r3
  400978:	330a      	adds	r3, #10
  40097a:	b29b      	uxth	r3, r3
  40097c:	81bb      	strh	r3, [r7, #12]
			--offset_y;
  40097e:	7bbb      	ldrb	r3, [r7, #14]
  400980:	3b01      	subs	r3, #1
  400982:	73bb      	strb	r3, [r7, #14]
		}

		/* Next X. */
		++offset_x;
  400984:	7bfb      	ldrb	r3, [r7, #15]
  400986:	3301      	adds	r3, #1
  400988:	73fb      	strb	r3, [r7, #15]
	while (offset_x <= offset_y) {
  40098a:	7bfa      	ldrb	r2, [r7, #15]
  40098c:	7bbb      	ldrb	r3, [r7, #14]
  40098e:	429a      	cmp	r2, r3
  400990:	f67f af5c 	bls.w	40084c <gfx_mono_generic_draw_filled_circle+0x4c>
	}
}
  400994:	3714      	adds	r7, #20
  400996:	46bd      	mov	sp, r7
  400998:	bd90      	pop	{r4, r7, pc}
  40099a:	bf00      	nop
  40099c:	00400c41 	.word	0x00400c41
  4009a0:	004006c9 	.word	0x004006c9

004009a4 <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  4009a4:	b580      	push	{r7, lr}
  4009a6:	b086      	sub	sp, #24
  4009a8:	af00      	add	r7, sp, #0
  4009aa:	603b      	str	r3, [r7, #0]
  4009ac:	4603      	mov	r3, r0
  4009ae:	71fb      	strb	r3, [r7, #7]
  4009b0:	460b      	mov	r3, r1
  4009b2:	71bb      	strb	r3, [r7, #6]
  4009b4:	4613      	mov	r3, r2
  4009b6:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  4009b8:	79bb      	ldrb	r3, [r7, #6]
  4009ba:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  4009bc:	797b      	ldrb	r3, [r7, #5]
  4009be:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4009c0:	683b      	ldr	r3, [r7, #0]
  4009c2:	7a1b      	ldrb	r3, [r3, #8]
  4009c4:	08db      	lsrs	r3, r3, #3
  4009c6:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4009c8:	683b      	ldr	r3, [r7, #0]
  4009ca:	7a1b      	ldrb	r3, [r3, #8]
  4009cc:	f003 0307 	and.w	r3, r3, #7
  4009d0:	b2db      	uxtb	r3, r3
  4009d2:	2b00      	cmp	r3, #0
  4009d4:	d002      	beq.n	4009dc <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  4009d6:	7cfb      	ldrb	r3, [r7, #19]
  4009d8:	3301      	adds	r3, #1
  4009da:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  4009dc:	7cfb      	ldrb	r3, [r7, #19]
  4009de:	b29a      	uxth	r2, r3
  4009e0:	683b      	ldr	r3, [r7, #0]
  4009e2:	7a5b      	ldrb	r3, [r3, #9]
  4009e4:	b29b      	uxth	r3, r3
  4009e6:	fb12 f303 	smulbb	r3, r2, r3
  4009ea:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  4009ec:	79fb      	ldrb	r3, [r7, #7]
  4009ee:	6839      	ldr	r1, [r7, #0]
  4009f0:	7a89      	ldrb	r1, [r1, #10]
  4009f2:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  4009f4:	b29b      	uxth	r3, r3
  4009f6:	fb12 f303 	smulbb	r3, r2, r3
  4009fa:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  4009fc:	683b      	ldr	r3, [r7, #0]
  4009fe:	685a      	ldr	r2, [r3, #4]
  400a00:	89bb      	ldrh	r3, [r7, #12]
  400a02:	4413      	add	r3, r2
  400a04:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  400a06:	683b      	ldr	r3, [r7, #0]
  400a08:	7a5b      	ldrb	r3, [r3, #9]
  400a0a:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400a0c:	2300      	movs	r3, #0
  400a0e:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  400a10:	683b      	ldr	r3, [r7, #0]
  400a12:	7a1b      	ldrb	r3, [r3, #8]
  400a14:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  400a16:	2300      	movs	r3, #0
  400a18:	747b      	strb	r3, [r7, #17]
  400a1a:	e01e      	b.n	400a5a <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400a1c:	7c7b      	ldrb	r3, [r7, #17]
  400a1e:	f003 0307 	and.w	r3, r3, #7
  400a22:	b2db      	uxtb	r3, r3
  400a24:	2b00      	cmp	r3, #0
  400a26:	d105      	bne.n	400a34 <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400a28:	697b      	ldr	r3, [r7, #20]
  400a2a:	781b      	ldrb	r3, [r3, #0]
  400a2c:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  400a2e:	697b      	ldr	r3, [r7, #20]
  400a30:	3301      	adds	r3, #1
  400a32:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  400a34:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400a38:	2b00      	cmp	r3, #0
  400a3a:	da05      	bge.n	400a48 <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400a3c:	7bf9      	ldrb	r1, [r7, #15]
  400a3e:	7c3b      	ldrb	r3, [r7, #16]
  400a40:	2201      	movs	r2, #1
  400a42:	4618      	mov	r0, r3
  400a44:	4b0e      	ldr	r3, [pc, #56]	; (400a80 <gfx_mono_draw_char_progmem+0xdc>)
  400a46:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  400a48:	7c3b      	ldrb	r3, [r7, #16]
  400a4a:	3301      	adds	r3, #1
  400a4c:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  400a4e:	7bbb      	ldrb	r3, [r7, #14]
  400a50:	005b      	lsls	r3, r3, #1
  400a52:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  400a54:	7c7b      	ldrb	r3, [r7, #17]
  400a56:	3301      	adds	r3, #1
  400a58:	747b      	strb	r3, [r7, #17]
  400a5a:	7c7a      	ldrb	r2, [r7, #17]
  400a5c:	7afb      	ldrb	r3, [r7, #11]
  400a5e:	429a      	cmp	r2, r3
  400a60:	d3dc      	bcc.n	400a1c <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  400a62:	7bfb      	ldrb	r3, [r7, #15]
  400a64:	3301      	adds	r3, #1
  400a66:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  400a68:	79bb      	ldrb	r3, [r7, #6]
  400a6a:	743b      	strb	r3, [r7, #16]
		rows_left--;
  400a6c:	7cbb      	ldrb	r3, [r7, #18]
  400a6e:	3b01      	subs	r3, #1
  400a70:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  400a72:	7cbb      	ldrb	r3, [r7, #18]
  400a74:	2b00      	cmp	r3, #0
  400a76:	d1c9      	bne.n	400a0c <gfx_mono_draw_char_progmem+0x68>
}
  400a78:	bf00      	nop
  400a7a:	3718      	adds	r7, #24
  400a7c:	46bd      	mov	sp, r7
  400a7e:	bd80      	pop	{r7, pc}
  400a80:	00400c41 	.word	0x00400c41

00400a84 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400a84:	b590      	push	{r4, r7, lr}
  400a86:	b085      	sub	sp, #20
  400a88:	af02      	add	r7, sp, #8
  400a8a:	603b      	str	r3, [r7, #0]
  400a8c:	4603      	mov	r3, r0
  400a8e:	71fb      	strb	r3, [r7, #7]
  400a90:	460b      	mov	r3, r1
  400a92:	71bb      	strb	r3, [r7, #6]
  400a94:	4613      	mov	r3, r2
  400a96:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  400a98:	683b      	ldr	r3, [r7, #0]
  400a9a:	7a1a      	ldrb	r2, [r3, #8]
  400a9c:	683b      	ldr	r3, [r7, #0]
  400a9e:	7a5c      	ldrb	r4, [r3, #9]
  400aa0:	7979      	ldrb	r1, [r7, #5]
  400aa2:	79b8      	ldrb	r0, [r7, #6]
  400aa4:	2300      	movs	r3, #0
  400aa6:	9300      	str	r3, [sp, #0]
  400aa8:	4623      	mov	r3, r4
  400aaa:	4c09      	ldr	r4, [pc, #36]	; (400ad0 <gfx_mono_draw_char+0x4c>)
  400aac:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  400aae:	683b      	ldr	r3, [r7, #0]
  400ab0:	781b      	ldrb	r3, [r3, #0]
  400ab2:	2b00      	cmp	r3, #0
  400ab4:	d000      	beq.n	400ab8 <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  400ab6:	e006      	b.n	400ac6 <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  400ab8:	797a      	ldrb	r2, [r7, #5]
  400aba:	79b9      	ldrb	r1, [r7, #6]
  400abc:	79f8      	ldrb	r0, [r7, #7]
  400abe:	683b      	ldr	r3, [r7, #0]
  400ac0:	4c04      	ldr	r4, [pc, #16]	; (400ad4 <gfx_mono_draw_char+0x50>)
  400ac2:	47a0      	blx	r4
		break;
  400ac4:	bf00      	nop
	}
}
  400ac6:	bf00      	nop
  400ac8:	370c      	adds	r7, #12
  400aca:	46bd      	mov	sp, r7
  400acc:	bd90      	pop	{r4, r7, pc}
  400ace:	bf00      	nop
  400ad0:	004007b1 	.word	0x004007b1
  400ad4:	004009a5 	.word	0x004009a5

00400ad8 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400ad8:	b590      	push	{r4, r7, lr}
  400ada:	b087      	sub	sp, #28
  400adc:	af00      	add	r7, sp, #0
  400ade:	60f8      	str	r0, [r7, #12]
  400ae0:	607b      	str	r3, [r7, #4]
  400ae2:	460b      	mov	r3, r1
  400ae4:	72fb      	strb	r3, [r7, #11]
  400ae6:	4613      	mov	r3, r2
  400ae8:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  400aea:	7afb      	ldrb	r3, [r7, #11]
  400aec:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  400aee:	68fb      	ldr	r3, [r7, #12]
  400af0:	781b      	ldrb	r3, [r3, #0]
  400af2:	2b0a      	cmp	r3, #10
  400af4:	d109      	bne.n	400b0a <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  400af6:	7dfb      	ldrb	r3, [r7, #23]
  400af8:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  400afa:	687b      	ldr	r3, [r7, #4]
  400afc:	7a5a      	ldrb	r2, [r3, #9]
  400afe:	7abb      	ldrb	r3, [r7, #10]
  400b00:	4413      	add	r3, r2
  400b02:	b2db      	uxtb	r3, r3
  400b04:	3301      	adds	r3, #1
  400b06:	72bb      	strb	r3, [r7, #10]
  400b08:	e00f      	b.n	400b2a <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  400b0a:	68fb      	ldr	r3, [r7, #12]
  400b0c:	781b      	ldrb	r3, [r3, #0]
  400b0e:	2b0d      	cmp	r3, #13
  400b10:	d00b      	beq.n	400b2a <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400b12:	68fb      	ldr	r3, [r7, #12]
  400b14:	7818      	ldrb	r0, [r3, #0]
  400b16:	7aba      	ldrb	r2, [r7, #10]
  400b18:	7af9      	ldrb	r1, [r7, #11]
  400b1a:	687b      	ldr	r3, [r7, #4]
  400b1c:	4c08      	ldr	r4, [pc, #32]	; (400b40 <gfx_mono_draw_string+0x68>)
  400b1e:	47a0      	blx	r4
			x += font->width;
  400b20:	687b      	ldr	r3, [r7, #4]
  400b22:	7a1a      	ldrb	r2, [r3, #8]
  400b24:	7afb      	ldrb	r3, [r7, #11]
  400b26:	4413      	add	r3, r2
  400b28:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  400b2a:	68fb      	ldr	r3, [r7, #12]
  400b2c:	3301      	adds	r3, #1
  400b2e:	60fb      	str	r3, [r7, #12]
  400b30:	68fb      	ldr	r3, [r7, #12]
  400b32:	781b      	ldrb	r3, [r3, #0]
  400b34:	2b00      	cmp	r3, #0
  400b36:	d1da      	bne.n	400aee <gfx_mono_draw_string+0x16>
}
  400b38:	bf00      	nop
  400b3a:	371c      	adds	r7, #28
  400b3c:	46bd      	mov	sp, r7
  400b3e:	bd90      	pop	{r4, r7, pc}
  400b40:	00400a85 	.word	0x00400a85

00400b44 <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  400b44:	b580      	push	{r7, lr}
  400b46:	b082      	sub	sp, #8
  400b48:	af00      	add	r7, sp, #0
  400b4a:	4603      	mov	r3, r0
  400b4c:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400b4e:	79fb      	ldrb	r3, [r7, #7]
  400b50:	f003 030f 	and.w	r3, r3, #15
  400b54:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400b56:	79fb      	ldrb	r3, [r7, #7]
  400b58:	f063 034f 	orn	r3, r3, #79	; 0x4f
  400b5c:	b2db      	uxtb	r3, r3
  400b5e:	4618      	mov	r0, r3
  400b60:	4b02      	ldr	r3, [pc, #8]	; (400b6c <ssd1306_set_page_address+0x28>)
  400b62:	4798      	blx	r3
	
}
  400b64:	bf00      	nop
  400b66:	3708      	adds	r7, #8
  400b68:	46bd      	mov	sp, r7
  400b6a:	bd80      	pop	{r7, pc}
  400b6c:	004014cd 	.word	0x004014cd

00400b70 <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  400b70:	b580      	push	{r7, lr}
  400b72:	b082      	sub	sp, #8
  400b74:	af00      	add	r7, sp, #0
  400b76:	4603      	mov	r3, r0
  400b78:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  400b7a:	79fb      	ldrb	r3, [r7, #7]
  400b7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400b80:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400b82:	79fb      	ldrb	r3, [r7, #7]
  400b84:	091b      	lsrs	r3, r3, #4
  400b86:	b2db      	uxtb	r3, r3
  400b88:	f043 0310 	orr.w	r3, r3, #16
  400b8c:	b2db      	uxtb	r3, r3
  400b8e:	4618      	mov	r0, r3
  400b90:	4b06      	ldr	r3, [pc, #24]	; (400bac <ssd1306_set_column_address+0x3c>)
  400b92:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400b94:	79fb      	ldrb	r3, [r7, #7]
  400b96:	f003 030f 	and.w	r3, r3, #15
  400b9a:	b2db      	uxtb	r3, r3
  400b9c:	4618      	mov	r0, r3
  400b9e:	4b03      	ldr	r3, [pc, #12]	; (400bac <ssd1306_set_column_address+0x3c>)
  400ba0:	4798      	blx	r3
}
  400ba2:	bf00      	nop
  400ba4:	3708      	adds	r7, #8
  400ba6:	46bd      	mov	sp, r7
  400ba8:	bd80      	pop	{r7, pc}
  400baa:	bf00      	nop
  400bac:	004014cd 	.word	0x004014cd

00400bb0 <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  400bb0:	b580      	push	{r7, lr}
  400bb2:	b082      	sub	sp, #8
  400bb4:	af00      	add	r7, sp, #0
  400bb6:	4603      	mov	r3, r0
  400bb8:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  400bba:	79fb      	ldrb	r3, [r7, #7]
  400bbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400bc0:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400bc2:	79fb      	ldrb	r3, [r7, #7]
  400bc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400bc8:	b2db      	uxtb	r3, r3
  400bca:	4618      	mov	r0, r3
  400bcc:	4b02      	ldr	r3, [pc, #8]	; (400bd8 <ssd1306_set_display_start_line_address+0x28>)
  400bce:	4798      	blx	r3
}
  400bd0:	bf00      	nop
  400bd2:	3708      	adds	r7, #8
  400bd4:	46bd      	mov	sp, r7
  400bd6:	bd80      	pop	{r7, pc}
  400bd8:	004014cd 	.word	0x004014cd

00400bdc <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  400bdc:	b590      	push	{r4, r7, lr}
  400bde:	b083      	sub	sp, #12
  400be0:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  400be2:	4812      	ldr	r0, [pc, #72]	; (400c2c <gfx_mono_ssd1306_init+0x50>)
  400be4:	4b12      	ldr	r3, [pc, #72]	; (400c30 <gfx_mono_ssd1306_init+0x54>)
  400be6:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  400be8:	4b12      	ldr	r3, [pc, #72]	; (400c34 <gfx_mono_ssd1306_init+0x58>)
  400bea:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  400bec:	2000      	movs	r0, #0
  400bee:	4b12      	ldr	r3, [pc, #72]	; (400c38 <gfx_mono_ssd1306_init+0x5c>)
  400bf0:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400bf2:	2300      	movs	r3, #0
  400bf4:	71fb      	strb	r3, [r7, #7]
  400bf6:	e012      	b.n	400c1e <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400bf8:	2300      	movs	r3, #0
  400bfa:	71bb      	strb	r3, [r7, #6]
  400bfc:	e008      	b.n	400c10 <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400bfe:	79b9      	ldrb	r1, [r7, #6]
  400c00:	79f8      	ldrb	r0, [r7, #7]
  400c02:	2301      	movs	r3, #1
  400c04:	2200      	movs	r2, #0
  400c06:	4c0d      	ldr	r4, [pc, #52]	; (400c3c <gfx_mono_ssd1306_init+0x60>)
  400c08:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400c0a:	79bb      	ldrb	r3, [r7, #6]
  400c0c:	3301      	adds	r3, #1
  400c0e:	71bb      	strb	r3, [r7, #6]
  400c10:	f997 3006 	ldrsb.w	r3, [r7, #6]
  400c14:	2b00      	cmp	r3, #0
  400c16:	daf2      	bge.n	400bfe <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400c18:	79fb      	ldrb	r3, [r7, #7]
  400c1a:	3301      	adds	r3, #1
  400c1c:	71fb      	strb	r3, [r7, #7]
  400c1e:	79fb      	ldrb	r3, [r7, #7]
  400c20:	2b03      	cmp	r3, #3
  400c22:	d9e9      	bls.n	400bf8 <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  400c24:	bf00      	nop
  400c26:	370c      	adds	r7, #12
  400c28:	46bd      	mov	sp, r7
  400c2a:	bd90      	pop	{r4, r7, pc}
  400c2c:	204009f0 	.word	0x204009f0
  400c30:	0040050d 	.word	0x0040050d
  400c34:	0040141d 	.word	0x0040141d
  400c38:	00400bb1 	.word	0x00400bb1
  400c3c:	00400cdd 	.word	0x00400cdd

00400c40 <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  400c40:	b590      	push	{r4, r7, lr}
  400c42:	b085      	sub	sp, #20
  400c44:	af00      	add	r7, sp, #0
  400c46:	4603      	mov	r3, r0
  400c48:	71fb      	strb	r3, [r7, #7]
  400c4a:	460b      	mov	r3, r1
  400c4c:	71bb      	strb	r3, [r7, #6]
  400c4e:	4613      	mov	r3, r2
  400c50:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c56:	2b00      	cmp	r3, #0
  400c58:	db38      	blt.n	400ccc <gfx_mono_ssd1306_draw_pixel+0x8c>
  400c5a:	79bb      	ldrb	r3, [r7, #6]
  400c5c:	2b1f      	cmp	r3, #31
  400c5e:	d835      	bhi.n	400ccc <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400c60:	79bb      	ldrb	r3, [r7, #6]
  400c62:	08db      	lsrs	r3, r3, #3
  400c64:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  400c66:	79ba      	ldrb	r2, [r7, #6]
  400c68:	7bbb      	ldrb	r3, [r7, #14]
  400c6a:	00db      	lsls	r3, r3, #3
  400c6c:	1ad3      	subs	r3, r2, r3
  400c6e:	2201      	movs	r2, #1
  400c70:	fa02 f303 	lsl.w	r3, r2, r3
  400c74:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  400c76:	79fa      	ldrb	r2, [r7, #7]
  400c78:	7bbb      	ldrb	r3, [r7, #14]
  400c7a:	4611      	mov	r1, r2
  400c7c:	4618      	mov	r0, r3
  400c7e:	4b15      	ldr	r3, [pc, #84]	; (400cd4 <gfx_mono_ssd1306_draw_pixel+0x94>)
  400c80:	4798      	blx	r3
  400c82:	4603      	mov	r3, r0
  400c84:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  400c86:	797b      	ldrb	r3, [r7, #5]
  400c88:	2b01      	cmp	r3, #1
  400c8a:	d004      	beq.n	400c96 <gfx_mono_ssd1306_draw_pixel+0x56>
  400c8c:	2b02      	cmp	r3, #2
  400c8e:	d011      	beq.n	400cb4 <gfx_mono_ssd1306_draw_pixel+0x74>
  400c90:	2b00      	cmp	r3, #0
  400c92:	d005      	beq.n	400ca0 <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  400c94:	e013      	b.n	400cbe <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  400c96:	7bfa      	ldrb	r2, [r7, #15]
  400c98:	7b7b      	ldrb	r3, [r7, #13]
  400c9a:	4313      	orrs	r3, r2
  400c9c:	73fb      	strb	r3, [r7, #15]
		break;
  400c9e:	e00e      	b.n	400cbe <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  400ca0:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400ca4:	43db      	mvns	r3, r3
  400ca6:	b25a      	sxtb	r2, r3
  400ca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400cac:	4013      	ands	r3, r2
  400cae:	b25b      	sxtb	r3, r3
  400cb0:	73fb      	strb	r3, [r7, #15]
		break;
  400cb2:	e004      	b.n	400cbe <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  400cb4:	7bfa      	ldrb	r2, [r7, #15]
  400cb6:	7b7b      	ldrb	r3, [r7, #13]
  400cb8:	4053      	eors	r3, r2
  400cba:	73fb      	strb	r3, [r7, #15]
		break;
  400cbc:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  400cbe:	7bfa      	ldrb	r2, [r7, #15]
  400cc0:	79f9      	ldrb	r1, [r7, #7]
  400cc2:	7bb8      	ldrb	r0, [r7, #14]
  400cc4:	2300      	movs	r3, #0
  400cc6:	4c04      	ldr	r4, [pc, #16]	; (400cd8 <gfx_mono_ssd1306_draw_pixel+0x98>)
  400cc8:	47a0      	blx	r4
  400cca:	e000      	b.n	400cce <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  400ccc:	bf00      	nop
}
  400cce:	3714      	adds	r7, #20
  400cd0:	46bd      	mov	sp, r7
  400cd2:	bd90      	pop	{r4, r7, pc}
  400cd4:	00400d61 	.word	0x00400d61
  400cd8:	00400cdd 	.word	0x00400cdd

00400cdc <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400cdc:	b590      	push	{r4, r7, lr}
  400cde:	b083      	sub	sp, #12
  400ce0:	af00      	add	r7, sp, #0
  400ce2:	4604      	mov	r4, r0
  400ce4:	4608      	mov	r0, r1
  400ce6:	4611      	mov	r1, r2
  400ce8:	461a      	mov	r2, r3
  400cea:	4623      	mov	r3, r4
  400cec:	71fb      	strb	r3, [r7, #7]
  400cee:	4603      	mov	r3, r0
  400cf0:	71bb      	strb	r3, [r7, #6]
  400cf2:	460b      	mov	r3, r1
  400cf4:	717b      	strb	r3, [r7, #5]
  400cf6:	4613      	mov	r3, r2
  400cf8:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400cfa:	793b      	ldrb	r3, [r7, #4]
  400cfc:	f083 0301 	eor.w	r3, r3, #1
  400d00:	b2db      	uxtb	r3, r3
  400d02:	2b00      	cmp	r3, #0
  400d04:	d00a      	beq.n	400d1c <gfx_mono_ssd1306_put_byte+0x40>
  400d06:	79ba      	ldrb	r2, [r7, #6]
  400d08:	79fb      	ldrb	r3, [r7, #7]
  400d0a:	4611      	mov	r1, r2
  400d0c:	4618      	mov	r0, r3
  400d0e:	4b0f      	ldr	r3, [pc, #60]	; (400d4c <gfx_mono_ssd1306_put_byte+0x70>)
  400d10:	4798      	blx	r3
  400d12:	4603      	mov	r3, r0
  400d14:	461a      	mov	r2, r3
  400d16:	797b      	ldrb	r3, [r7, #5]
  400d18:	4293      	cmp	r3, r2
  400d1a:	d012      	beq.n	400d42 <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400d1c:	797a      	ldrb	r2, [r7, #5]
  400d1e:	79b9      	ldrb	r1, [r7, #6]
  400d20:	79fb      	ldrb	r3, [r7, #7]
  400d22:	4618      	mov	r0, r3
  400d24:	4b0a      	ldr	r3, [pc, #40]	; (400d50 <gfx_mono_ssd1306_put_byte+0x74>)
  400d26:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  400d28:	79fb      	ldrb	r3, [r7, #7]
  400d2a:	4618      	mov	r0, r3
  400d2c:	4b09      	ldr	r3, [pc, #36]	; (400d54 <gfx_mono_ssd1306_put_byte+0x78>)
  400d2e:	4798      	blx	r3
	ssd1306_set_column_address(column);
  400d30:	79bb      	ldrb	r3, [r7, #6]
  400d32:	4618      	mov	r0, r3
  400d34:	4b08      	ldr	r3, [pc, #32]	; (400d58 <gfx_mono_ssd1306_put_byte+0x7c>)
  400d36:	4798      	blx	r3

	ssd1306_write_data(data);
  400d38:	797b      	ldrb	r3, [r7, #5]
  400d3a:	4618      	mov	r0, r3
  400d3c:	4b07      	ldr	r3, [pc, #28]	; (400d5c <gfx_mono_ssd1306_put_byte+0x80>)
  400d3e:	4798      	blx	r3
  400d40:	e000      	b.n	400d44 <gfx_mono_ssd1306_put_byte+0x68>
		return;
  400d42:	bf00      	nop
}
  400d44:	370c      	adds	r7, #12
  400d46:	46bd      	mov	sp, r7
  400d48:	bd90      	pop	{r4, r7, pc}
  400d4a:	bf00      	nop
  400d4c:	00400565 	.word	0x00400565
  400d50:	0040052d 	.word	0x0040052d
  400d54:	00400b45 	.word	0x00400b45
  400d58:	00400b71 	.word	0x00400b71
  400d5c:	00401571 	.word	0x00401571

00400d60 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400d60:	b580      	push	{r7, lr}
  400d62:	b082      	sub	sp, #8
  400d64:	af00      	add	r7, sp, #0
  400d66:	4603      	mov	r3, r0
  400d68:	460a      	mov	r2, r1
  400d6a:	71fb      	strb	r3, [r7, #7]
  400d6c:	4613      	mov	r3, r2
  400d6e:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400d70:	79ba      	ldrb	r2, [r7, #6]
  400d72:	79fb      	ldrb	r3, [r7, #7]
  400d74:	4611      	mov	r1, r2
  400d76:	4618      	mov	r0, r3
  400d78:	4b03      	ldr	r3, [pc, #12]	; (400d88 <gfx_mono_ssd1306_get_byte+0x28>)
  400d7a:	4798      	blx	r3
  400d7c:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400d7e:	4618      	mov	r0, r3
  400d80:	3708      	adds	r7, #8
  400d82:	46bd      	mov	sp, r7
  400d84:	bd80      	pop	{r7, pc}
  400d86:	bf00      	nop
  400d88:	00400565 	.word	0x00400565

00400d8c <gfx_mono_ssd1306_mask_byte>:
	gfx_mono_ssd1306_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
  400d8c:	b590      	push	{r4, r7, lr}
  400d8e:	b085      	sub	sp, #20
  400d90:	af00      	add	r7, sp, #0
  400d92:	4604      	mov	r4, r0
  400d94:	4608      	mov	r0, r1
  400d96:	4611      	mov	r1, r2
  400d98:	461a      	mov	r2, r3
  400d9a:	4623      	mov	r3, r4
  400d9c:	71fb      	strb	r3, [r7, #7]
  400d9e:	4603      	mov	r3, r0
  400da0:	71bb      	strb	r3, [r7, #6]
  400da2:	460b      	mov	r3, r1
  400da4:	717b      	strb	r3, [r7, #5]
  400da6:	4613      	mov	r3, r2
  400da8:	713b      	strb	r3, [r7, #4]
	gfx_mono_color_t temp = gfx_mono_get_byte(page, column);
  400daa:	79ba      	ldrb	r2, [r7, #6]
  400dac:	79fb      	ldrb	r3, [r7, #7]
  400dae:	4611      	mov	r1, r2
  400db0:	4618      	mov	r0, r3
  400db2:	4b15      	ldr	r3, [pc, #84]	; (400e08 <gfx_mono_ssd1306_mask_byte+0x7c>)
  400db4:	4798      	blx	r3
  400db6:	4603      	mov	r3, r0
  400db8:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  400dba:	793b      	ldrb	r3, [r7, #4]
  400dbc:	2b01      	cmp	r3, #1
  400dbe:	d004      	beq.n	400dca <gfx_mono_ssd1306_mask_byte+0x3e>
  400dc0:	2b02      	cmp	r3, #2
  400dc2:	d011      	beq.n	400de8 <gfx_mono_ssd1306_mask_byte+0x5c>
  400dc4:	2b00      	cmp	r3, #0
  400dc6:	d005      	beq.n	400dd4 <gfx_mono_ssd1306_mask_byte+0x48>
	case GFX_PIXEL_XOR:
		temp ^= pixel_mask;
		break;

	default:
		break;
  400dc8:	e013      	b.n	400df2 <gfx_mono_ssd1306_mask_byte+0x66>
		temp |= pixel_mask;
  400dca:	7bfa      	ldrb	r2, [r7, #15]
  400dcc:	797b      	ldrb	r3, [r7, #5]
  400dce:	4313      	orrs	r3, r2
  400dd0:	73fb      	strb	r3, [r7, #15]
		break;
  400dd2:	e00e      	b.n	400df2 <gfx_mono_ssd1306_mask_byte+0x66>
		temp &= ~pixel_mask;
  400dd4:	f997 3005 	ldrsb.w	r3, [r7, #5]
  400dd8:	43db      	mvns	r3, r3
  400dda:	b25a      	sxtb	r2, r3
  400ddc:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400de0:	4013      	ands	r3, r2
  400de2:	b25b      	sxtb	r3, r3
  400de4:	73fb      	strb	r3, [r7, #15]
		break;
  400de6:	e004      	b.n	400df2 <gfx_mono_ssd1306_mask_byte+0x66>
		temp ^= pixel_mask;
  400de8:	7bfa      	ldrb	r2, [r7, #15]
  400dea:	797b      	ldrb	r3, [r7, #5]
  400dec:	4053      	eors	r3, r2
  400dee:	73fb      	strb	r3, [r7, #15]
		break;
  400df0:	bf00      	nop
	}

	gfx_mono_put_byte(page, column, temp);
  400df2:	7bfa      	ldrb	r2, [r7, #15]
  400df4:	79b9      	ldrb	r1, [r7, #6]
  400df6:	79f8      	ldrb	r0, [r7, #7]
  400df8:	2300      	movs	r3, #0
  400dfa:	4c04      	ldr	r4, [pc, #16]	; (400e0c <gfx_mono_ssd1306_mask_byte+0x80>)
  400dfc:	47a0      	blx	r4
}
  400dfe:	bf00      	nop
  400e00:	3714      	adds	r7, #20
  400e02:	46bd      	mov	sp, r7
  400e04:	bd90      	pop	{r4, r7, pc}
  400e06:	bf00      	nop
  400e08:	00400d61 	.word	0x00400d61
  400e0c:	00400cdd 	.word	0x00400cdd

00400e10 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400e10:	b480      	push	{r7}
  400e12:	b083      	sub	sp, #12
  400e14:	af00      	add	r7, sp, #0
  400e16:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400e18:	687b      	ldr	r3, [r7, #4]
  400e1a:	2b07      	cmp	r3, #7
  400e1c:	d825      	bhi.n	400e6a <osc_get_rate+0x5a>
  400e1e:	a201      	add	r2, pc, #4	; (adr r2, 400e24 <osc_get_rate+0x14>)
  400e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400e24:	00400e45 	.word	0x00400e45
  400e28:	00400e4b 	.word	0x00400e4b
  400e2c:	00400e51 	.word	0x00400e51
  400e30:	00400e57 	.word	0x00400e57
  400e34:	00400e5b 	.word	0x00400e5b
  400e38:	00400e5f 	.word	0x00400e5f
  400e3c:	00400e63 	.word	0x00400e63
  400e40:	00400e67 	.word	0x00400e67
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400e44:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400e48:	e010      	b.n	400e6c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400e4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e4e:	e00d      	b.n	400e6c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400e50:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e54:	e00a      	b.n	400e6c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400e56:	4b08      	ldr	r3, [pc, #32]	; (400e78 <osc_get_rate+0x68>)
  400e58:	e008      	b.n	400e6c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400e5a:	4b08      	ldr	r3, [pc, #32]	; (400e7c <osc_get_rate+0x6c>)
  400e5c:	e006      	b.n	400e6c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400e5e:	4b08      	ldr	r3, [pc, #32]	; (400e80 <osc_get_rate+0x70>)
  400e60:	e004      	b.n	400e6c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400e62:	4b07      	ldr	r3, [pc, #28]	; (400e80 <osc_get_rate+0x70>)
  400e64:	e002      	b.n	400e6c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400e66:	4b06      	ldr	r3, [pc, #24]	; (400e80 <osc_get_rate+0x70>)
  400e68:	e000      	b.n	400e6c <osc_get_rate+0x5c>
	}

	return 0;
  400e6a:	2300      	movs	r3, #0
}
  400e6c:	4618      	mov	r0, r3
  400e6e:	370c      	adds	r7, #12
  400e70:	46bd      	mov	sp, r7
  400e72:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e76:	4770      	bx	lr
  400e78:	003d0900 	.word	0x003d0900
  400e7c:	007a1200 	.word	0x007a1200
  400e80:	00b71b00 	.word	0x00b71b00

00400e84 <sysclk_get_main_hz>:
{
  400e84:	b580      	push	{r7, lr}
  400e86:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400e88:	2006      	movs	r0, #6
  400e8a:	4b05      	ldr	r3, [pc, #20]	; (400ea0 <sysclk_get_main_hz+0x1c>)
  400e8c:	4798      	blx	r3
  400e8e:	4602      	mov	r2, r0
  400e90:	4613      	mov	r3, r2
  400e92:	009b      	lsls	r3, r3, #2
  400e94:	4413      	add	r3, r2
  400e96:	009a      	lsls	r2, r3, #2
  400e98:	4413      	add	r3, r2
}
  400e9a:	4618      	mov	r0, r3
  400e9c:	bd80      	pop	{r7, pc}
  400e9e:	bf00      	nop
  400ea0:	00400e11 	.word	0x00400e11

00400ea4 <sysclk_get_cpu_hz>:
{
  400ea4:	b580      	push	{r7, lr}
  400ea6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400ea8:	4b02      	ldr	r3, [pc, #8]	; (400eb4 <sysclk_get_cpu_hz+0x10>)
  400eaa:	4798      	blx	r3
  400eac:	4603      	mov	r3, r0
}
  400eae:	4618      	mov	r0, r3
  400eb0:	bd80      	pop	{r7, pc}
  400eb2:	bf00      	nop
  400eb4:	00400e85 	.word	0x00400e85

00400eb8 <sysclk_get_peripheral_hz>:
{
  400eb8:	b580      	push	{r7, lr}
  400eba:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400ebc:	4b02      	ldr	r3, [pc, #8]	; (400ec8 <sysclk_get_peripheral_hz+0x10>)
  400ebe:	4798      	blx	r3
  400ec0:	4603      	mov	r3, r0
  400ec2:	085b      	lsrs	r3, r3, #1
}
  400ec4:	4618      	mov	r0, r3
  400ec6:	bd80      	pop	{r7, pc}
  400ec8:	00400e85 	.word	0x00400e85

00400ecc <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  400ecc:	b480      	push	{r7}
  400ece:	b089      	sub	sp, #36	; 0x24
  400ed0:	af00      	add	r7, sp, #0
  400ed2:	6078      	str	r0, [r7, #4]
  400ed4:	687b      	ldr	r3, [r7, #4]
  400ed6:	61fb      	str	r3, [r7, #28]
  400ed8:	69fb      	ldr	r3, [r7, #28]
  400eda:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400edc:	69bb      	ldr	r3, [r7, #24]
  400ede:	095a      	lsrs	r2, r3, #5
  400ee0:	69fb      	ldr	r3, [r7, #28]
  400ee2:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400ee4:	697b      	ldr	r3, [r7, #20]
  400ee6:	f003 031f 	and.w	r3, r3, #31
  400eea:	2101      	movs	r1, #1
  400eec:	fa01 f303 	lsl.w	r3, r1, r3
  400ef0:	613a      	str	r2, [r7, #16]
  400ef2:	60fb      	str	r3, [r7, #12]
  400ef4:	693b      	ldr	r3, [r7, #16]
  400ef6:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ef8:	68ba      	ldr	r2, [r7, #8]
  400efa:	4b06      	ldr	r3, [pc, #24]	; (400f14 <ioport_enable_pin+0x48>)
  400efc:	4413      	add	r3, r2
  400efe:	025b      	lsls	r3, r3, #9
  400f00:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400f02:	68fb      	ldr	r3, [r7, #12]
  400f04:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  400f06:	bf00      	nop
  400f08:	3724      	adds	r7, #36	; 0x24
  400f0a:	46bd      	mov	sp, r7
  400f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f10:	4770      	bx	lr
  400f12:	bf00      	nop
  400f14:	00200707 	.word	0x00200707

00400f18 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400f18:	b480      	push	{r7}
  400f1a:	b08d      	sub	sp, #52	; 0x34
  400f1c:	af00      	add	r7, sp, #0
  400f1e:	6078      	str	r0, [r7, #4]
  400f20:	6039      	str	r1, [r7, #0]
  400f22:	687b      	ldr	r3, [r7, #4]
  400f24:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f26:	683b      	ldr	r3, [r7, #0]
  400f28:	62bb      	str	r3, [r7, #40]	; 0x28
  400f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f2c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f30:	095a      	lsrs	r2, r3, #5
  400f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f34:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400f36:	6a3b      	ldr	r3, [r7, #32]
  400f38:	f003 031f 	and.w	r3, r3, #31
  400f3c:	2101      	movs	r1, #1
  400f3e:	fa01 f303 	lsl.w	r3, r1, r3
  400f42:	61fa      	str	r2, [r7, #28]
  400f44:	61bb      	str	r3, [r7, #24]
  400f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400f48:	617b      	str	r3, [r7, #20]
  400f4a:	69fb      	ldr	r3, [r7, #28]
  400f4c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f4e:	693a      	ldr	r2, [r7, #16]
  400f50:	4b37      	ldr	r3, [pc, #220]	; (401030 <ioport_set_pin_mode+0x118>)
  400f52:	4413      	add	r3, r2
  400f54:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400f56:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400f58:	697b      	ldr	r3, [r7, #20]
  400f5a:	f003 0308 	and.w	r3, r3, #8
  400f5e:	2b00      	cmp	r3, #0
  400f60:	d003      	beq.n	400f6a <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400f62:	68fb      	ldr	r3, [r7, #12]
  400f64:	69ba      	ldr	r2, [r7, #24]
  400f66:	665a      	str	r2, [r3, #100]	; 0x64
  400f68:	e002      	b.n	400f70 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400f6a:	68fb      	ldr	r3, [r7, #12]
  400f6c:	69ba      	ldr	r2, [r7, #24]
  400f6e:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400f70:	697b      	ldr	r3, [r7, #20]
  400f72:	f003 0310 	and.w	r3, r3, #16
  400f76:	2b00      	cmp	r3, #0
  400f78:	d004      	beq.n	400f84 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400f7a:	68fb      	ldr	r3, [r7, #12]
  400f7c:	69ba      	ldr	r2, [r7, #24]
  400f7e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400f82:	e003      	b.n	400f8c <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400f84:	68fb      	ldr	r3, [r7, #12]
  400f86:	69ba      	ldr	r2, [r7, #24]
  400f88:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400f8c:	697b      	ldr	r3, [r7, #20]
  400f8e:	f003 0320 	and.w	r3, r3, #32
  400f92:	2b00      	cmp	r3, #0
  400f94:	d003      	beq.n	400f9e <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400f96:	68fb      	ldr	r3, [r7, #12]
  400f98:	69ba      	ldr	r2, [r7, #24]
  400f9a:	651a      	str	r2, [r3, #80]	; 0x50
  400f9c:	e002      	b.n	400fa4 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400f9e:	68fb      	ldr	r3, [r7, #12]
  400fa0:	69ba      	ldr	r2, [r7, #24]
  400fa2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400fa4:	697b      	ldr	r3, [r7, #20]
  400fa6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400faa:	2b00      	cmp	r3, #0
  400fac:	d003      	beq.n	400fb6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400fae:	68fb      	ldr	r3, [r7, #12]
  400fb0:	69ba      	ldr	r2, [r7, #24]
  400fb2:	621a      	str	r2, [r3, #32]
  400fb4:	e002      	b.n	400fbc <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400fb6:	68fb      	ldr	r3, [r7, #12]
  400fb8:	69ba      	ldr	r2, [r7, #24]
  400fba:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400fbc:	697b      	ldr	r3, [r7, #20]
  400fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400fc2:	2b00      	cmp	r3, #0
  400fc4:	d004      	beq.n	400fd0 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400fc6:	68fb      	ldr	r3, [r7, #12]
  400fc8:	69ba      	ldr	r2, [r7, #24]
  400fca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400fce:	e003      	b.n	400fd8 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400fd0:	68fb      	ldr	r3, [r7, #12]
  400fd2:	69ba      	ldr	r2, [r7, #24]
  400fd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400fd8:	697b      	ldr	r3, [r7, #20]
  400fda:	f003 0301 	and.w	r3, r3, #1
  400fde:	2b00      	cmp	r3, #0
  400fe0:	d006      	beq.n	400ff0 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400fe2:	68fb      	ldr	r3, [r7, #12]
  400fe4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400fe6:	69bb      	ldr	r3, [r7, #24]
  400fe8:	431a      	orrs	r2, r3
  400fea:	68fb      	ldr	r3, [r7, #12]
  400fec:	671a      	str	r2, [r3, #112]	; 0x70
  400fee:	e006      	b.n	400ffe <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400ff0:	68fb      	ldr	r3, [r7, #12]
  400ff2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ff4:	69bb      	ldr	r3, [r7, #24]
  400ff6:	43db      	mvns	r3, r3
  400ff8:	401a      	ands	r2, r3
  400ffa:	68fb      	ldr	r3, [r7, #12]
  400ffc:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400ffe:	697b      	ldr	r3, [r7, #20]
  401000:	f003 0302 	and.w	r3, r3, #2
  401004:	2b00      	cmp	r3, #0
  401006:	d006      	beq.n	401016 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401008:	68fb      	ldr	r3, [r7, #12]
  40100a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40100c:	69bb      	ldr	r3, [r7, #24]
  40100e:	431a      	orrs	r2, r3
  401010:	68fb      	ldr	r3, [r7, #12]
  401012:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  401014:	e006      	b.n	401024 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  401016:	68fb      	ldr	r3, [r7, #12]
  401018:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40101a:	69bb      	ldr	r3, [r7, #24]
  40101c:	43db      	mvns	r3, r3
  40101e:	401a      	ands	r2, r3
  401020:	68fb      	ldr	r3, [r7, #12]
  401022:	675a      	str	r2, [r3, #116]	; 0x74
  401024:	bf00      	nop
  401026:	3734      	adds	r7, #52	; 0x34
  401028:	46bd      	mov	sp, r7
  40102a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40102e:	4770      	bx	lr
  401030:	00200707 	.word	0x00200707

00401034 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  401034:	b480      	push	{r7}
  401036:	b08d      	sub	sp, #52	; 0x34
  401038:	af00      	add	r7, sp, #0
  40103a:	6078      	str	r0, [r7, #4]
  40103c:	460b      	mov	r3, r1
  40103e:	70fb      	strb	r3, [r7, #3]
  401040:	687b      	ldr	r3, [r7, #4]
  401042:	62fb      	str	r3, [r7, #44]	; 0x2c
  401044:	78fb      	ldrb	r3, [r7, #3]
  401046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40104a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40104c:	627b      	str	r3, [r7, #36]	; 0x24
  40104e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401050:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401052:	6a3b      	ldr	r3, [r7, #32]
  401054:	095b      	lsrs	r3, r3, #5
  401056:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401058:	69fa      	ldr	r2, [r7, #28]
  40105a:	4b17      	ldr	r3, [pc, #92]	; (4010b8 <ioport_set_pin_dir+0x84>)
  40105c:	4413      	add	r3, r2
  40105e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401060:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  401062:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401066:	2b01      	cmp	r3, #1
  401068:	d109      	bne.n	40107e <ioport_set_pin_dir+0x4a>
  40106a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40106c:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  40106e:	697b      	ldr	r3, [r7, #20]
  401070:	f003 031f 	and.w	r3, r3, #31
  401074:	2201      	movs	r2, #1
  401076:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401078:	69bb      	ldr	r3, [r7, #24]
  40107a:	611a      	str	r2, [r3, #16]
  40107c:	e00c      	b.n	401098 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  40107e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401082:	2b00      	cmp	r3, #0
  401084:	d108      	bne.n	401098 <ioport_set_pin_dir+0x64>
  401086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401088:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  40108a:	693b      	ldr	r3, [r7, #16]
  40108c:	f003 031f 	and.w	r3, r3, #31
  401090:	2201      	movs	r2, #1
  401092:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401094:	69bb      	ldr	r3, [r7, #24]
  401096:	615a      	str	r2, [r3, #20]
  401098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40109a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40109c:	68fb      	ldr	r3, [r7, #12]
  40109e:	f003 031f 	and.w	r3, r3, #31
  4010a2:	2201      	movs	r2, #1
  4010a4:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4010a6:	69bb      	ldr	r3, [r7, #24]
  4010a8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4010ac:	bf00      	nop
  4010ae:	3734      	adds	r7, #52	; 0x34
  4010b0:	46bd      	mov	sp, r7
  4010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010b6:	4770      	bx	lr
  4010b8:	00200707 	.word	0x00200707

004010bc <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4010bc:	b480      	push	{r7}
  4010be:	b08b      	sub	sp, #44	; 0x2c
  4010c0:	af00      	add	r7, sp, #0
  4010c2:	6078      	str	r0, [r7, #4]
  4010c4:	460b      	mov	r3, r1
  4010c6:	70fb      	strb	r3, [r7, #3]
  4010c8:	687b      	ldr	r3, [r7, #4]
  4010ca:	627b      	str	r3, [r7, #36]	; 0x24
  4010cc:	78fb      	ldrb	r3, [r7, #3]
  4010ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4010d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4010d4:	61fb      	str	r3, [r7, #28]
  4010d6:	69fb      	ldr	r3, [r7, #28]
  4010d8:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  4010da:	69bb      	ldr	r3, [r7, #24]
  4010dc:	095b      	lsrs	r3, r3, #5
  4010de:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4010e0:	697a      	ldr	r2, [r7, #20]
  4010e2:	4b10      	ldr	r3, [pc, #64]	; (401124 <ioport_set_pin_level+0x68>)
  4010e4:	4413      	add	r3, r2
  4010e6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4010e8:	613b      	str	r3, [r7, #16]

	if (level) {
  4010ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4010ee:	2b00      	cmp	r3, #0
  4010f0:	d009      	beq.n	401106 <ioport_set_pin_level+0x4a>
  4010f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4010f4:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4010f6:	68fb      	ldr	r3, [r7, #12]
  4010f8:	f003 031f 	and.w	r3, r3, #31
  4010fc:	2201      	movs	r2, #1
  4010fe:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401100:	693b      	ldr	r3, [r7, #16]
  401102:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  401104:	e008      	b.n	401118 <ioport_set_pin_level+0x5c>
  401106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401108:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40110a:	68bb      	ldr	r3, [r7, #8]
  40110c:	f003 031f 	and.w	r3, r3, #31
  401110:	2201      	movs	r2, #1
  401112:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401114:	693b      	ldr	r3, [r7, #16]
  401116:	635a      	str	r2, [r3, #52]	; 0x34
  401118:	bf00      	nop
  40111a:	372c      	adds	r7, #44	; 0x2c
  40111c:	46bd      	mov	sp, r7
  40111e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401122:	4770      	bx	lr
  401124:	00200707 	.word	0x00200707

00401128 <spi_reset>:
{
  401128:	b480      	push	{r7}
  40112a:	b083      	sub	sp, #12
  40112c:	af00      	add	r7, sp, #0
  40112e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  401130:	687b      	ldr	r3, [r7, #4]
  401132:	2280      	movs	r2, #128	; 0x80
  401134:	601a      	str	r2, [r3, #0]
}
  401136:	bf00      	nop
  401138:	370c      	adds	r7, #12
  40113a:	46bd      	mov	sp, r7
  40113c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401140:	4770      	bx	lr

00401142 <spi_enable>:
{
  401142:	b480      	push	{r7}
  401144:	b083      	sub	sp, #12
  401146:	af00      	add	r7, sp, #0
  401148:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40114a:	687b      	ldr	r3, [r7, #4]
  40114c:	2201      	movs	r2, #1
  40114e:	601a      	str	r2, [r3, #0]
}
  401150:	bf00      	nop
  401152:	370c      	adds	r7, #12
  401154:	46bd      	mov	sp, r7
  401156:	f85d 7b04 	ldr.w	r7, [sp], #4
  40115a:	4770      	bx	lr

0040115c <spi_disable>:
{
  40115c:	b480      	push	{r7}
  40115e:	b083      	sub	sp, #12
  401160:	af00      	add	r7, sp, #0
  401162:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  401164:	687b      	ldr	r3, [r7, #4]
  401166:	2202      	movs	r2, #2
  401168:	601a      	str	r2, [r3, #0]
}
  40116a:	bf00      	nop
  40116c:	370c      	adds	r7, #12
  40116e:	46bd      	mov	sp, r7
  401170:	f85d 7b04 	ldr.w	r7, [sp], #4
  401174:	4770      	bx	lr

00401176 <spi_set_master_mode>:
{
  401176:	b480      	push	{r7}
  401178:	b083      	sub	sp, #12
  40117a:	af00      	add	r7, sp, #0
  40117c:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	685b      	ldr	r3, [r3, #4]
  401182:	f043 0201 	orr.w	r2, r3, #1
  401186:	687b      	ldr	r3, [r7, #4]
  401188:	605a      	str	r2, [r3, #4]
}
  40118a:	bf00      	nop
  40118c:	370c      	adds	r7, #12
  40118e:	46bd      	mov	sp, r7
  401190:	f85d 7b04 	ldr.w	r7, [sp], #4
  401194:	4770      	bx	lr

00401196 <spi_set_fixed_peripheral_select>:
{
  401196:	b480      	push	{r7}
  401198:	b083      	sub	sp, #12
  40119a:	af00      	add	r7, sp, #0
  40119c:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  40119e:	687b      	ldr	r3, [r7, #4]
  4011a0:	685b      	ldr	r3, [r3, #4]
  4011a2:	f023 0202 	bic.w	r2, r3, #2
  4011a6:	687b      	ldr	r3, [r7, #4]
  4011a8:	605a      	str	r2, [r3, #4]
}
  4011aa:	bf00      	nop
  4011ac:	370c      	adds	r7, #12
  4011ae:	46bd      	mov	sp, r7
  4011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011b4:	4770      	bx	lr

004011b6 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  4011b6:	b480      	push	{r7}
  4011b8:	b083      	sub	sp, #12
  4011ba:	af00      	add	r7, sp, #0
  4011bc:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4011be:	687b      	ldr	r3, [r7, #4]
  4011c0:	685b      	ldr	r3, [r3, #4]
  4011c2:	f043 0210 	orr.w	r2, r3, #16
  4011c6:	687b      	ldr	r3, [r7, #4]
  4011c8:	605a      	str	r2, [r3, #4]
}
  4011ca:	bf00      	nop
  4011cc:	370c      	adds	r7, #12
  4011ce:	46bd      	mov	sp, r7
  4011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011d4:	4770      	bx	lr

004011d6 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  4011d6:	b480      	push	{r7}
  4011d8:	b083      	sub	sp, #12
  4011da:	af00      	add	r7, sp, #0
  4011dc:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4011de:	687b      	ldr	r3, [r7, #4]
  4011e0:	685b      	ldr	r3, [r3, #4]
  4011e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  4011e6:	687b      	ldr	r3, [r7, #4]
  4011e8:	605a      	str	r2, [r3, #4]
}
  4011ea:	bf00      	nop
  4011ec:	370c      	adds	r7, #12
  4011ee:	46bd      	mov	sp, r7
  4011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011f4:	4770      	bx	lr
	...

004011f8 <ssd1306_hard_reset>:
{
  4011f8:	b580      	push	{r7, lr}
  4011fa:	b082      	sub	sp, #8
  4011fc:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  4011fe:	4b0f      	ldr	r3, [pc, #60]	; (40123c <ssd1306_hard_reset+0x44>)
  401200:	4798      	blx	r3
  401202:	4602      	mov	r2, r0
  401204:	4b0e      	ldr	r3, [pc, #56]	; (401240 <ssd1306_hard_reset+0x48>)
  401206:	fba3 2302 	umull	r2, r3, r3, r2
  40120a:	0c9a      	lsrs	r2, r3, #18
  40120c:	4613      	mov	r3, r2
  40120e:	009b      	lsls	r3, r3, #2
  401210:	4413      	add	r3, r2
  401212:	005b      	lsls	r3, r3, #1
  401214:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  401216:	2100      	movs	r1, #0
  401218:	2051      	movs	r0, #81	; 0x51
  40121a:	4b0a      	ldr	r3, [pc, #40]	; (401244 <ssd1306_hard_reset+0x4c>)
  40121c:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  40121e:	6878      	ldr	r0, [r7, #4]
  401220:	4b09      	ldr	r3, [pc, #36]	; (401248 <ssd1306_hard_reset+0x50>)
  401222:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401224:	2101      	movs	r1, #1
  401226:	2051      	movs	r0, #81	; 0x51
  401228:	4b06      	ldr	r3, [pc, #24]	; (401244 <ssd1306_hard_reset+0x4c>)
  40122a:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  40122c:	6878      	ldr	r0, [r7, #4]
  40122e:	4b06      	ldr	r3, [pc, #24]	; (401248 <ssd1306_hard_reset+0x50>)
  401230:	4798      	blx	r3
}
  401232:	bf00      	nop
  401234:	3708      	adds	r7, #8
  401236:	46bd      	mov	sp, r7
  401238:	bd80      	pop	{r7, pc}
  40123a:	bf00      	nop
  40123c:	00400ea5 	.word	0x00400ea5
  401240:	431bde83 	.word	0x431bde83
  401244:	004010bd 	.word	0x004010bd
  401248:	20400001 	.word	0x20400001

0040124c <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  40124c:	b580      	push	{r7, lr}
  40124e:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  401250:	20af      	movs	r0, #175	; 0xaf
  401252:	4b02      	ldr	r3, [pc, #8]	; (40125c <ssd1306_display_on+0x10>)
  401254:	4798      	blx	r3
}
  401256:	bf00      	nop
  401258:	bd80      	pop	{r7, pc}
  40125a:	bf00      	nop
  40125c:	004014cd 	.word	0x004014cd

00401260 <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  401260:	b580      	push	{r7, lr}
  401262:	b082      	sub	sp, #8
  401264:	af00      	add	r7, sp, #0
  401266:	4603      	mov	r3, r0
  401268:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  40126a:	2081      	movs	r0, #129	; 0x81
  40126c:	4b05      	ldr	r3, [pc, #20]	; (401284 <ssd1306_set_contrast+0x24>)
  40126e:	4798      	blx	r3
	ssd1306_write_command(contrast);
  401270:	79fb      	ldrb	r3, [r7, #7]
  401272:	4618      	mov	r0, r3
  401274:	4b03      	ldr	r3, [pc, #12]	; (401284 <ssd1306_set_contrast+0x24>)
  401276:	4798      	blx	r3
	return contrast;
  401278:	79fb      	ldrb	r3, [r7, #7]
}
  40127a:	4618      	mov	r0, r3
  40127c:	3708      	adds	r7, #8
  40127e:	46bd      	mov	sp, r7
  401280:	bd80      	pop	{r7, pc}
  401282:	bf00      	nop
  401284:	004014cd 	.word	0x004014cd

00401288 <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  401288:	b580      	push	{r7, lr}
  40128a:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  40128c:	20a6      	movs	r0, #166	; 0xa6
  40128e:	4b02      	ldr	r3, [pc, #8]	; (401298 <ssd1306_display_invert_disable+0x10>)
  401290:	4798      	blx	r3
}
  401292:	bf00      	nop
  401294:	bd80      	pop	{r7, pc}
  401296:	bf00      	nop
  401298:	004014cd 	.word	0x004014cd

0040129c <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  40129c:	b590      	push	{r4, r7, lr}
  40129e:	b083      	sub	sp, #12
  4012a0:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  4012a2:	2101      	movs	r1, #1
  4012a4:	2051      	movs	r0, #81	; 0x51
  4012a6:	4b46      	ldr	r3, [pc, #280]	; (4013c0 <ssd1306_interface_init+0x124>)
  4012a8:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  4012aa:	2101      	movs	r1, #1
  4012ac:	2023      	movs	r0, #35	; 0x23
  4012ae:	4b44      	ldr	r3, [pc, #272]	; (4013c0 <ssd1306_interface_init+0x124>)
  4012b0:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  4012b2:	2108      	movs	r1, #8
  4012b4:	2051      	movs	r0, #81	; 0x51
  4012b6:	4b43      	ldr	r3, [pc, #268]	; (4013c4 <ssd1306_interface_init+0x128>)
  4012b8:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  4012ba:	2108      	movs	r1, #8
  4012bc:	2023      	movs	r0, #35	; 0x23
  4012be:	4b41      	ldr	r3, [pc, #260]	; (4013c4 <ssd1306_interface_init+0x128>)
  4012c0:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  4012c2:	2023      	movs	r0, #35	; 0x23
  4012c4:	4b40      	ldr	r3, [pc, #256]	; (4013c8 <ssd1306_interface_init+0x12c>)
  4012c6:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  4012c8:	2051      	movs	r0, #81	; 0x51
  4012ca:	4b3f      	ldr	r3, [pc, #252]	; (4013c8 <ssd1306_interface_init+0x12c>)
  4012cc:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  4012ce:	2101      	movs	r1, #1
  4012d0:	2023      	movs	r0, #35	; 0x23
  4012d2:	4b3e      	ldr	r3, [pc, #248]	; (4013cc <ssd1306_interface_init+0x130>)
  4012d4:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  4012d6:	2101      	movs	r1, #1
  4012d8:	2051      	movs	r0, #81	; 0x51
  4012da:	4b3c      	ldr	r3, [pc, #240]	; (4013cc <ssd1306_interface_init+0x130>)
  4012dc:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4012de:	2300      	movs	r3, #0
  4012e0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4012e4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012e8:	4839      	ldr	r0, [pc, #228]	; (4013d0 <ssd1306_interface_init+0x134>)
  4012ea:	4c3a      	ldr	r4, [pc, #232]	; (4013d4 <ssd1306_interface_init+0x138>)
  4012ec:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4012ee:	2300      	movs	r3, #0
  4012f0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4012f4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012f8:	4835      	ldr	r0, [pc, #212]	; (4013d0 <ssd1306_interface_init+0x134>)
  4012fa:	4c36      	ldr	r4, [pc, #216]	; (4013d4 <ssd1306_interface_init+0x138>)
  4012fc:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4012fe:	2300      	movs	r3, #0
  401300:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401304:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401308:	4831      	ldr	r0, [pc, #196]	; (4013d0 <ssd1306_interface_init+0x134>)
  40130a:	4c32      	ldr	r4, [pc, #200]	; (4013d4 <ssd1306_interface_init+0x138>)
  40130c:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40130e:	2300      	movs	r3, #0
  401310:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401314:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401318:	482d      	ldr	r0, [pc, #180]	; (4013d0 <ssd1306_interface_init+0x134>)
  40131a:	4c2e      	ldr	r4, [pc, #184]	; (4013d4 <ssd1306_interface_init+0x138>)
  40131c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40131e:	2300      	movs	r3, #0
  401320:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401324:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401328:	4829      	ldr	r0, [pc, #164]	; (4013d0 <ssd1306_interface_init+0x134>)
  40132a:	4c2a      	ldr	r4, [pc, #168]	; (4013d4 <ssd1306_interface_init+0x138>)
  40132c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40132e:	2300      	movs	r3, #0
  401330:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401334:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401338:	4825      	ldr	r0, [pc, #148]	; (4013d0 <ssd1306_interface_init+0x134>)
  40133a:	4c26      	ldr	r4, [pc, #152]	; (4013d4 <ssd1306_interface_init+0x138>)
  40133c:	47a0      	blx	r4
		
		spi_disable(SPI0);
  40133e:	4826      	ldr	r0, [pc, #152]	; (4013d8 <ssd1306_interface_init+0x13c>)
  401340:	4b26      	ldr	r3, [pc, #152]	; (4013dc <ssd1306_interface_init+0x140>)
  401342:	4798      	blx	r3
		spi_reset(SPI0);
  401344:	4824      	ldr	r0, [pc, #144]	; (4013d8 <ssd1306_interface_init+0x13c>)
  401346:	4b26      	ldr	r3, [pc, #152]	; (4013e0 <ssd1306_interface_init+0x144>)
  401348:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  40134a:	4823      	ldr	r0, [pc, #140]	; (4013d8 <ssd1306_interface_init+0x13c>)
  40134c:	4b25      	ldr	r3, [pc, #148]	; (4013e4 <ssd1306_interface_init+0x148>)
  40134e:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  401350:	2208      	movs	r2, #8
  401352:	2101      	movs	r1, #1
  401354:	4820      	ldr	r0, [pc, #128]	; (4013d8 <ssd1306_interface_init+0x13c>)
  401356:	4b24      	ldr	r3, [pc, #144]	; (4013e8 <ssd1306_interface_init+0x14c>)
  401358:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40135a:	2200      	movs	r2, #0
  40135c:	2101      	movs	r1, #1
  40135e:	481e      	ldr	r0, [pc, #120]	; (4013d8 <ssd1306_interface_init+0x13c>)
  401360:	4b22      	ldr	r3, [pc, #136]	; (4013ec <ssd1306_interface_init+0x150>)
  401362:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  401364:	2200      	movs	r2, #0
  401366:	2101      	movs	r1, #1
  401368:	481b      	ldr	r0, [pc, #108]	; (4013d8 <ssd1306_interface_init+0x13c>)
  40136a:	4b21      	ldr	r3, [pc, #132]	; (4013f0 <ssd1306_interface_init+0x154>)
  40136c:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  40136e:	481a      	ldr	r0, [pc, #104]	; (4013d8 <ssd1306_interface_init+0x13c>)
  401370:	4b20      	ldr	r3, [pc, #128]	; (4013f4 <ssd1306_interface_init+0x158>)
  401372:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  401374:	2200      	movs	r2, #0
  401376:	2101      	movs	r1, #1
  401378:	4817      	ldr	r0, [pc, #92]	; (4013d8 <ssd1306_interface_init+0x13c>)
  40137a:	4b1f      	ldr	r3, [pc, #124]	; (4013f8 <ssd1306_interface_init+0x15c>)
  40137c:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  40137e:	4816      	ldr	r0, [pc, #88]	; (4013d8 <ssd1306_interface_init+0x13c>)
  401380:	4b1e      	ldr	r3, [pc, #120]	; (4013fc <ssd1306_interface_init+0x160>)
  401382:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  401384:	4814      	ldr	r0, [pc, #80]	; (4013d8 <ssd1306_interface_init+0x13c>)
  401386:	4b1e      	ldr	r3, [pc, #120]	; (401400 <ssd1306_interface_init+0x164>)
  401388:	4798      	blx	r3
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  40138a:	4b1e      	ldr	r3, [pc, #120]	; (401404 <ssd1306_interface_init+0x168>)
  40138c:	4798      	blx	r3
  40138e:	4603      	mov	r3, r0
  401390:	4619      	mov	r1, r3
  401392:	481d      	ldr	r0, [pc, #116]	; (401408 <ssd1306_interface_init+0x16c>)
  401394:	4b1d      	ldr	r3, [pc, #116]	; (40140c <ssd1306_interface_init+0x170>)
  401396:	4798      	blx	r3
  401398:	4603      	mov	r3, r0
  40139a:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  40139c:	687b      	ldr	r3, [r7, #4]
  40139e:	b2db      	uxtb	r3, r3
  4013a0:	461a      	mov	r2, r3
  4013a2:	2101      	movs	r1, #1
  4013a4:	480c      	ldr	r0, [pc, #48]	; (4013d8 <ssd1306_interface_init+0x13c>)
  4013a6:	4b1a      	ldr	r3, [pc, #104]	; (401410 <ssd1306_interface_init+0x174>)
  4013a8:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4013aa:	480b      	ldr	r0, [pc, #44]	; (4013d8 <ssd1306_interface_init+0x13c>)
  4013ac:	4b19      	ldr	r3, [pc, #100]	; (401414 <ssd1306_interface_init+0x178>)
  4013ae:	4798      	blx	r3
		
		spi_enable(SPI0);
  4013b0:	4809      	ldr	r0, [pc, #36]	; (4013d8 <ssd1306_interface_init+0x13c>)
  4013b2:	4b19      	ldr	r3, [pc, #100]	; (401418 <ssd1306_interface_init+0x17c>)
  4013b4:	4798      	blx	r3
}
  4013b6:	bf00      	nop
  4013b8:	370c      	adds	r7, #12
  4013ba:	46bd      	mov	sp, r7
  4013bc:	bd90      	pop	{r4, r7, pc}
  4013be:	bf00      	nop
  4013c0:	00401035 	.word	0x00401035
  4013c4:	00400f19 	.word	0x00400f19
  4013c8:	00400ecd 	.word	0x00400ecd
  4013cc:	004010bd 	.word	0x004010bd
  4013d0:	400e1400 	.word	0x400e1400
  4013d4:	00402135 	.word	0x00402135
  4013d8:	40008000 	.word	0x40008000
  4013dc:	0040115d 	.word	0x0040115d
  4013e0:	00401129 	.word	0x00401129
  4013e4:	00401177 	.word	0x00401177
  4013e8:	00400381 	.word	0x00400381
  4013ec:	004002e1 	.word	0x004002e1
  4013f0:	00400331 	.word	0x00400331
  4013f4:	00401197 	.word	0x00401197
  4013f8:	00400427 	.word	0x00400427
  4013fc:	004011d7 	.word	0x004011d7
  401400:	004011b7 	.word	0x004011b7
  401404:	00400eb9 	.word	0x00400eb9
  401408:	001e8480 	.word	0x001e8480
  40140c:	00400471 	.word	0x00400471
  401410:	004004ad 	.word	0x004004ad
  401414:	004001f1 	.word	0x004001f1
  401418:	00401143 	.word	0x00401143

0040141c <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  40141c:	b580      	push	{r7, lr}
  40141e:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  401420:	4b23      	ldr	r3, [pc, #140]	; (4014b0 <ssd1306_init+0x94>)
  401422:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  401424:	4b23      	ldr	r3, [pc, #140]	; (4014b4 <ssd1306_init+0x98>)
  401426:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401428:	2101      	movs	r1, #1
  40142a:	2051      	movs	r0, #81	; 0x51
  40142c:	4b22      	ldr	r3, [pc, #136]	; (4014b8 <ssd1306_init+0x9c>)
  40142e:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  401430:	20a8      	movs	r0, #168	; 0xa8
  401432:	4b22      	ldr	r3, [pc, #136]	; (4014bc <ssd1306_init+0xa0>)
  401434:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  401436:	201f      	movs	r0, #31
  401438:	4b20      	ldr	r3, [pc, #128]	; (4014bc <ssd1306_init+0xa0>)
  40143a:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  40143c:	20d3      	movs	r0, #211	; 0xd3
  40143e:	4b1f      	ldr	r3, [pc, #124]	; (4014bc <ssd1306_init+0xa0>)
  401440:	4798      	blx	r3
	ssd1306_write_command(0x00);
  401442:	2000      	movs	r0, #0
  401444:	4b1d      	ldr	r3, [pc, #116]	; (4014bc <ssd1306_init+0xa0>)
  401446:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  401448:	2040      	movs	r0, #64	; 0x40
  40144a:	4b1c      	ldr	r3, [pc, #112]	; (4014bc <ssd1306_init+0xa0>)
  40144c:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40144e:	20a1      	movs	r0, #161	; 0xa1
  401450:	4b1a      	ldr	r3, [pc, #104]	; (4014bc <ssd1306_init+0xa0>)
  401452:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  401454:	20c8      	movs	r0, #200	; 0xc8
  401456:	4b19      	ldr	r3, [pc, #100]	; (4014bc <ssd1306_init+0xa0>)
  401458:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40145a:	20da      	movs	r0, #218	; 0xda
  40145c:	4b17      	ldr	r3, [pc, #92]	; (4014bc <ssd1306_init+0xa0>)
  40145e:	4798      	blx	r3
	ssd1306_write_command(0x02);
  401460:	2002      	movs	r0, #2
  401462:	4b16      	ldr	r3, [pc, #88]	; (4014bc <ssd1306_init+0xa0>)
  401464:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  401466:	208f      	movs	r0, #143	; 0x8f
  401468:	4b15      	ldr	r3, [pc, #84]	; (4014c0 <ssd1306_init+0xa4>)
  40146a:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40146c:	20a4      	movs	r0, #164	; 0xa4
  40146e:	4b13      	ldr	r3, [pc, #76]	; (4014bc <ssd1306_init+0xa0>)
  401470:	4798      	blx	r3

	ssd1306_display_invert_disable();
  401472:	4b14      	ldr	r3, [pc, #80]	; (4014c4 <ssd1306_init+0xa8>)
  401474:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  401476:	20d5      	movs	r0, #213	; 0xd5
  401478:	4b10      	ldr	r3, [pc, #64]	; (4014bc <ssd1306_init+0xa0>)
  40147a:	4798      	blx	r3
	ssd1306_write_command(0x80);
  40147c:	2080      	movs	r0, #128	; 0x80
  40147e:	4b0f      	ldr	r3, [pc, #60]	; (4014bc <ssd1306_init+0xa0>)
  401480:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  401482:	208d      	movs	r0, #141	; 0x8d
  401484:	4b0d      	ldr	r3, [pc, #52]	; (4014bc <ssd1306_init+0xa0>)
  401486:	4798      	blx	r3
	ssd1306_write_command(0x14);
  401488:	2014      	movs	r0, #20
  40148a:	4b0c      	ldr	r3, [pc, #48]	; (4014bc <ssd1306_init+0xa0>)
  40148c:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  40148e:	20db      	movs	r0, #219	; 0xdb
  401490:	4b0a      	ldr	r3, [pc, #40]	; (4014bc <ssd1306_init+0xa0>)
  401492:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  401494:	2040      	movs	r0, #64	; 0x40
  401496:	4b09      	ldr	r3, [pc, #36]	; (4014bc <ssd1306_init+0xa0>)
  401498:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40149a:	20d9      	movs	r0, #217	; 0xd9
  40149c:	4b07      	ldr	r3, [pc, #28]	; (4014bc <ssd1306_init+0xa0>)
  40149e:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  4014a0:	20f1      	movs	r0, #241	; 0xf1
  4014a2:	4b06      	ldr	r3, [pc, #24]	; (4014bc <ssd1306_init+0xa0>)
  4014a4:	4798      	blx	r3

	
	ssd1306_display_on();
  4014a6:	4b08      	ldr	r3, [pc, #32]	; (4014c8 <ssd1306_init+0xac>)
  4014a8:	4798      	blx	r3
}
  4014aa:	bf00      	nop
  4014ac:	bd80      	pop	{r7, pc}
  4014ae:	bf00      	nop
  4014b0:	0040129d 	.word	0x0040129d
  4014b4:	004011f9 	.word	0x004011f9
  4014b8:	004010bd 	.word	0x004010bd
  4014bc:	004014cd 	.word	0x004014cd
  4014c0:	00401261 	.word	0x00401261
  4014c4:	00401289 	.word	0x00401289
  4014c8:	0040124d 	.word	0x0040124d

004014cc <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4014cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4014ce:	b083      	sub	sp, #12
  4014d0:	af00      	add	r7, sp, #0
  4014d2:	4603      	mov	r3, r0
  4014d4:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  4014d6:	2100      	movs	r1, #0
  4014d8:	2023      	movs	r0, #35	; 0x23
  4014da:	4b1c      	ldr	r3, [pc, #112]	; (40154c <ssd1306_write_command+0x80>)
  4014dc:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4014de:	2101      	movs	r1, #1
  4014e0:	481b      	ldr	r0, [pc, #108]	; (401550 <ssd1306_write_command+0x84>)
  4014e2:	4b1c      	ldr	r3, [pc, #112]	; (401554 <ssd1306_write_command+0x88>)
  4014e4:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4014e6:	79fb      	ldrb	r3, [r7, #7]
  4014e8:	b299      	uxth	r1, r3
  4014ea:	2301      	movs	r3, #1
  4014ec:	2201      	movs	r2, #1
  4014ee:	4818      	ldr	r0, [pc, #96]	; (401550 <ssd1306_write_command+0x84>)
  4014f0:	4c19      	ldr	r4, [pc, #100]	; (401558 <ssd1306_write_command+0x8c>)
  4014f2:	47a0      	blx	r4
	delay_us(10);
  4014f4:	4b19      	ldr	r3, [pc, #100]	; (40155c <ssd1306_write_command+0x90>)
  4014f6:	4798      	blx	r3
  4014f8:	4603      	mov	r3, r0
  4014fa:	4619      	mov	r1, r3
  4014fc:	f04f 0200 	mov.w	r2, #0
  401500:	460b      	mov	r3, r1
  401502:	4614      	mov	r4, r2
  401504:	00a6      	lsls	r6, r4, #2
  401506:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40150a:	009d      	lsls	r5, r3, #2
  40150c:	462b      	mov	r3, r5
  40150e:	4634      	mov	r4, r6
  401510:	185b      	adds	r3, r3, r1
  401512:	eb44 0402 	adc.w	r4, r4, r2
  401516:	18db      	adds	r3, r3, r3
  401518:	eb44 0404 	adc.w	r4, r4, r4
  40151c:	4619      	mov	r1, r3
  40151e:	4622      	mov	r2, r4
  401520:	4b0f      	ldr	r3, [pc, #60]	; (401560 <ssd1306_write_command+0x94>)
  401522:	f04f 0400 	mov.w	r4, #0
  401526:	18cd      	adds	r5, r1, r3
  401528:	eb42 0604 	adc.w	r6, r2, r4
  40152c:	4628      	mov	r0, r5
  40152e:	4631      	mov	r1, r6
  401530:	4c0c      	ldr	r4, [pc, #48]	; (401564 <ssd1306_write_command+0x98>)
  401532:	4a0d      	ldr	r2, [pc, #52]	; (401568 <ssd1306_write_command+0x9c>)
  401534:	f04f 0300 	mov.w	r3, #0
  401538:	47a0      	blx	r4
  40153a:	4603      	mov	r3, r0
  40153c:	460c      	mov	r4, r1
  40153e:	4618      	mov	r0, r3
  401540:	4b0a      	ldr	r3, [pc, #40]	; (40156c <ssd1306_write_command+0xa0>)
  401542:	4798      	blx	r3
}
  401544:	bf00      	nop
  401546:	370c      	adds	r7, #12
  401548:	46bd      	mov	sp, r7
  40154a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40154c:	004010bd 	.word	0x004010bd
  401550:	40008000 	.word	0x40008000
  401554:	0040022d 	.word	0x0040022d
  401558:	00400261 	.word	0x00400261
  40155c:	00400ea5 	.word	0x00400ea5
  401560:	005a83df 	.word	0x005a83df
  401564:	0040303d 	.word	0x0040303d
  401568:	005a83e0 	.word	0x005a83e0
  40156c:	20400001 	.word	0x20400001

00401570 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401570:	b5f0      	push	{r4, r5, r6, r7, lr}
  401572:	b083      	sub	sp, #12
  401574:	af00      	add	r7, sp, #0
  401576:	4603      	mov	r3, r0
  401578:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  40157a:	2101      	movs	r1, #1
  40157c:	2023      	movs	r0, #35	; 0x23
  40157e:	4b1c      	ldr	r3, [pc, #112]	; (4015f0 <ssd1306_write_data+0x80>)
  401580:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401582:	2101      	movs	r1, #1
  401584:	481b      	ldr	r0, [pc, #108]	; (4015f4 <ssd1306_write_data+0x84>)
  401586:	4b1c      	ldr	r3, [pc, #112]	; (4015f8 <ssd1306_write_data+0x88>)
  401588:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  40158a:	79fb      	ldrb	r3, [r7, #7]
  40158c:	b299      	uxth	r1, r3
  40158e:	2301      	movs	r3, #1
  401590:	2201      	movs	r2, #1
  401592:	4818      	ldr	r0, [pc, #96]	; (4015f4 <ssd1306_write_data+0x84>)
  401594:	4c19      	ldr	r4, [pc, #100]	; (4015fc <ssd1306_write_data+0x8c>)
  401596:	47a0      	blx	r4
	delay_us(10);
  401598:	4b19      	ldr	r3, [pc, #100]	; (401600 <ssd1306_write_data+0x90>)
  40159a:	4798      	blx	r3
  40159c:	4603      	mov	r3, r0
  40159e:	4619      	mov	r1, r3
  4015a0:	f04f 0200 	mov.w	r2, #0
  4015a4:	460b      	mov	r3, r1
  4015a6:	4614      	mov	r4, r2
  4015a8:	00a6      	lsls	r6, r4, #2
  4015aa:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4015ae:	009d      	lsls	r5, r3, #2
  4015b0:	462b      	mov	r3, r5
  4015b2:	4634      	mov	r4, r6
  4015b4:	185b      	adds	r3, r3, r1
  4015b6:	eb44 0402 	adc.w	r4, r4, r2
  4015ba:	18db      	adds	r3, r3, r3
  4015bc:	eb44 0404 	adc.w	r4, r4, r4
  4015c0:	4619      	mov	r1, r3
  4015c2:	4622      	mov	r2, r4
  4015c4:	4b0f      	ldr	r3, [pc, #60]	; (401604 <ssd1306_write_data+0x94>)
  4015c6:	f04f 0400 	mov.w	r4, #0
  4015ca:	18cd      	adds	r5, r1, r3
  4015cc:	eb42 0604 	adc.w	r6, r2, r4
  4015d0:	4628      	mov	r0, r5
  4015d2:	4631      	mov	r1, r6
  4015d4:	4c0c      	ldr	r4, [pc, #48]	; (401608 <ssd1306_write_data+0x98>)
  4015d6:	4a0d      	ldr	r2, [pc, #52]	; (40160c <ssd1306_write_data+0x9c>)
  4015d8:	f04f 0300 	mov.w	r3, #0
  4015dc:	47a0      	blx	r4
  4015de:	4603      	mov	r3, r0
  4015e0:	460c      	mov	r4, r1
  4015e2:	4618      	mov	r0, r3
  4015e4:	4b0a      	ldr	r3, [pc, #40]	; (401610 <ssd1306_write_data+0xa0>)
  4015e6:	4798      	blx	r3
}
  4015e8:	bf00      	nop
  4015ea:	370c      	adds	r7, #12
  4015ec:	46bd      	mov	sp, r7
  4015ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4015f0:	004010bd 	.word	0x004010bd
  4015f4:	40008000 	.word	0x40008000
  4015f8:	0040022d 	.word	0x0040022d
  4015fc:	00400261 	.word	0x00400261
  401600:	00400ea5 	.word	0x00400ea5
  401604:	005a83df 	.word	0x005a83df
  401608:	0040303d 	.word	0x0040303d
  40160c:	005a83e0 	.word	0x005a83e0
  401610:	20400001 	.word	0x20400001

00401614 <osc_enable>:
{
  401614:	b580      	push	{r7, lr}
  401616:	b082      	sub	sp, #8
  401618:	af00      	add	r7, sp, #0
  40161a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40161c:	687b      	ldr	r3, [r7, #4]
  40161e:	2b07      	cmp	r3, #7
  401620:	d831      	bhi.n	401686 <osc_enable+0x72>
  401622:	a201      	add	r2, pc, #4	; (adr r2, 401628 <osc_enable+0x14>)
  401624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401628:	00401685 	.word	0x00401685
  40162c:	00401649 	.word	0x00401649
  401630:	00401651 	.word	0x00401651
  401634:	00401659 	.word	0x00401659
  401638:	00401661 	.word	0x00401661
  40163c:	00401669 	.word	0x00401669
  401640:	00401671 	.word	0x00401671
  401644:	0040167b 	.word	0x0040167b
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401648:	2000      	movs	r0, #0
  40164a:	4b11      	ldr	r3, [pc, #68]	; (401690 <osc_enable+0x7c>)
  40164c:	4798      	blx	r3
		break;
  40164e:	e01a      	b.n	401686 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401650:	2001      	movs	r0, #1
  401652:	4b0f      	ldr	r3, [pc, #60]	; (401690 <osc_enable+0x7c>)
  401654:	4798      	blx	r3
		break;
  401656:	e016      	b.n	401686 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401658:	2000      	movs	r0, #0
  40165a:	4b0e      	ldr	r3, [pc, #56]	; (401694 <osc_enable+0x80>)
  40165c:	4798      	blx	r3
		break;
  40165e:	e012      	b.n	401686 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401660:	2010      	movs	r0, #16
  401662:	4b0c      	ldr	r3, [pc, #48]	; (401694 <osc_enable+0x80>)
  401664:	4798      	blx	r3
		break;
  401666:	e00e      	b.n	401686 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401668:	2020      	movs	r0, #32
  40166a:	4b0a      	ldr	r3, [pc, #40]	; (401694 <osc_enable+0x80>)
  40166c:	4798      	blx	r3
		break;
  40166e:	e00a      	b.n	401686 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401670:	213e      	movs	r1, #62	; 0x3e
  401672:	2000      	movs	r0, #0
  401674:	4b08      	ldr	r3, [pc, #32]	; (401698 <osc_enable+0x84>)
  401676:	4798      	blx	r3
		break;
  401678:	e005      	b.n	401686 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40167a:	213e      	movs	r1, #62	; 0x3e
  40167c:	2001      	movs	r0, #1
  40167e:	4b06      	ldr	r3, [pc, #24]	; (401698 <osc_enable+0x84>)
  401680:	4798      	blx	r3
		break;
  401682:	e000      	b.n	401686 <osc_enable+0x72>
		break;
  401684:	bf00      	nop
}
  401686:	bf00      	nop
  401688:	3708      	adds	r7, #8
  40168a:	46bd      	mov	sp, r7
  40168c:	bd80      	pop	{r7, pc}
  40168e:	bf00      	nop
  401690:	004025a1 	.word	0x004025a1
  401694:	0040260d 	.word	0x0040260d
  401698:	0040267d 	.word	0x0040267d

0040169c <osc_is_ready>:
{
  40169c:	b580      	push	{r7, lr}
  40169e:	b082      	sub	sp, #8
  4016a0:	af00      	add	r7, sp, #0
  4016a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4016a4:	687b      	ldr	r3, [r7, #4]
  4016a6:	2b07      	cmp	r3, #7
  4016a8:	d826      	bhi.n	4016f8 <osc_is_ready+0x5c>
  4016aa:	a201      	add	r2, pc, #4	; (adr r2, 4016b0 <osc_is_ready+0x14>)
  4016ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016b0:	004016d1 	.word	0x004016d1
  4016b4:	004016d5 	.word	0x004016d5
  4016b8:	004016d5 	.word	0x004016d5
  4016bc:	004016e7 	.word	0x004016e7
  4016c0:	004016e7 	.word	0x004016e7
  4016c4:	004016e7 	.word	0x004016e7
  4016c8:	004016e7 	.word	0x004016e7
  4016cc:	004016e7 	.word	0x004016e7
		return 1;
  4016d0:	2301      	movs	r3, #1
  4016d2:	e012      	b.n	4016fa <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  4016d4:	4b0b      	ldr	r3, [pc, #44]	; (401704 <osc_is_ready+0x68>)
  4016d6:	4798      	blx	r3
  4016d8:	4603      	mov	r3, r0
  4016da:	2b00      	cmp	r3, #0
  4016dc:	bf14      	ite	ne
  4016de:	2301      	movne	r3, #1
  4016e0:	2300      	moveq	r3, #0
  4016e2:	b2db      	uxtb	r3, r3
  4016e4:	e009      	b.n	4016fa <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  4016e6:	4b08      	ldr	r3, [pc, #32]	; (401708 <osc_is_ready+0x6c>)
  4016e8:	4798      	blx	r3
  4016ea:	4603      	mov	r3, r0
  4016ec:	2b00      	cmp	r3, #0
  4016ee:	bf14      	ite	ne
  4016f0:	2301      	movne	r3, #1
  4016f2:	2300      	moveq	r3, #0
  4016f4:	b2db      	uxtb	r3, r3
  4016f6:	e000      	b.n	4016fa <osc_is_ready+0x5e>
	return 0;
  4016f8:	2300      	movs	r3, #0
}
  4016fa:	4618      	mov	r0, r3
  4016fc:	3708      	adds	r7, #8
  4016fe:	46bd      	mov	sp, r7
  401700:	bd80      	pop	{r7, pc}
  401702:	bf00      	nop
  401704:	004025d9 	.word	0x004025d9
  401708:	004026f5 	.word	0x004026f5

0040170c <osc_get_rate>:
{
  40170c:	b480      	push	{r7}
  40170e:	b083      	sub	sp, #12
  401710:	af00      	add	r7, sp, #0
  401712:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401714:	687b      	ldr	r3, [r7, #4]
  401716:	2b07      	cmp	r3, #7
  401718:	d825      	bhi.n	401766 <osc_get_rate+0x5a>
  40171a:	a201      	add	r2, pc, #4	; (adr r2, 401720 <osc_get_rate+0x14>)
  40171c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401720:	00401741 	.word	0x00401741
  401724:	00401747 	.word	0x00401747
  401728:	0040174d 	.word	0x0040174d
  40172c:	00401753 	.word	0x00401753
  401730:	00401757 	.word	0x00401757
  401734:	0040175b 	.word	0x0040175b
  401738:	0040175f 	.word	0x0040175f
  40173c:	00401763 	.word	0x00401763
		return OSC_SLCK_32K_RC_HZ;
  401740:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401744:	e010      	b.n	401768 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401746:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40174a:	e00d      	b.n	401768 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40174c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401750:	e00a      	b.n	401768 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401752:	4b08      	ldr	r3, [pc, #32]	; (401774 <osc_get_rate+0x68>)
  401754:	e008      	b.n	401768 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401756:	4b08      	ldr	r3, [pc, #32]	; (401778 <osc_get_rate+0x6c>)
  401758:	e006      	b.n	401768 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40175a:	4b08      	ldr	r3, [pc, #32]	; (40177c <osc_get_rate+0x70>)
  40175c:	e004      	b.n	401768 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40175e:	4b07      	ldr	r3, [pc, #28]	; (40177c <osc_get_rate+0x70>)
  401760:	e002      	b.n	401768 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401762:	4b06      	ldr	r3, [pc, #24]	; (40177c <osc_get_rate+0x70>)
  401764:	e000      	b.n	401768 <osc_get_rate+0x5c>
	return 0;
  401766:	2300      	movs	r3, #0
}
  401768:	4618      	mov	r0, r3
  40176a:	370c      	adds	r7, #12
  40176c:	46bd      	mov	sp, r7
  40176e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401772:	4770      	bx	lr
  401774:	003d0900 	.word	0x003d0900
  401778:	007a1200 	.word	0x007a1200
  40177c:	00b71b00 	.word	0x00b71b00

00401780 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401780:	b580      	push	{r7, lr}
  401782:	b082      	sub	sp, #8
  401784:	af00      	add	r7, sp, #0
  401786:	4603      	mov	r3, r0
  401788:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40178a:	bf00      	nop
  40178c:	79fb      	ldrb	r3, [r7, #7]
  40178e:	4618      	mov	r0, r3
  401790:	4b05      	ldr	r3, [pc, #20]	; (4017a8 <osc_wait_ready+0x28>)
  401792:	4798      	blx	r3
  401794:	4603      	mov	r3, r0
  401796:	f083 0301 	eor.w	r3, r3, #1
  40179a:	b2db      	uxtb	r3, r3
  40179c:	2b00      	cmp	r3, #0
  40179e:	d1f5      	bne.n	40178c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4017a0:	bf00      	nop
  4017a2:	3708      	adds	r7, #8
  4017a4:	46bd      	mov	sp, r7
  4017a6:	bd80      	pop	{r7, pc}
  4017a8:	0040169d 	.word	0x0040169d

004017ac <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4017ac:	b580      	push	{r7, lr}
  4017ae:	b086      	sub	sp, #24
  4017b0:	af00      	add	r7, sp, #0
  4017b2:	60f8      	str	r0, [r7, #12]
  4017b4:	607a      	str	r2, [r7, #4]
  4017b6:	603b      	str	r3, [r7, #0]
  4017b8:	460b      	mov	r3, r1
  4017ba:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4017bc:	687b      	ldr	r3, [r7, #4]
  4017be:	2b00      	cmp	r3, #0
  4017c0:	d107      	bne.n	4017d2 <pll_config_init+0x26>
  4017c2:	683b      	ldr	r3, [r7, #0]
  4017c4:	2b00      	cmp	r3, #0
  4017c6:	d104      	bne.n	4017d2 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  4017c8:	68fb      	ldr	r3, [r7, #12]
  4017ca:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  4017ce:	601a      	str	r2, [r3, #0]
  4017d0:	e019      	b.n	401806 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4017d2:	7afb      	ldrb	r3, [r7, #11]
  4017d4:	4618      	mov	r0, r3
  4017d6:	4b0e      	ldr	r3, [pc, #56]	; (401810 <pll_config_init+0x64>)
  4017d8:	4798      	blx	r3
  4017da:	4602      	mov	r2, r0
  4017dc:	687b      	ldr	r3, [r7, #4]
  4017de:	fbb2 f3f3 	udiv	r3, r2, r3
  4017e2:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4017e4:	697b      	ldr	r3, [r7, #20]
  4017e6:	683a      	ldr	r2, [r7, #0]
  4017e8:	fb02 f303 	mul.w	r3, r2, r3
  4017ec:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4017ee:	683b      	ldr	r3, [r7, #0]
  4017f0:	3b01      	subs	r3, #1
  4017f2:	041a      	lsls	r2, r3, #16
  4017f4:	4b07      	ldr	r3, [pc, #28]	; (401814 <pll_config_init+0x68>)
  4017f6:	4013      	ands	r3, r2
  4017f8:	687a      	ldr	r2, [r7, #4]
  4017fa:	b2d2      	uxtb	r2, r2
  4017fc:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4017fe:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401802:	68fb      	ldr	r3, [r7, #12]
  401804:	601a      	str	r2, [r3, #0]
	}
}
  401806:	bf00      	nop
  401808:	3718      	adds	r7, #24
  40180a:	46bd      	mov	sp, r7
  40180c:	bd80      	pop	{r7, pc}
  40180e:	bf00      	nop
  401810:	0040170d 	.word	0x0040170d
  401814:	07ff0000 	.word	0x07ff0000

00401818 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401818:	b580      	push	{r7, lr}
  40181a:	b082      	sub	sp, #8
  40181c:	af00      	add	r7, sp, #0
  40181e:	6078      	str	r0, [r7, #4]
  401820:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401822:	683b      	ldr	r3, [r7, #0]
  401824:	2b00      	cmp	r3, #0
  401826:	d108      	bne.n	40183a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401828:	4b09      	ldr	r3, [pc, #36]	; (401850 <pll_enable+0x38>)
  40182a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40182c:	4a09      	ldr	r2, [pc, #36]	; (401854 <pll_enable+0x3c>)
  40182e:	687b      	ldr	r3, [r7, #4]
  401830:	681b      	ldr	r3, [r3, #0]
  401832:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401836:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401838:	e005      	b.n	401846 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  40183a:	4a06      	ldr	r2, [pc, #24]	; (401854 <pll_enable+0x3c>)
  40183c:	687b      	ldr	r3, [r7, #4]
  40183e:	681b      	ldr	r3, [r3, #0]
  401840:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401844:	61d3      	str	r3, [r2, #28]
}
  401846:	bf00      	nop
  401848:	3708      	adds	r7, #8
  40184a:	46bd      	mov	sp, r7
  40184c:	bd80      	pop	{r7, pc}
  40184e:	bf00      	nop
  401850:	00402711 	.word	0x00402711
  401854:	400e0600 	.word	0x400e0600

00401858 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401858:	b580      	push	{r7, lr}
  40185a:	b082      	sub	sp, #8
  40185c:	af00      	add	r7, sp, #0
  40185e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401860:	687b      	ldr	r3, [r7, #4]
  401862:	2b00      	cmp	r3, #0
  401864:	d103      	bne.n	40186e <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  401866:	4b05      	ldr	r3, [pc, #20]	; (40187c <pll_is_locked+0x24>)
  401868:	4798      	blx	r3
  40186a:	4603      	mov	r3, r0
  40186c:	e002      	b.n	401874 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  40186e:	4b04      	ldr	r3, [pc, #16]	; (401880 <pll_is_locked+0x28>)
  401870:	4798      	blx	r3
  401872:	4603      	mov	r3, r0
	}
}
  401874:	4618      	mov	r0, r3
  401876:	3708      	adds	r7, #8
  401878:	46bd      	mov	sp, r7
  40187a:	bd80      	pop	{r7, pc}
  40187c:	0040272d 	.word	0x0040272d
  401880:	00402749 	.word	0x00402749

00401884 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401884:	b580      	push	{r7, lr}
  401886:	b082      	sub	sp, #8
  401888:	af00      	add	r7, sp, #0
  40188a:	4603      	mov	r3, r0
  40188c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40188e:	79fb      	ldrb	r3, [r7, #7]
  401890:	3b03      	subs	r3, #3
  401892:	2b04      	cmp	r3, #4
  401894:	d808      	bhi.n	4018a8 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401896:	79fb      	ldrb	r3, [r7, #7]
  401898:	4618      	mov	r0, r3
  40189a:	4b06      	ldr	r3, [pc, #24]	; (4018b4 <pll_enable_source+0x30>)
  40189c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40189e:	79fb      	ldrb	r3, [r7, #7]
  4018a0:	4618      	mov	r0, r3
  4018a2:	4b05      	ldr	r3, [pc, #20]	; (4018b8 <pll_enable_source+0x34>)
  4018a4:	4798      	blx	r3
		break;
  4018a6:	e000      	b.n	4018aa <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4018a8:	bf00      	nop
	}
}
  4018aa:	bf00      	nop
  4018ac:	3708      	adds	r7, #8
  4018ae:	46bd      	mov	sp, r7
  4018b0:	bd80      	pop	{r7, pc}
  4018b2:	bf00      	nop
  4018b4:	00401615 	.word	0x00401615
  4018b8:	00401781 	.word	0x00401781

004018bc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4018bc:	b580      	push	{r7, lr}
  4018be:	b082      	sub	sp, #8
  4018c0:	af00      	add	r7, sp, #0
  4018c2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4018c4:	bf00      	nop
  4018c6:	6878      	ldr	r0, [r7, #4]
  4018c8:	4b04      	ldr	r3, [pc, #16]	; (4018dc <pll_wait_for_lock+0x20>)
  4018ca:	4798      	blx	r3
  4018cc:	4603      	mov	r3, r0
  4018ce:	2b00      	cmp	r3, #0
  4018d0:	d0f9      	beq.n	4018c6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4018d2:	2300      	movs	r3, #0
}
  4018d4:	4618      	mov	r0, r3
  4018d6:	3708      	adds	r7, #8
  4018d8:	46bd      	mov	sp, r7
  4018da:	bd80      	pop	{r7, pc}
  4018dc:	00401859 	.word	0x00401859

004018e0 <sysclk_get_main_hz>:
{
  4018e0:	b580      	push	{r7, lr}
  4018e2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4018e4:	2006      	movs	r0, #6
  4018e6:	4b05      	ldr	r3, [pc, #20]	; (4018fc <sysclk_get_main_hz+0x1c>)
  4018e8:	4798      	blx	r3
  4018ea:	4602      	mov	r2, r0
  4018ec:	4613      	mov	r3, r2
  4018ee:	009b      	lsls	r3, r3, #2
  4018f0:	4413      	add	r3, r2
  4018f2:	009a      	lsls	r2, r3, #2
  4018f4:	4413      	add	r3, r2
}
  4018f6:	4618      	mov	r0, r3
  4018f8:	bd80      	pop	{r7, pc}
  4018fa:	bf00      	nop
  4018fc:	0040170d 	.word	0x0040170d

00401900 <sysclk_get_cpu_hz>:
{
  401900:	b580      	push	{r7, lr}
  401902:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401904:	4b02      	ldr	r3, [pc, #8]	; (401910 <sysclk_get_cpu_hz+0x10>)
  401906:	4798      	blx	r3
  401908:	4603      	mov	r3, r0
}
  40190a:	4618      	mov	r0, r3
  40190c:	bd80      	pop	{r7, pc}
  40190e:	bf00      	nop
  401910:	004018e1 	.word	0x004018e1

00401914 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401914:	b590      	push	{r4, r7, lr}
  401916:	b083      	sub	sp, #12
  401918:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40191a:	4813      	ldr	r0, [pc, #76]	; (401968 <sysclk_init+0x54>)
  40191c:	4b13      	ldr	r3, [pc, #76]	; (40196c <sysclk_init+0x58>)
  40191e:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401920:	2006      	movs	r0, #6
  401922:	4b13      	ldr	r3, [pc, #76]	; (401970 <sysclk_init+0x5c>)
  401924:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401926:	1d38      	adds	r0, r7, #4
  401928:	2319      	movs	r3, #25
  40192a:	2201      	movs	r2, #1
  40192c:	2106      	movs	r1, #6
  40192e:	4c11      	ldr	r4, [pc, #68]	; (401974 <sysclk_init+0x60>)
  401930:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401932:	1d3b      	adds	r3, r7, #4
  401934:	2100      	movs	r1, #0
  401936:	4618      	mov	r0, r3
  401938:	4b0f      	ldr	r3, [pc, #60]	; (401978 <sysclk_init+0x64>)
  40193a:	4798      	blx	r3
		pll_wait_for_lock(0);
  40193c:	2000      	movs	r0, #0
  40193e:	4b0f      	ldr	r3, [pc, #60]	; (40197c <sysclk_init+0x68>)
  401940:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401942:	2002      	movs	r0, #2
  401944:	4b0e      	ldr	r3, [pc, #56]	; (401980 <sysclk_init+0x6c>)
  401946:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401948:	2000      	movs	r0, #0
  40194a:	4b0e      	ldr	r3, [pc, #56]	; (401984 <sysclk_init+0x70>)
  40194c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40194e:	4b0e      	ldr	r3, [pc, #56]	; (401988 <sysclk_init+0x74>)
  401950:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401952:	4b0e      	ldr	r3, [pc, #56]	; (40198c <sysclk_init+0x78>)
  401954:	4798      	blx	r3
  401956:	4603      	mov	r3, r0
  401958:	4618      	mov	r0, r3
  40195a:	4b04      	ldr	r3, [pc, #16]	; (40196c <sysclk_init+0x58>)
  40195c:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40195e:	bf00      	nop
  401960:	370c      	adds	r7, #12
  401962:	46bd      	mov	sp, r7
  401964:	bd90      	pop	{r4, r7, pc}
  401966:	bf00      	nop
  401968:	11e1a300 	.word	0x11e1a300
  40196c:	00402a91 	.word	0x00402a91
  401970:	00401885 	.word	0x00401885
  401974:	004017ad 	.word	0x004017ad
  401978:	00401819 	.word	0x00401819
  40197c:	004018bd 	.word	0x004018bd
  401980:	004024a1 	.word	0x004024a1
  401984:	0040251d 	.word	0x0040251d
  401988:	00402929 	.word	0x00402929
  40198c:	00401901 	.word	0x00401901

00401990 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  401990:	b480      	push	{r7}
  401992:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401994:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401998:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40199c:	4b09      	ldr	r3, [pc, #36]	; (4019c4 <SCB_EnableICache+0x34>)
  40199e:	2200      	movs	r2, #0
  4019a0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4019a4:	4a07      	ldr	r2, [pc, #28]	; (4019c4 <SCB_EnableICache+0x34>)
  4019a6:	4b07      	ldr	r3, [pc, #28]	; (4019c4 <SCB_EnableICache+0x34>)
  4019a8:	695b      	ldr	r3, [r3, #20]
  4019aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4019ae:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  4019b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4019b4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  4019b8:	bf00      	nop
  4019ba:	46bd      	mov	sp, r7
  4019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019c0:	4770      	bx	lr
  4019c2:	bf00      	nop
  4019c4:	e000ed00 	.word	0xe000ed00

004019c8 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  4019c8:	b480      	push	{r7}
  4019ca:	b08b      	sub	sp, #44	; 0x2c
  4019cc:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4019ce:	4b26      	ldr	r3, [pc, #152]	; (401a68 <SCB_EnableDCache+0xa0>)
  4019d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4019d4:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  4019d6:	69fb      	ldr	r3, [r7, #28]
  4019d8:	0b5b      	lsrs	r3, r3, #13
  4019da:	f3c3 030e 	ubfx	r3, r3, #0, #15
  4019de:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4019e0:	69fb      	ldr	r3, [r7, #28]
  4019e2:	f003 0307 	and.w	r3, r3, #7
  4019e6:	3304      	adds	r3, #4
  4019e8:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  4019ea:	69fb      	ldr	r3, [r7, #28]
  4019ec:	08db      	lsrs	r3, r3, #3
  4019ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4019f2:	617b      	str	r3, [r7, #20]
  4019f4:	697b      	ldr	r3, [r7, #20]
  4019f6:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4019f8:	68bb      	ldr	r3, [r7, #8]
  4019fa:	fab3 f383 	clz	r3, r3
  4019fe:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401a00:	687b      	ldr	r3, [r7, #4]
  401a02:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401a04:	f003 031f 	and.w	r3, r3, #31
  401a08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  401a0a:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  401a0e:	697b      	ldr	r3, [r7, #20]
  401a10:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401a12:	6a3a      	ldr	r2, [r7, #32]
  401a14:	693b      	ldr	r3, [r7, #16]
  401a16:	fa02 f303 	lsl.w	r3, r2, r3
  401a1a:	4619      	mov	r1, r3
  401a1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401a1e:	69bb      	ldr	r3, [r7, #24]
  401a20:	fa02 f303 	lsl.w	r3, r2, r3
  401a24:	430b      	orrs	r3, r1
  401a26:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401a28:	4a0f      	ldr	r2, [pc, #60]	; (401a68 <SCB_EnableDCache+0xa0>)
  401a2a:	68fb      	ldr	r3, [r7, #12]
  401a2c:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401a30:	6a3b      	ldr	r3, [r7, #32]
  401a32:	1e5a      	subs	r2, r3, #1
  401a34:	623a      	str	r2, [r7, #32]
  401a36:	2b00      	cmp	r3, #0
  401a38:	d1eb      	bne.n	401a12 <SCB_EnableDCache+0x4a>
        } while(sets--);
  401a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401a3c:	1e5a      	subs	r2, r3, #1
  401a3e:	627a      	str	r2, [r7, #36]	; 0x24
  401a40:	2b00      	cmp	r3, #0
  401a42:	d1e4      	bne.n	401a0e <SCB_EnableDCache+0x46>
  401a44:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401a48:	4a07      	ldr	r2, [pc, #28]	; (401a68 <SCB_EnableDCache+0xa0>)
  401a4a:	4b07      	ldr	r3, [pc, #28]	; (401a68 <SCB_EnableDCache+0xa0>)
  401a4c:	695b      	ldr	r3, [r3, #20]
  401a4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401a52:	6153      	str	r3, [r2, #20]
  401a54:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401a58:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  401a5c:	bf00      	nop
  401a5e:	372c      	adds	r7, #44	; 0x2c
  401a60:	46bd      	mov	sp, r7
  401a62:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a66:	4770      	bx	lr
  401a68:	e000ed00 	.word	0xe000ed00

00401a6c <sysclk_enable_peripheral_clock>:
{
  401a6c:	b580      	push	{r7, lr}
  401a6e:	b082      	sub	sp, #8
  401a70:	af00      	add	r7, sp, #0
  401a72:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401a74:	6878      	ldr	r0, [r7, #4]
  401a76:	4b03      	ldr	r3, [pc, #12]	; (401a84 <sysclk_enable_peripheral_clock+0x18>)
  401a78:	4798      	blx	r3
}
  401a7a:	bf00      	nop
  401a7c:	3708      	adds	r7, #8
  401a7e:	46bd      	mov	sp, r7
  401a80:	bd80      	pop	{r7, pc}
  401a82:	bf00      	nop
  401a84:	00402765 	.word	0x00402765

00401a88 <ioport_init>:
{
  401a88:	b580      	push	{r7, lr}
  401a8a:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401a8c:	200a      	movs	r0, #10
  401a8e:	4b08      	ldr	r3, [pc, #32]	; (401ab0 <ioport_init+0x28>)
  401a90:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401a92:	200b      	movs	r0, #11
  401a94:	4b06      	ldr	r3, [pc, #24]	; (401ab0 <ioport_init+0x28>)
  401a96:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401a98:	200c      	movs	r0, #12
  401a9a:	4b05      	ldr	r3, [pc, #20]	; (401ab0 <ioport_init+0x28>)
  401a9c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401a9e:	2010      	movs	r0, #16
  401aa0:	4b03      	ldr	r3, [pc, #12]	; (401ab0 <ioport_init+0x28>)
  401aa2:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401aa4:	2011      	movs	r0, #17
  401aa6:	4b02      	ldr	r3, [pc, #8]	; (401ab0 <ioport_init+0x28>)
  401aa8:	4798      	blx	r3
}
  401aaa:	bf00      	nop
  401aac:	bd80      	pop	{r7, pc}
  401aae:	bf00      	nop
  401ab0:	00401a6d 	.word	0x00401a6d

00401ab4 <ioport_set_pin_mode>:
{
  401ab4:	b480      	push	{r7}
  401ab6:	b08d      	sub	sp, #52	; 0x34
  401ab8:	af00      	add	r7, sp, #0
  401aba:	6078      	str	r0, [r7, #4]
  401abc:	6039      	str	r1, [r7, #0]
  401abe:	687b      	ldr	r3, [r7, #4]
  401ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
  401ac2:	683b      	ldr	r3, [r7, #0]
  401ac4:	62bb      	str	r3, [r7, #40]	; 0x28
  401ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401ac8:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401acc:	095a      	lsrs	r2, r3, #5
  401ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401ad0:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401ad2:	6a3b      	ldr	r3, [r7, #32]
  401ad4:	f003 031f 	and.w	r3, r3, #31
  401ad8:	2101      	movs	r1, #1
  401ada:	fa01 f303 	lsl.w	r3, r1, r3
  401ade:	61fa      	str	r2, [r7, #28]
  401ae0:	61bb      	str	r3, [r7, #24]
  401ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401ae4:	617b      	str	r3, [r7, #20]
  401ae6:	69fb      	ldr	r3, [r7, #28]
  401ae8:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401aea:	693a      	ldr	r2, [r7, #16]
  401aec:	4b37      	ldr	r3, [pc, #220]	; (401bcc <ioport_set_pin_mode+0x118>)
  401aee:	4413      	add	r3, r2
  401af0:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  401af2:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  401af4:	697b      	ldr	r3, [r7, #20]
  401af6:	f003 0308 	and.w	r3, r3, #8
  401afa:	2b00      	cmp	r3, #0
  401afc:	d003      	beq.n	401b06 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401afe:	68fb      	ldr	r3, [r7, #12]
  401b00:	69ba      	ldr	r2, [r7, #24]
  401b02:	665a      	str	r2, [r3, #100]	; 0x64
  401b04:	e002      	b.n	401b0c <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  401b06:	68fb      	ldr	r3, [r7, #12]
  401b08:	69ba      	ldr	r2, [r7, #24]
  401b0a:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  401b0c:	697b      	ldr	r3, [r7, #20]
  401b0e:	f003 0310 	and.w	r3, r3, #16
  401b12:	2b00      	cmp	r3, #0
  401b14:	d004      	beq.n	401b20 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401b16:	68fb      	ldr	r3, [r7, #12]
  401b18:	69ba      	ldr	r2, [r7, #24]
  401b1a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  401b1e:	e003      	b.n	401b28 <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  401b20:	68fb      	ldr	r3, [r7, #12]
  401b22:	69ba      	ldr	r2, [r7, #24]
  401b24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401b28:	697b      	ldr	r3, [r7, #20]
  401b2a:	f003 0320 	and.w	r3, r3, #32
  401b2e:	2b00      	cmp	r3, #0
  401b30:	d003      	beq.n	401b3a <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  401b32:	68fb      	ldr	r3, [r7, #12]
  401b34:	69ba      	ldr	r2, [r7, #24]
  401b36:	651a      	str	r2, [r3, #80]	; 0x50
  401b38:	e002      	b.n	401b40 <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  401b3a:	68fb      	ldr	r3, [r7, #12]
  401b3c:	69ba      	ldr	r2, [r7, #24]
  401b3e:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401b40:	697b      	ldr	r3, [r7, #20]
  401b42:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401b46:	2b00      	cmp	r3, #0
  401b48:	d003      	beq.n	401b52 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401b4a:	68fb      	ldr	r3, [r7, #12]
  401b4c:	69ba      	ldr	r2, [r7, #24]
  401b4e:	621a      	str	r2, [r3, #32]
  401b50:	e002      	b.n	401b58 <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  401b52:	68fb      	ldr	r3, [r7, #12]
  401b54:	69ba      	ldr	r2, [r7, #24]
  401b56:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  401b58:	697b      	ldr	r3, [r7, #20]
  401b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401b5e:	2b00      	cmp	r3, #0
  401b60:	d004      	beq.n	401b6c <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  401b62:	68fb      	ldr	r3, [r7, #12]
  401b64:	69ba      	ldr	r2, [r7, #24]
  401b66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401b6a:	e003      	b.n	401b74 <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  401b6c:	68fb      	ldr	r3, [r7, #12]
  401b6e:	69ba      	ldr	r2, [r7, #24]
  401b70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401b74:	697b      	ldr	r3, [r7, #20]
  401b76:	f003 0301 	and.w	r3, r3, #1
  401b7a:	2b00      	cmp	r3, #0
  401b7c:	d006      	beq.n	401b8c <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401b7e:	68fb      	ldr	r3, [r7, #12]
  401b80:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b82:	69bb      	ldr	r3, [r7, #24]
  401b84:	431a      	orrs	r2, r3
  401b86:	68fb      	ldr	r3, [r7, #12]
  401b88:	671a      	str	r2, [r3, #112]	; 0x70
  401b8a:	e006      	b.n	401b9a <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  401b8c:	68fb      	ldr	r3, [r7, #12]
  401b8e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b90:	69bb      	ldr	r3, [r7, #24]
  401b92:	43db      	mvns	r3, r3
  401b94:	401a      	ands	r2, r3
  401b96:	68fb      	ldr	r3, [r7, #12]
  401b98:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  401b9a:	697b      	ldr	r3, [r7, #20]
  401b9c:	f003 0302 	and.w	r3, r3, #2
  401ba0:	2b00      	cmp	r3, #0
  401ba2:	d006      	beq.n	401bb2 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401ba4:	68fb      	ldr	r3, [r7, #12]
  401ba6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401ba8:	69bb      	ldr	r3, [r7, #24]
  401baa:	431a      	orrs	r2, r3
  401bac:	68fb      	ldr	r3, [r7, #12]
  401bae:	675a      	str	r2, [r3, #116]	; 0x74
}
  401bb0:	e006      	b.n	401bc0 <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  401bb2:	68fb      	ldr	r3, [r7, #12]
  401bb4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401bb6:	69bb      	ldr	r3, [r7, #24]
  401bb8:	43db      	mvns	r3, r3
  401bba:	401a      	ands	r2, r3
  401bbc:	68fb      	ldr	r3, [r7, #12]
  401bbe:	675a      	str	r2, [r3, #116]	; 0x74
  401bc0:	bf00      	nop
  401bc2:	3734      	adds	r7, #52	; 0x34
  401bc4:	46bd      	mov	sp, r7
  401bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bca:	4770      	bx	lr
  401bcc:	00200707 	.word	0x00200707

00401bd0 <ioport_set_pin_dir>:
{
  401bd0:	b480      	push	{r7}
  401bd2:	b08d      	sub	sp, #52	; 0x34
  401bd4:	af00      	add	r7, sp, #0
  401bd6:	6078      	str	r0, [r7, #4]
  401bd8:	460b      	mov	r3, r1
  401bda:	70fb      	strb	r3, [r7, #3]
  401bdc:	687b      	ldr	r3, [r7, #4]
  401bde:	62fb      	str	r3, [r7, #44]	; 0x2c
  401be0:	78fb      	ldrb	r3, [r7, #3]
  401be2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401be8:	627b      	str	r3, [r7, #36]	; 0x24
  401bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401bec:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401bee:	6a3b      	ldr	r3, [r7, #32]
  401bf0:	095b      	lsrs	r3, r3, #5
  401bf2:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401bf4:	69fa      	ldr	r2, [r7, #28]
  401bf6:	4b17      	ldr	r3, [pc, #92]	; (401c54 <ioport_set_pin_dir+0x84>)
  401bf8:	4413      	add	r3, r2
  401bfa:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401bfc:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  401bfe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401c02:	2b01      	cmp	r3, #1
  401c04:	d109      	bne.n	401c1a <ioport_set_pin_dir+0x4a>
  401c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c08:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401c0a:	697b      	ldr	r3, [r7, #20]
  401c0c:	f003 031f 	and.w	r3, r3, #31
  401c10:	2201      	movs	r2, #1
  401c12:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401c14:	69bb      	ldr	r3, [r7, #24]
  401c16:	611a      	str	r2, [r3, #16]
  401c18:	e00c      	b.n	401c34 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401c1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401c1e:	2b00      	cmp	r3, #0
  401c20:	d108      	bne.n	401c34 <ioport_set_pin_dir+0x64>
  401c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c24:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401c26:	693b      	ldr	r3, [r7, #16]
  401c28:	f003 031f 	and.w	r3, r3, #31
  401c2c:	2201      	movs	r2, #1
  401c2e:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401c30:	69bb      	ldr	r3, [r7, #24]
  401c32:	615a      	str	r2, [r3, #20]
  401c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c36:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401c38:	68fb      	ldr	r3, [r7, #12]
  401c3a:	f003 031f 	and.w	r3, r3, #31
  401c3e:	2201      	movs	r2, #1
  401c40:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c42:	69bb      	ldr	r3, [r7, #24]
  401c44:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  401c48:	bf00      	nop
  401c4a:	3734      	adds	r7, #52	; 0x34
  401c4c:	46bd      	mov	sp, r7
  401c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c52:	4770      	bx	lr
  401c54:	00200707 	.word	0x00200707

00401c58 <ioport_set_pin_level>:
{
  401c58:	b480      	push	{r7}
  401c5a:	b08b      	sub	sp, #44	; 0x2c
  401c5c:	af00      	add	r7, sp, #0
  401c5e:	6078      	str	r0, [r7, #4]
  401c60:	460b      	mov	r3, r1
  401c62:	70fb      	strb	r3, [r7, #3]
  401c64:	687b      	ldr	r3, [r7, #4]
  401c66:	627b      	str	r3, [r7, #36]	; 0x24
  401c68:	78fb      	ldrb	r3, [r7, #3]
  401c6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c70:	61fb      	str	r3, [r7, #28]
  401c72:	69fb      	ldr	r3, [r7, #28]
  401c74:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401c76:	69bb      	ldr	r3, [r7, #24]
  401c78:	095b      	lsrs	r3, r3, #5
  401c7a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401c7c:	697a      	ldr	r2, [r7, #20]
  401c7e:	4b10      	ldr	r3, [pc, #64]	; (401cc0 <ioport_set_pin_level+0x68>)
  401c80:	4413      	add	r3, r2
  401c82:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401c84:	613b      	str	r3, [r7, #16]
	if (level) {
  401c86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401c8a:	2b00      	cmp	r3, #0
  401c8c:	d009      	beq.n	401ca2 <ioport_set_pin_level+0x4a>
  401c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c90:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401c92:	68fb      	ldr	r3, [r7, #12]
  401c94:	f003 031f 	and.w	r3, r3, #31
  401c98:	2201      	movs	r2, #1
  401c9a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401c9c:	693b      	ldr	r3, [r7, #16]
  401c9e:	631a      	str	r2, [r3, #48]	; 0x30
}
  401ca0:	e008      	b.n	401cb4 <ioport_set_pin_level+0x5c>
  401ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401ca4:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401ca6:	68bb      	ldr	r3, [r7, #8]
  401ca8:	f003 031f 	and.w	r3, r3, #31
  401cac:	2201      	movs	r2, #1
  401cae:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401cb0:	693b      	ldr	r3, [r7, #16]
  401cb2:	635a      	str	r2, [r3, #52]	; 0x34
  401cb4:	bf00      	nop
  401cb6:	372c      	adds	r7, #44	; 0x2c
  401cb8:	46bd      	mov	sp, r7
  401cba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cbe:	4770      	bx	lr
  401cc0:	00200707 	.word	0x00200707

00401cc4 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401cc4:	b480      	push	{r7}
  401cc6:	b08d      	sub	sp, #52	; 0x34
  401cc8:	af00      	add	r7, sp, #0
  401cca:	6078      	str	r0, [r7, #4]
  401ccc:	460b      	mov	r3, r1
  401cce:	70fb      	strb	r3, [r7, #3]
  401cd0:	687b      	ldr	r3, [r7, #4]
  401cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  401cd4:	78fb      	ldrb	r3, [r7, #3]
  401cd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401cdc:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401ce0:	095a      	lsrs	r2, r3, #5
  401ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401ce4:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401ce6:	6a3b      	ldr	r3, [r7, #32]
  401ce8:	f003 031f 	and.w	r3, r3, #31
  401cec:	2101      	movs	r1, #1
  401cee:	fa01 f303 	lsl.w	r3, r1, r3
  401cf2:	61fa      	str	r2, [r7, #28]
  401cf4:	61bb      	str	r3, [r7, #24]
  401cf6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401cfa:	75fb      	strb	r3, [r7, #23]
  401cfc:	69fb      	ldr	r3, [r7, #28]
  401cfe:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401d00:	693a      	ldr	r2, [r7, #16]
  401d02:	4b23      	ldr	r3, [pc, #140]	; (401d90 <ioport_set_pin_sense_mode+0xcc>)
  401d04:	4413      	add	r3, r2
  401d06:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  401d08:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  401d0a:	7dfb      	ldrb	r3, [r7, #23]
  401d0c:	3b01      	subs	r3, #1
  401d0e:	2b03      	cmp	r3, #3
  401d10:	d82e      	bhi.n	401d70 <ioport_set_pin_sense_mode+0xac>
  401d12:	a201      	add	r2, pc, #4	; (adr r2, 401d18 <ioport_set_pin_sense_mode+0x54>)
  401d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401d18:	00401d4d 	.word	0x00401d4d
  401d1c:	00401d5f 	.word	0x00401d5f
  401d20:	00401d29 	.word	0x00401d29
  401d24:	00401d3b 	.word	0x00401d3b
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401d28:	68fb      	ldr	r3, [r7, #12]
  401d2a:	69ba      	ldr	r2, [r7, #24]
  401d2c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  401d30:	68fb      	ldr	r3, [r7, #12]
  401d32:	69ba      	ldr	r2, [r7, #24]
  401d34:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401d38:	e01f      	b.n	401d7a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401d3a:	68fb      	ldr	r3, [r7, #12]
  401d3c:	69ba      	ldr	r2, [r7, #24]
  401d3e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  401d42:	68fb      	ldr	r3, [r7, #12]
  401d44:	69ba      	ldr	r2, [r7, #24]
  401d46:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401d4a:	e016      	b.n	401d7a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401d4c:	68fb      	ldr	r3, [r7, #12]
  401d4e:	69ba      	ldr	r2, [r7, #24]
  401d50:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401d54:	68fb      	ldr	r3, [r7, #12]
  401d56:	69ba      	ldr	r2, [r7, #24]
  401d58:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401d5c:	e00d      	b.n	401d7a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401d5e:	68fb      	ldr	r3, [r7, #12]
  401d60:	69ba      	ldr	r2, [r7, #24]
  401d62:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401d66:	68fb      	ldr	r3, [r7, #12]
  401d68:	69ba      	ldr	r2, [r7, #24]
  401d6a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401d6e:	e004      	b.n	401d7a <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  401d70:	68fb      	ldr	r3, [r7, #12]
  401d72:	69ba      	ldr	r2, [r7, #24]
  401d74:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401d78:	e003      	b.n	401d82 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401d7a:	68fb      	ldr	r3, [r7, #12]
  401d7c:	69ba      	ldr	r2, [r7, #24]
  401d7e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401d82:	bf00      	nop
  401d84:	3734      	adds	r7, #52	; 0x34
  401d86:	46bd      	mov	sp, r7
  401d88:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d8c:	4770      	bx	lr
  401d8e:	bf00      	nop
  401d90:	00200707 	.word	0x00200707

00401d94 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401d94:	b480      	push	{r7}
  401d96:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401d98:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d9c:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401da0:	4a0c      	ldr	r2, [pc, #48]	; (401dd4 <tcm_disable+0x40>)
  401da2:	4b0c      	ldr	r3, [pc, #48]	; (401dd4 <tcm_disable+0x40>)
  401da4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401da8:	f023 0301 	bic.w	r3, r3, #1
  401dac:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401db0:	4a08      	ldr	r2, [pc, #32]	; (401dd4 <tcm_disable+0x40>)
  401db2:	4b08      	ldr	r3, [pc, #32]	; (401dd4 <tcm_disable+0x40>)
  401db4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401db8:	f023 0301 	bic.w	r3, r3, #1
  401dbc:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401dc0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401dc4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401dc8:	bf00      	nop
  401dca:	46bd      	mov	sp, r7
  401dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dd0:	4770      	bx	lr
  401dd2:	bf00      	nop
  401dd4:	e000ed00 	.word	0xe000ed00

00401dd8 <board_init>:
#endif

void board_init(void)
{
  401dd8:	b580      	push	{r7, lr}
  401dda:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401ddc:	4b13      	ldr	r3, [pc, #76]	; (401e2c <board_init+0x54>)
  401dde:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401de2:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401de4:	4b12      	ldr	r3, [pc, #72]	; (401e30 <board_init+0x58>)
  401de6:	4798      	blx	r3
	SCB_EnableDCache();
  401de8:	4b12      	ldr	r3, [pc, #72]	; (401e34 <board_init+0x5c>)
  401dea:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401dec:	4b12      	ldr	r3, [pc, #72]	; (401e38 <board_init+0x60>)
  401dee:	4a13      	ldr	r2, [pc, #76]	; (401e3c <board_init+0x64>)
  401df0:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401df2:	4b11      	ldr	r3, [pc, #68]	; (401e38 <board_init+0x60>)
  401df4:	4a12      	ldr	r2, [pc, #72]	; (401e40 <board_init+0x68>)
  401df6:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401df8:	4b12      	ldr	r3, [pc, #72]	; (401e44 <board_init+0x6c>)
  401dfa:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401dfc:	4b12      	ldr	r3, [pc, #72]	; (401e48 <board_init+0x70>)
  401dfe:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401e00:	2101      	movs	r1, #1
  401e02:	2048      	movs	r0, #72	; 0x48
  401e04:	4b11      	ldr	r3, [pc, #68]	; (401e4c <board_init+0x74>)
  401e06:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401e08:	2101      	movs	r1, #1
  401e0a:	2048      	movs	r0, #72	; 0x48
  401e0c:	4b10      	ldr	r3, [pc, #64]	; (401e50 <board_init+0x78>)
  401e0e:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401e10:	2100      	movs	r1, #0
  401e12:	200b      	movs	r0, #11
  401e14:	4b0d      	ldr	r3, [pc, #52]	; (401e4c <board_init+0x74>)
  401e16:	4798      	blx	r3
  401e18:	2188      	movs	r1, #136	; 0x88
  401e1a:	200b      	movs	r0, #11
  401e1c:	4b0d      	ldr	r3, [pc, #52]	; (401e54 <board_init+0x7c>)
  401e1e:	4798      	blx	r3
  401e20:	2102      	movs	r1, #2
  401e22:	200b      	movs	r0, #11
  401e24:	4b0c      	ldr	r3, [pc, #48]	; (401e58 <board_init+0x80>)
  401e26:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  401e28:	bf00      	nop
  401e2a:	bd80      	pop	{r7, pc}
  401e2c:	400e1850 	.word	0x400e1850
  401e30:	00401991 	.word	0x00401991
  401e34:	004019c9 	.word	0x004019c9
  401e38:	400e0c00 	.word	0x400e0c00
  401e3c:	5a00080c 	.word	0x5a00080c
  401e40:	5a00070c 	.word	0x5a00070c
  401e44:	00401d95 	.word	0x00401d95
  401e48:	00401a89 	.word	0x00401a89
  401e4c:	00401bd1 	.word	0x00401bd1
  401e50:	00401c59 	.word	0x00401c59
  401e54:	00401ab5 	.word	0x00401ab5
  401e58:	00401cc5 	.word	0x00401cc5

00401e5c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401e5c:	b480      	push	{r7}
  401e5e:	b085      	sub	sp, #20
  401e60:	af00      	add	r7, sp, #0
  401e62:	60f8      	str	r0, [r7, #12]
  401e64:	60b9      	str	r1, [r7, #8]
  401e66:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401e68:	687b      	ldr	r3, [r7, #4]
  401e6a:	2b00      	cmp	r3, #0
  401e6c:	d003      	beq.n	401e76 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401e6e:	68fb      	ldr	r3, [r7, #12]
  401e70:	68ba      	ldr	r2, [r7, #8]
  401e72:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401e74:	e002      	b.n	401e7c <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401e76:	68fb      	ldr	r3, [r7, #12]
  401e78:	68ba      	ldr	r2, [r7, #8]
  401e7a:	661a      	str	r2, [r3, #96]	; 0x60
}
  401e7c:	bf00      	nop
  401e7e:	3714      	adds	r7, #20
  401e80:	46bd      	mov	sp, r7
  401e82:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e86:	4770      	bx	lr

00401e88 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  401e88:	b480      	push	{r7}
  401e8a:	b085      	sub	sp, #20
  401e8c:	af00      	add	r7, sp, #0
  401e8e:	60f8      	str	r0, [r7, #12]
  401e90:	60b9      	str	r1, [r7, #8]
  401e92:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401e94:	68fb      	ldr	r3, [r7, #12]
  401e96:	68ba      	ldr	r2, [r7, #8]
  401e98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401e9c:	687b      	ldr	r3, [r7, #4]
  401e9e:	005b      	lsls	r3, r3, #1
  401ea0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ea4:	fbb2 f3f3 	udiv	r3, r2, r3
  401ea8:	3b01      	subs	r3, #1
  401eaa:	f3c3 020d 	ubfx	r2, r3, #0, #14
  401eae:	68fb      	ldr	r3, [r7, #12]
  401eb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  401eb4:	bf00      	nop
  401eb6:	3714      	adds	r7, #20
  401eb8:	46bd      	mov	sp, r7
  401eba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ebe:	4770      	bx	lr

00401ec0 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401ec0:	b480      	push	{r7}
  401ec2:	b083      	sub	sp, #12
  401ec4:	af00      	add	r7, sp, #0
  401ec6:	6078      	str	r0, [r7, #4]
  401ec8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  401eca:	687b      	ldr	r3, [r7, #4]
  401ecc:	683a      	ldr	r2, [r7, #0]
  401ece:	631a      	str	r2, [r3, #48]	; 0x30
}
  401ed0:	bf00      	nop
  401ed2:	370c      	adds	r7, #12
  401ed4:	46bd      	mov	sp, r7
  401ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eda:	4770      	bx	lr

00401edc <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  401edc:	b480      	push	{r7}
  401ede:	b083      	sub	sp, #12
  401ee0:	af00      	add	r7, sp, #0
  401ee2:	6078      	str	r0, [r7, #4]
  401ee4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401ee6:	687b      	ldr	r3, [r7, #4]
  401ee8:	683a      	ldr	r2, [r7, #0]
  401eea:	635a      	str	r2, [r3, #52]	; 0x34
}
  401eec:	bf00      	nop
  401eee:	370c      	adds	r7, #12
  401ef0:	46bd      	mov	sp, r7
  401ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ef6:	4770      	bx	lr

00401ef8 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401ef8:	b480      	push	{r7}
  401efa:	b087      	sub	sp, #28
  401efc:	af00      	add	r7, sp, #0
  401efe:	60f8      	str	r0, [r7, #12]
  401f00:	60b9      	str	r1, [r7, #8]
  401f02:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  401f04:	68bb      	ldr	r3, [r7, #8]
  401f06:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401f0a:	d003      	beq.n	401f14 <pio_get+0x1c>
  401f0c:	68bb      	ldr	r3, [r7, #8]
  401f0e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401f12:	d103      	bne.n	401f1c <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  401f14:	68fb      	ldr	r3, [r7, #12]
  401f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401f18:	617b      	str	r3, [r7, #20]
  401f1a:	e002      	b.n	401f22 <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  401f1c:	68fb      	ldr	r3, [r7, #12]
  401f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401f20:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  401f22:	697a      	ldr	r2, [r7, #20]
  401f24:	687b      	ldr	r3, [r7, #4]
  401f26:	4013      	ands	r3, r2
  401f28:	2b00      	cmp	r3, #0
  401f2a:	d101      	bne.n	401f30 <pio_get+0x38>
		return 0;
  401f2c:	2300      	movs	r3, #0
  401f2e:	e000      	b.n	401f32 <pio_get+0x3a>
	} else {
		return 1;
  401f30:	2301      	movs	r3, #1
	}
}
  401f32:	4618      	mov	r0, r3
  401f34:	371c      	adds	r7, #28
  401f36:	46bd      	mov	sp, r7
  401f38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f3c:	4770      	bx	lr

00401f3e <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401f3e:	b480      	push	{r7}
  401f40:	b087      	sub	sp, #28
  401f42:	af00      	add	r7, sp, #0
  401f44:	60f8      	str	r0, [r7, #12]
  401f46:	60b9      	str	r1, [r7, #8]
  401f48:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401f4a:	68fb      	ldr	r3, [r7, #12]
  401f4c:	687a      	ldr	r2, [r7, #4]
  401f4e:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401f50:	68bb      	ldr	r3, [r7, #8]
  401f52:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401f56:	d04a      	beq.n	401fee <pio_set_peripheral+0xb0>
  401f58:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401f5c:	d808      	bhi.n	401f70 <pio_set_peripheral+0x32>
  401f5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401f62:	d016      	beq.n	401f92 <pio_set_peripheral+0x54>
  401f64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401f68:	d02c      	beq.n	401fc4 <pio_set_peripheral+0x86>
  401f6a:	2b00      	cmp	r3, #0
  401f6c:	d069      	beq.n	402042 <pio_set_peripheral+0x104>
  401f6e:	e064      	b.n	40203a <pio_set_peripheral+0xfc>
  401f70:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401f74:	d065      	beq.n	402042 <pio_set_peripheral+0x104>
  401f76:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401f7a:	d803      	bhi.n	401f84 <pio_set_peripheral+0x46>
  401f7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401f80:	d04a      	beq.n	402018 <pio_set_peripheral+0xda>
  401f82:	e05a      	b.n	40203a <pio_set_peripheral+0xfc>
  401f84:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401f88:	d05b      	beq.n	402042 <pio_set_peripheral+0x104>
  401f8a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401f8e:	d058      	beq.n	402042 <pio_set_peripheral+0x104>
  401f90:	e053      	b.n	40203a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f92:	68fb      	ldr	r3, [r7, #12]
  401f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401f96:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401f98:	68fb      	ldr	r3, [r7, #12]
  401f9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401f9c:	687b      	ldr	r3, [r7, #4]
  401f9e:	43d9      	mvns	r1, r3
  401fa0:	697b      	ldr	r3, [r7, #20]
  401fa2:	400b      	ands	r3, r1
  401fa4:	401a      	ands	r2, r3
  401fa6:	68fb      	ldr	r3, [r7, #12]
  401fa8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401faa:	68fb      	ldr	r3, [r7, #12]
  401fac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401fae:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401fb0:	68fb      	ldr	r3, [r7, #12]
  401fb2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401fb4:	687b      	ldr	r3, [r7, #4]
  401fb6:	43d9      	mvns	r1, r3
  401fb8:	697b      	ldr	r3, [r7, #20]
  401fba:	400b      	ands	r3, r1
  401fbc:	401a      	ands	r2, r3
  401fbe:	68fb      	ldr	r3, [r7, #12]
  401fc0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401fc2:	e03a      	b.n	40203a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401fc4:	68fb      	ldr	r3, [r7, #12]
  401fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401fc8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401fca:	687a      	ldr	r2, [r7, #4]
  401fcc:	697b      	ldr	r3, [r7, #20]
  401fce:	431a      	orrs	r2, r3
  401fd0:	68fb      	ldr	r3, [r7, #12]
  401fd2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401fd4:	68fb      	ldr	r3, [r7, #12]
  401fd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401fd8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401fda:	68fb      	ldr	r3, [r7, #12]
  401fdc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401fde:	687b      	ldr	r3, [r7, #4]
  401fe0:	43d9      	mvns	r1, r3
  401fe2:	697b      	ldr	r3, [r7, #20]
  401fe4:	400b      	ands	r3, r1
  401fe6:	401a      	ands	r2, r3
  401fe8:	68fb      	ldr	r3, [r7, #12]
  401fea:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401fec:	e025      	b.n	40203a <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401fee:	68fb      	ldr	r3, [r7, #12]
  401ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401ff2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401ff4:	68fb      	ldr	r3, [r7, #12]
  401ff6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401ff8:	687b      	ldr	r3, [r7, #4]
  401ffa:	43d9      	mvns	r1, r3
  401ffc:	697b      	ldr	r3, [r7, #20]
  401ffe:	400b      	ands	r3, r1
  402000:	401a      	ands	r2, r3
  402002:	68fb      	ldr	r3, [r7, #12]
  402004:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402006:	68fb      	ldr	r3, [r7, #12]
  402008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40200a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40200c:	687a      	ldr	r2, [r7, #4]
  40200e:	697b      	ldr	r3, [r7, #20]
  402010:	431a      	orrs	r2, r3
  402012:	68fb      	ldr	r3, [r7, #12]
  402014:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402016:	e010      	b.n	40203a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402018:	68fb      	ldr	r3, [r7, #12]
  40201a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40201c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40201e:	687a      	ldr	r2, [r7, #4]
  402020:	697b      	ldr	r3, [r7, #20]
  402022:	431a      	orrs	r2, r3
  402024:	68fb      	ldr	r3, [r7, #12]
  402026:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402028:	68fb      	ldr	r3, [r7, #12]
  40202a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40202c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40202e:	687a      	ldr	r2, [r7, #4]
  402030:	697b      	ldr	r3, [r7, #20]
  402032:	431a      	orrs	r2, r3
  402034:	68fb      	ldr	r3, [r7, #12]
  402036:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402038:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40203a:	68fb      	ldr	r3, [r7, #12]
  40203c:	687a      	ldr	r2, [r7, #4]
  40203e:	605a      	str	r2, [r3, #4]
  402040:	e000      	b.n	402044 <pio_set_peripheral+0x106>
		return;
  402042:	bf00      	nop
}
  402044:	371c      	adds	r7, #28
  402046:	46bd      	mov	sp, r7
  402048:	f85d 7b04 	ldr.w	r7, [sp], #4
  40204c:	4770      	bx	lr
	...

00402050 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  402050:	b580      	push	{r7, lr}
  402052:	b084      	sub	sp, #16
  402054:	af00      	add	r7, sp, #0
  402056:	60f8      	str	r0, [r7, #12]
  402058:	60b9      	str	r1, [r7, #8]
  40205a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40205c:	68b9      	ldr	r1, [r7, #8]
  40205e:	68f8      	ldr	r0, [r7, #12]
  402060:	4b19      	ldr	r3, [pc, #100]	; (4020c8 <pio_set_input+0x78>)
  402062:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  402064:	687b      	ldr	r3, [r7, #4]
  402066:	f003 0301 	and.w	r3, r3, #1
  40206a:	461a      	mov	r2, r3
  40206c:	68b9      	ldr	r1, [r7, #8]
  40206e:	68f8      	ldr	r0, [r7, #12]
  402070:	4b16      	ldr	r3, [pc, #88]	; (4020cc <pio_set_input+0x7c>)
  402072:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402074:	687b      	ldr	r3, [r7, #4]
  402076:	f003 030a 	and.w	r3, r3, #10
  40207a:	2b00      	cmp	r3, #0
  40207c:	d003      	beq.n	402086 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40207e:	68fb      	ldr	r3, [r7, #12]
  402080:	68ba      	ldr	r2, [r7, #8]
  402082:	621a      	str	r2, [r3, #32]
  402084:	e002      	b.n	40208c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  402086:	68fb      	ldr	r3, [r7, #12]
  402088:	68ba      	ldr	r2, [r7, #8]
  40208a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40208c:	687b      	ldr	r3, [r7, #4]
  40208e:	f003 0302 	and.w	r3, r3, #2
  402092:	2b00      	cmp	r3, #0
  402094:	d004      	beq.n	4020a0 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  402096:	68fb      	ldr	r3, [r7, #12]
  402098:	68ba      	ldr	r2, [r7, #8]
  40209a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40209e:	e008      	b.n	4020b2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4020a0:	687b      	ldr	r3, [r7, #4]
  4020a2:	f003 0308 	and.w	r3, r3, #8
  4020a6:	2b00      	cmp	r3, #0
  4020a8:	d003      	beq.n	4020b2 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4020aa:	68fb      	ldr	r3, [r7, #12]
  4020ac:	68ba      	ldr	r2, [r7, #8]
  4020ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4020b2:	68fb      	ldr	r3, [r7, #12]
  4020b4:	68ba      	ldr	r2, [r7, #8]
  4020b6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4020b8:	68fb      	ldr	r3, [r7, #12]
  4020ba:	68ba      	ldr	r2, [r7, #8]
  4020bc:	601a      	str	r2, [r3, #0]
}
  4020be:	bf00      	nop
  4020c0:	3710      	adds	r7, #16
  4020c2:	46bd      	mov	sp, r7
  4020c4:	bd80      	pop	{r7, pc}
  4020c6:	bf00      	nop
  4020c8:	00402289 	.word	0x00402289
  4020cc:	00401e5d 	.word	0x00401e5d

004020d0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4020d0:	b580      	push	{r7, lr}
  4020d2:	b084      	sub	sp, #16
  4020d4:	af00      	add	r7, sp, #0
  4020d6:	60f8      	str	r0, [r7, #12]
  4020d8:	60b9      	str	r1, [r7, #8]
  4020da:	607a      	str	r2, [r7, #4]
  4020dc:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4020de:	68b9      	ldr	r1, [r7, #8]
  4020e0:	68f8      	ldr	r0, [r7, #12]
  4020e2:	4b12      	ldr	r3, [pc, #72]	; (40212c <pio_set_output+0x5c>)
  4020e4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4020e6:	69ba      	ldr	r2, [r7, #24]
  4020e8:	68b9      	ldr	r1, [r7, #8]
  4020ea:	68f8      	ldr	r0, [r7, #12]
  4020ec:	4b10      	ldr	r3, [pc, #64]	; (402130 <pio_set_output+0x60>)
  4020ee:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4020f0:	683b      	ldr	r3, [r7, #0]
  4020f2:	2b00      	cmp	r3, #0
  4020f4:	d003      	beq.n	4020fe <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4020f6:	68fb      	ldr	r3, [r7, #12]
  4020f8:	68ba      	ldr	r2, [r7, #8]
  4020fa:	651a      	str	r2, [r3, #80]	; 0x50
  4020fc:	e002      	b.n	402104 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4020fe:	68fb      	ldr	r3, [r7, #12]
  402100:	68ba      	ldr	r2, [r7, #8]
  402102:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  402104:	687b      	ldr	r3, [r7, #4]
  402106:	2b00      	cmp	r3, #0
  402108:	d003      	beq.n	402112 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40210a:	68fb      	ldr	r3, [r7, #12]
  40210c:	68ba      	ldr	r2, [r7, #8]
  40210e:	631a      	str	r2, [r3, #48]	; 0x30
  402110:	e002      	b.n	402118 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  402112:	68fb      	ldr	r3, [r7, #12]
  402114:	68ba      	ldr	r2, [r7, #8]
  402116:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402118:	68fb      	ldr	r3, [r7, #12]
  40211a:	68ba      	ldr	r2, [r7, #8]
  40211c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40211e:	68fb      	ldr	r3, [r7, #12]
  402120:	68ba      	ldr	r2, [r7, #8]
  402122:	601a      	str	r2, [r3, #0]
}
  402124:	bf00      	nop
  402126:	3710      	adds	r7, #16
  402128:	46bd      	mov	sp, r7
  40212a:	bd80      	pop	{r7, pc}
  40212c:	00402289 	.word	0x00402289
  402130:	00401e5d 	.word	0x00401e5d

00402134 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  402134:	b590      	push	{r4, r7, lr}
  402136:	b087      	sub	sp, #28
  402138:	af02      	add	r7, sp, #8
  40213a:	60f8      	str	r0, [r7, #12]
  40213c:	60b9      	str	r1, [r7, #8]
  40213e:	607a      	str	r2, [r7, #4]
  402140:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  402142:	68bb      	ldr	r3, [r7, #8]
  402144:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402148:	d016      	beq.n	402178 <pio_configure+0x44>
  40214a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40214e:	d809      	bhi.n	402164 <pio_configure+0x30>
  402150:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402154:	d010      	beq.n	402178 <pio_configure+0x44>
  402156:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40215a:	d00d      	beq.n	402178 <pio_configure+0x44>
  40215c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402160:	d00a      	beq.n	402178 <pio_configure+0x44>
  402162:	e03d      	b.n	4021e0 <pio_configure+0xac>
  402164:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402168:	d01a      	beq.n	4021a0 <pio_configure+0x6c>
  40216a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40216e:	d017      	beq.n	4021a0 <pio_configure+0x6c>
  402170:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402174:	d00e      	beq.n	402194 <pio_configure+0x60>
  402176:	e033      	b.n	4021e0 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  402178:	687a      	ldr	r2, [r7, #4]
  40217a:	68b9      	ldr	r1, [r7, #8]
  40217c:	68f8      	ldr	r0, [r7, #12]
  40217e:	4b1c      	ldr	r3, [pc, #112]	; (4021f0 <pio_configure+0xbc>)
  402180:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  402182:	683b      	ldr	r3, [r7, #0]
  402184:	f003 0301 	and.w	r3, r3, #1
  402188:	461a      	mov	r2, r3
  40218a:	6879      	ldr	r1, [r7, #4]
  40218c:	68f8      	ldr	r0, [r7, #12]
  40218e:	4b19      	ldr	r3, [pc, #100]	; (4021f4 <pio_configure+0xc0>)
  402190:	4798      	blx	r3
		break;
  402192:	e027      	b.n	4021e4 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  402194:	683a      	ldr	r2, [r7, #0]
  402196:	6879      	ldr	r1, [r7, #4]
  402198:	68f8      	ldr	r0, [r7, #12]
  40219a:	4b17      	ldr	r3, [pc, #92]	; (4021f8 <pio_configure+0xc4>)
  40219c:	4798      	blx	r3
		break;
  40219e:	e021      	b.n	4021e4 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4021a0:	68bb      	ldr	r3, [r7, #8]
  4021a2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4021a6:	bf0c      	ite	eq
  4021a8:	2301      	moveq	r3, #1
  4021aa:	2300      	movne	r3, #0
  4021ac:	b2db      	uxtb	r3, r3
  4021ae:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  4021b0:	683b      	ldr	r3, [r7, #0]
  4021b2:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4021b6:	2b00      	cmp	r3, #0
  4021b8:	bf14      	ite	ne
  4021ba:	2301      	movne	r3, #1
  4021bc:	2300      	moveq	r3, #0
  4021be:	b2db      	uxtb	r3, r3
  4021c0:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  4021c2:	683b      	ldr	r3, [r7, #0]
  4021c4:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4021c8:	2b00      	cmp	r3, #0
  4021ca:	bf14      	ite	ne
  4021cc:	2301      	movne	r3, #1
  4021ce:	2300      	moveq	r3, #0
  4021d0:	b2db      	uxtb	r3, r3
  4021d2:	9300      	str	r3, [sp, #0]
  4021d4:	460b      	mov	r3, r1
  4021d6:	6879      	ldr	r1, [r7, #4]
  4021d8:	68f8      	ldr	r0, [r7, #12]
  4021da:	4c08      	ldr	r4, [pc, #32]	; (4021fc <pio_configure+0xc8>)
  4021dc:	47a0      	blx	r4
		break;
  4021de:	e001      	b.n	4021e4 <pio_configure+0xb0>

	default:
		return 0;
  4021e0:	2300      	movs	r3, #0
  4021e2:	e000      	b.n	4021e6 <pio_configure+0xb2>
	}

	return 1;
  4021e4:	2301      	movs	r3, #1
}
  4021e6:	4618      	mov	r0, r3
  4021e8:	3714      	adds	r7, #20
  4021ea:	46bd      	mov	sp, r7
  4021ec:	bd90      	pop	{r4, r7, pc}
  4021ee:	bf00      	nop
  4021f0:	00401f3f 	.word	0x00401f3f
  4021f4:	00401e5d 	.word	0x00401e5d
  4021f8:	00402051 	.word	0x00402051
  4021fc:	004020d1 	.word	0x004020d1

00402200 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  402200:	b480      	push	{r7}
  402202:	b085      	sub	sp, #20
  402204:	af00      	add	r7, sp, #0
  402206:	60f8      	str	r0, [r7, #12]
  402208:	60b9      	str	r1, [r7, #8]
  40220a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40220c:	687b      	ldr	r3, [r7, #4]
  40220e:	f003 0310 	and.w	r3, r3, #16
  402212:	2b00      	cmp	r3, #0
  402214:	d020      	beq.n	402258 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  402216:	68fb      	ldr	r3, [r7, #12]
  402218:	68ba      	ldr	r2, [r7, #8]
  40221a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40221e:	687b      	ldr	r3, [r7, #4]
  402220:	f003 0320 	and.w	r3, r3, #32
  402224:	2b00      	cmp	r3, #0
  402226:	d004      	beq.n	402232 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402228:	68fb      	ldr	r3, [r7, #12]
  40222a:	68ba      	ldr	r2, [r7, #8]
  40222c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  402230:	e003      	b.n	40223a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  402232:	68fb      	ldr	r3, [r7, #12]
  402234:	68ba      	ldr	r2, [r7, #8]
  402236:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40223a:	687b      	ldr	r3, [r7, #4]
  40223c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  402240:	2b00      	cmp	r3, #0
  402242:	d004      	beq.n	40224e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  402244:	68fb      	ldr	r3, [r7, #12]
  402246:	68ba      	ldr	r2, [r7, #8]
  402248:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  40224c:	e008      	b.n	402260 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  40224e:	68fb      	ldr	r3, [r7, #12]
  402250:	68ba      	ldr	r2, [r7, #8]
  402252:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  402256:	e003      	b.n	402260 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  402258:	68fb      	ldr	r3, [r7, #12]
  40225a:	68ba      	ldr	r2, [r7, #8]
  40225c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  402260:	bf00      	nop
  402262:	3714      	adds	r7, #20
  402264:	46bd      	mov	sp, r7
  402266:	f85d 7b04 	ldr.w	r7, [sp], #4
  40226a:	4770      	bx	lr

0040226c <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40226c:	b480      	push	{r7}
  40226e:	b083      	sub	sp, #12
  402270:	af00      	add	r7, sp, #0
  402272:	6078      	str	r0, [r7, #4]
  402274:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  402276:	687b      	ldr	r3, [r7, #4]
  402278:	683a      	ldr	r2, [r7, #0]
  40227a:	641a      	str	r2, [r3, #64]	; 0x40
}
  40227c:	bf00      	nop
  40227e:	370c      	adds	r7, #12
  402280:	46bd      	mov	sp, r7
  402282:	f85d 7b04 	ldr.w	r7, [sp], #4
  402286:	4770      	bx	lr

00402288 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402288:	b480      	push	{r7}
  40228a:	b083      	sub	sp, #12
  40228c:	af00      	add	r7, sp, #0
  40228e:	6078      	str	r0, [r7, #4]
  402290:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  402292:	687b      	ldr	r3, [r7, #4]
  402294:	683a      	ldr	r2, [r7, #0]
  402296:	645a      	str	r2, [r3, #68]	; 0x44
}
  402298:	bf00      	nop
  40229a:	370c      	adds	r7, #12
  40229c:	46bd      	mov	sp, r7
  40229e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022a2:	4770      	bx	lr

004022a4 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4022a4:	b480      	push	{r7}
  4022a6:	b083      	sub	sp, #12
  4022a8:	af00      	add	r7, sp, #0
  4022aa:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4022ac:	687b      	ldr	r3, [r7, #4]
  4022ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4022b0:	4618      	mov	r0, r3
  4022b2:	370c      	adds	r7, #12
  4022b4:	46bd      	mov	sp, r7
  4022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022ba:	4770      	bx	lr

004022bc <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4022bc:	b480      	push	{r7}
  4022be:	b083      	sub	sp, #12
  4022c0:	af00      	add	r7, sp, #0
  4022c2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4022c4:	687b      	ldr	r3, [r7, #4]
  4022c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4022c8:	4618      	mov	r0, r3
  4022ca:	370c      	adds	r7, #12
  4022cc:	46bd      	mov	sp, r7
  4022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022d2:	4770      	bx	lr

004022d4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4022d4:	b580      	push	{r7, lr}
  4022d6:	b084      	sub	sp, #16
  4022d8:	af00      	add	r7, sp, #0
  4022da:	6078      	str	r0, [r7, #4]
  4022dc:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4022de:	6878      	ldr	r0, [r7, #4]
  4022e0:	4b26      	ldr	r3, [pc, #152]	; (40237c <pio_handler_process+0xa8>)
  4022e2:	4798      	blx	r3
  4022e4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4022e6:	6878      	ldr	r0, [r7, #4]
  4022e8:	4b25      	ldr	r3, [pc, #148]	; (402380 <pio_handler_process+0xac>)
  4022ea:	4798      	blx	r3
  4022ec:	4602      	mov	r2, r0
  4022ee:	68fb      	ldr	r3, [r7, #12]
  4022f0:	4013      	ands	r3, r2
  4022f2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4022f4:	68fb      	ldr	r3, [r7, #12]
  4022f6:	2b00      	cmp	r3, #0
  4022f8:	d03c      	beq.n	402374 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4022fa:	2300      	movs	r3, #0
  4022fc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4022fe:	e034      	b.n	40236a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  402300:	4a20      	ldr	r2, [pc, #128]	; (402384 <pio_handler_process+0xb0>)
  402302:	68bb      	ldr	r3, [r7, #8]
  402304:	011b      	lsls	r3, r3, #4
  402306:	4413      	add	r3, r2
  402308:	681a      	ldr	r2, [r3, #0]
  40230a:	683b      	ldr	r3, [r7, #0]
  40230c:	429a      	cmp	r2, r3
  40230e:	d126      	bne.n	40235e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402310:	4a1c      	ldr	r2, [pc, #112]	; (402384 <pio_handler_process+0xb0>)
  402312:	68bb      	ldr	r3, [r7, #8]
  402314:	011b      	lsls	r3, r3, #4
  402316:	4413      	add	r3, r2
  402318:	3304      	adds	r3, #4
  40231a:	681a      	ldr	r2, [r3, #0]
  40231c:	68fb      	ldr	r3, [r7, #12]
  40231e:	4013      	ands	r3, r2
  402320:	2b00      	cmp	r3, #0
  402322:	d01c      	beq.n	40235e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402324:	4a17      	ldr	r2, [pc, #92]	; (402384 <pio_handler_process+0xb0>)
  402326:	68bb      	ldr	r3, [r7, #8]
  402328:	011b      	lsls	r3, r3, #4
  40232a:	4413      	add	r3, r2
  40232c:	330c      	adds	r3, #12
  40232e:	681b      	ldr	r3, [r3, #0]
  402330:	4914      	ldr	r1, [pc, #80]	; (402384 <pio_handler_process+0xb0>)
  402332:	68ba      	ldr	r2, [r7, #8]
  402334:	0112      	lsls	r2, r2, #4
  402336:	440a      	add	r2, r1
  402338:	6810      	ldr	r0, [r2, #0]
  40233a:	4912      	ldr	r1, [pc, #72]	; (402384 <pio_handler_process+0xb0>)
  40233c:	68ba      	ldr	r2, [r7, #8]
  40233e:	0112      	lsls	r2, r2, #4
  402340:	440a      	add	r2, r1
  402342:	3204      	adds	r2, #4
  402344:	6812      	ldr	r2, [r2, #0]
  402346:	4611      	mov	r1, r2
  402348:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40234a:	4a0e      	ldr	r2, [pc, #56]	; (402384 <pio_handler_process+0xb0>)
  40234c:	68bb      	ldr	r3, [r7, #8]
  40234e:	011b      	lsls	r3, r3, #4
  402350:	4413      	add	r3, r2
  402352:	3304      	adds	r3, #4
  402354:	681b      	ldr	r3, [r3, #0]
  402356:	43db      	mvns	r3, r3
  402358:	68fa      	ldr	r2, [r7, #12]
  40235a:	4013      	ands	r3, r2
  40235c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40235e:	68bb      	ldr	r3, [r7, #8]
  402360:	3301      	adds	r3, #1
  402362:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  402364:	68bb      	ldr	r3, [r7, #8]
  402366:	2b06      	cmp	r3, #6
  402368:	d803      	bhi.n	402372 <pio_handler_process+0x9e>
		while (status != 0) {
  40236a:	68fb      	ldr	r3, [r7, #12]
  40236c:	2b00      	cmp	r3, #0
  40236e:	d1c7      	bne.n	402300 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  402370:	e000      	b.n	402374 <pio_handler_process+0xa0>
				break;
  402372:	bf00      	nop
}
  402374:	bf00      	nop
  402376:	3710      	adds	r7, #16
  402378:	46bd      	mov	sp, r7
  40237a:	bd80      	pop	{r7, pc}
  40237c:	004022a5 	.word	0x004022a5
  402380:	004022bd 	.word	0x004022bd
  402384:	20400bf0 	.word	0x20400bf0

00402388 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  402388:	b580      	push	{r7, lr}
  40238a:	b086      	sub	sp, #24
  40238c:	af00      	add	r7, sp, #0
  40238e:	60f8      	str	r0, [r7, #12]
  402390:	60b9      	str	r1, [r7, #8]
  402392:	607a      	str	r2, [r7, #4]
  402394:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  402396:	4b21      	ldr	r3, [pc, #132]	; (40241c <pio_handler_set+0x94>)
  402398:	681b      	ldr	r3, [r3, #0]
  40239a:	2b06      	cmp	r3, #6
  40239c:	d901      	bls.n	4023a2 <pio_handler_set+0x1a>
		return 1;
  40239e:	2301      	movs	r3, #1
  4023a0:	e038      	b.n	402414 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4023a2:	2300      	movs	r3, #0
  4023a4:	75fb      	strb	r3, [r7, #23]
  4023a6:	e011      	b.n	4023cc <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  4023a8:	7dfb      	ldrb	r3, [r7, #23]
  4023aa:	011b      	lsls	r3, r3, #4
  4023ac:	4a1c      	ldr	r2, [pc, #112]	; (402420 <pio_handler_set+0x98>)
  4023ae:	4413      	add	r3, r2
  4023b0:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4023b2:	693b      	ldr	r3, [r7, #16]
  4023b4:	681a      	ldr	r2, [r3, #0]
  4023b6:	68bb      	ldr	r3, [r7, #8]
  4023b8:	429a      	cmp	r2, r3
  4023ba:	d104      	bne.n	4023c6 <pio_handler_set+0x3e>
  4023bc:	693b      	ldr	r3, [r7, #16]
  4023be:	685a      	ldr	r2, [r3, #4]
  4023c0:	687b      	ldr	r3, [r7, #4]
  4023c2:	429a      	cmp	r2, r3
  4023c4:	d008      	beq.n	4023d8 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4023c6:	7dfb      	ldrb	r3, [r7, #23]
  4023c8:	3301      	adds	r3, #1
  4023ca:	75fb      	strb	r3, [r7, #23]
  4023cc:	7dfa      	ldrb	r2, [r7, #23]
  4023ce:	4b13      	ldr	r3, [pc, #76]	; (40241c <pio_handler_set+0x94>)
  4023d0:	681b      	ldr	r3, [r3, #0]
  4023d2:	429a      	cmp	r2, r3
  4023d4:	d9e8      	bls.n	4023a8 <pio_handler_set+0x20>
  4023d6:	e000      	b.n	4023da <pio_handler_set+0x52>
			break;
  4023d8:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4023da:	693b      	ldr	r3, [r7, #16]
  4023dc:	68ba      	ldr	r2, [r7, #8]
  4023de:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  4023e0:	693b      	ldr	r3, [r7, #16]
  4023e2:	687a      	ldr	r2, [r7, #4]
  4023e4:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  4023e6:	693b      	ldr	r3, [r7, #16]
  4023e8:	683a      	ldr	r2, [r7, #0]
  4023ea:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  4023ec:	693b      	ldr	r3, [r7, #16]
  4023ee:	6a3a      	ldr	r2, [r7, #32]
  4023f0:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  4023f2:	7dfa      	ldrb	r2, [r7, #23]
  4023f4:	4b09      	ldr	r3, [pc, #36]	; (40241c <pio_handler_set+0x94>)
  4023f6:	681b      	ldr	r3, [r3, #0]
  4023f8:	3301      	adds	r3, #1
  4023fa:	429a      	cmp	r2, r3
  4023fc:	d104      	bne.n	402408 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  4023fe:	4b07      	ldr	r3, [pc, #28]	; (40241c <pio_handler_set+0x94>)
  402400:	681b      	ldr	r3, [r3, #0]
  402402:	3301      	adds	r3, #1
  402404:	4a05      	ldr	r2, [pc, #20]	; (40241c <pio_handler_set+0x94>)
  402406:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  402408:	683a      	ldr	r2, [r7, #0]
  40240a:	6879      	ldr	r1, [r7, #4]
  40240c:	68f8      	ldr	r0, [r7, #12]
  40240e:	4b05      	ldr	r3, [pc, #20]	; (402424 <pio_handler_set+0x9c>)
  402410:	4798      	blx	r3

	return 0;
  402412:	2300      	movs	r3, #0
}
  402414:	4618      	mov	r0, r3
  402416:	3718      	adds	r7, #24
  402418:	46bd      	mov	sp, r7
  40241a:	bd80      	pop	{r7, pc}
  40241c:	20400c60 	.word	0x20400c60
  402420:	20400bf0 	.word	0x20400bf0
  402424:	00402201 	.word	0x00402201

00402428 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402428:	b580      	push	{r7, lr}
  40242a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  40242c:	210a      	movs	r1, #10
  40242e:	4802      	ldr	r0, [pc, #8]	; (402438 <PIOA_Handler+0x10>)
  402430:	4b02      	ldr	r3, [pc, #8]	; (40243c <PIOA_Handler+0x14>)
  402432:	4798      	blx	r3
}
  402434:	bf00      	nop
  402436:	bd80      	pop	{r7, pc}
  402438:	400e0e00 	.word	0x400e0e00
  40243c:	004022d5 	.word	0x004022d5

00402440 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402440:	b580      	push	{r7, lr}
  402442:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  402444:	210b      	movs	r1, #11
  402446:	4802      	ldr	r0, [pc, #8]	; (402450 <PIOB_Handler+0x10>)
  402448:	4b02      	ldr	r3, [pc, #8]	; (402454 <PIOB_Handler+0x14>)
  40244a:	4798      	blx	r3
}
  40244c:	bf00      	nop
  40244e:	bd80      	pop	{r7, pc}
  402450:	400e1000 	.word	0x400e1000
  402454:	004022d5 	.word	0x004022d5

00402458 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  402458:	b580      	push	{r7, lr}
  40245a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  40245c:	210c      	movs	r1, #12
  40245e:	4802      	ldr	r0, [pc, #8]	; (402468 <PIOC_Handler+0x10>)
  402460:	4b02      	ldr	r3, [pc, #8]	; (40246c <PIOC_Handler+0x14>)
  402462:	4798      	blx	r3
}
  402464:	bf00      	nop
  402466:	bd80      	pop	{r7, pc}
  402468:	400e1200 	.word	0x400e1200
  40246c:	004022d5 	.word	0x004022d5

00402470 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  402470:	b580      	push	{r7, lr}
  402472:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  402474:	2110      	movs	r1, #16
  402476:	4802      	ldr	r0, [pc, #8]	; (402480 <PIOD_Handler+0x10>)
  402478:	4b02      	ldr	r3, [pc, #8]	; (402484 <PIOD_Handler+0x14>)
  40247a:	4798      	blx	r3
}
  40247c:	bf00      	nop
  40247e:	bd80      	pop	{r7, pc}
  402480:	400e1400 	.word	0x400e1400
  402484:	004022d5 	.word	0x004022d5

00402488 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  402488:	b580      	push	{r7, lr}
  40248a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  40248c:	2111      	movs	r1, #17
  40248e:	4802      	ldr	r0, [pc, #8]	; (402498 <PIOE_Handler+0x10>)
  402490:	4b02      	ldr	r3, [pc, #8]	; (40249c <PIOE_Handler+0x14>)
  402492:	4798      	blx	r3
}
  402494:	bf00      	nop
  402496:	bd80      	pop	{r7, pc}
  402498:	400e1600 	.word	0x400e1600
  40249c:	004022d5 	.word	0x004022d5

004024a0 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4024a0:	b480      	push	{r7}
  4024a2:	b083      	sub	sp, #12
  4024a4:	af00      	add	r7, sp, #0
  4024a6:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  4024a8:	687b      	ldr	r3, [r7, #4]
  4024aa:	3b01      	subs	r3, #1
  4024ac:	2b03      	cmp	r3, #3
  4024ae:	d81a      	bhi.n	4024e6 <pmc_mck_set_division+0x46>
  4024b0:	a201      	add	r2, pc, #4	; (adr r2, 4024b8 <pmc_mck_set_division+0x18>)
  4024b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4024b6:	bf00      	nop
  4024b8:	004024c9 	.word	0x004024c9
  4024bc:	004024cf 	.word	0x004024cf
  4024c0:	004024d7 	.word	0x004024d7
  4024c4:	004024df 	.word	0x004024df
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4024c8:	2300      	movs	r3, #0
  4024ca:	607b      	str	r3, [r7, #4]
			break;
  4024cc:	e00e      	b.n	4024ec <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4024ce:	f44f 7380 	mov.w	r3, #256	; 0x100
  4024d2:	607b      	str	r3, [r7, #4]
			break;
  4024d4:	e00a      	b.n	4024ec <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4024d6:	f44f 7340 	mov.w	r3, #768	; 0x300
  4024da:	607b      	str	r3, [r7, #4]
			break;
  4024dc:	e006      	b.n	4024ec <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4024de:	f44f 7300 	mov.w	r3, #512	; 0x200
  4024e2:	607b      	str	r3, [r7, #4]
			break;
  4024e4:	e002      	b.n	4024ec <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4024e6:	2300      	movs	r3, #0
  4024e8:	607b      	str	r3, [r7, #4]
			break;
  4024ea:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4024ec:	490a      	ldr	r1, [pc, #40]	; (402518 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4024ee:	4b0a      	ldr	r3, [pc, #40]	; (402518 <pmc_mck_set_division+0x78>)
  4024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4024f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4024f6:	687b      	ldr	r3, [r7, #4]
  4024f8:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4024fa:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4024fc:	bf00      	nop
  4024fe:	4b06      	ldr	r3, [pc, #24]	; (402518 <pmc_mck_set_division+0x78>)
  402500:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402502:	f003 0308 	and.w	r3, r3, #8
  402506:	2b00      	cmp	r3, #0
  402508:	d0f9      	beq.n	4024fe <pmc_mck_set_division+0x5e>
}
  40250a:	bf00      	nop
  40250c:	370c      	adds	r7, #12
  40250e:	46bd      	mov	sp, r7
  402510:	f85d 7b04 	ldr.w	r7, [sp], #4
  402514:	4770      	bx	lr
  402516:	bf00      	nop
  402518:	400e0600 	.word	0x400e0600

0040251c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40251c:	b480      	push	{r7}
  40251e:	b085      	sub	sp, #20
  402520:	af00      	add	r7, sp, #0
  402522:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402524:	491d      	ldr	r1, [pc, #116]	; (40259c <pmc_switch_mck_to_pllack+0x80>)
  402526:	4b1d      	ldr	r3, [pc, #116]	; (40259c <pmc_switch_mck_to_pllack+0x80>)
  402528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40252a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40252e:	687b      	ldr	r3, [r7, #4]
  402530:	4313      	orrs	r3, r2
  402532:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402534:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402538:	60fb      	str	r3, [r7, #12]
  40253a:	e007      	b.n	40254c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40253c:	68fb      	ldr	r3, [r7, #12]
  40253e:	2b00      	cmp	r3, #0
  402540:	d101      	bne.n	402546 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  402542:	2301      	movs	r3, #1
  402544:	e023      	b.n	40258e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  402546:	68fb      	ldr	r3, [r7, #12]
  402548:	3b01      	subs	r3, #1
  40254a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40254c:	4b13      	ldr	r3, [pc, #76]	; (40259c <pmc_switch_mck_to_pllack+0x80>)
  40254e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402550:	f003 0308 	and.w	r3, r3, #8
  402554:	2b00      	cmp	r3, #0
  402556:	d0f1      	beq.n	40253c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402558:	4a10      	ldr	r2, [pc, #64]	; (40259c <pmc_switch_mck_to_pllack+0x80>)
  40255a:	4b10      	ldr	r3, [pc, #64]	; (40259c <pmc_switch_mck_to_pllack+0x80>)
  40255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40255e:	f023 0303 	bic.w	r3, r3, #3
  402562:	f043 0302 	orr.w	r3, r3, #2
  402566:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402568:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40256c:	60fb      	str	r3, [r7, #12]
  40256e:	e007      	b.n	402580 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402570:	68fb      	ldr	r3, [r7, #12]
  402572:	2b00      	cmp	r3, #0
  402574:	d101      	bne.n	40257a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  402576:	2301      	movs	r3, #1
  402578:	e009      	b.n	40258e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40257a:	68fb      	ldr	r3, [r7, #12]
  40257c:	3b01      	subs	r3, #1
  40257e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402580:	4b06      	ldr	r3, [pc, #24]	; (40259c <pmc_switch_mck_to_pllack+0x80>)
  402582:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402584:	f003 0308 	and.w	r3, r3, #8
  402588:	2b00      	cmp	r3, #0
  40258a:	d0f1      	beq.n	402570 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  40258c:	2300      	movs	r3, #0
}
  40258e:	4618      	mov	r0, r3
  402590:	3714      	adds	r7, #20
  402592:	46bd      	mov	sp, r7
  402594:	f85d 7b04 	ldr.w	r7, [sp], #4
  402598:	4770      	bx	lr
  40259a:	bf00      	nop
  40259c:	400e0600 	.word	0x400e0600

004025a0 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4025a0:	b480      	push	{r7}
  4025a2:	b083      	sub	sp, #12
  4025a4:	af00      	add	r7, sp, #0
  4025a6:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4025a8:	687b      	ldr	r3, [r7, #4]
  4025aa:	2b01      	cmp	r3, #1
  4025ac:	d105      	bne.n	4025ba <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4025ae:	4907      	ldr	r1, [pc, #28]	; (4025cc <pmc_switch_sclk_to_32kxtal+0x2c>)
  4025b0:	4b06      	ldr	r3, [pc, #24]	; (4025cc <pmc_switch_sclk_to_32kxtal+0x2c>)
  4025b2:	689a      	ldr	r2, [r3, #8]
  4025b4:	4b06      	ldr	r3, [pc, #24]	; (4025d0 <pmc_switch_sclk_to_32kxtal+0x30>)
  4025b6:	4313      	orrs	r3, r2
  4025b8:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4025ba:	4b04      	ldr	r3, [pc, #16]	; (4025cc <pmc_switch_sclk_to_32kxtal+0x2c>)
  4025bc:	4a05      	ldr	r2, [pc, #20]	; (4025d4 <pmc_switch_sclk_to_32kxtal+0x34>)
  4025be:	601a      	str	r2, [r3, #0]
}
  4025c0:	bf00      	nop
  4025c2:	370c      	adds	r7, #12
  4025c4:	46bd      	mov	sp, r7
  4025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025ca:	4770      	bx	lr
  4025cc:	400e1810 	.word	0x400e1810
  4025d0:	a5100000 	.word	0xa5100000
  4025d4:	a5000008 	.word	0xa5000008

004025d8 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4025d8:	b480      	push	{r7}
  4025da:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4025dc:	4b09      	ldr	r3, [pc, #36]	; (402604 <pmc_osc_is_ready_32kxtal+0x2c>)
  4025de:	695b      	ldr	r3, [r3, #20]
  4025e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4025e4:	2b00      	cmp	r3, #0
  4025e6:	d007      	beq.n	4025f8 <pmc_osc_is_ready_32kxtal+0x20>
  4025e8:	4b07      	ldr	r3, [pc, #28]	; (402608 <pmc_osc_is_ready_32kxtal+0x30>)
  4025ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4025ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4025f0:	2b00      	cmp	r3, #0
  4025f2:	d001      	beq.n	4025f8 <pmc_osc_is_ready_32kxtal+0x20>
  4025f4:	2301      	movs	r3, #1
  4025f6:	e000      	b.n	4025fa <pmc_osc_is_ready_32kxtal+0x22>
  4025f8:	2300      	movs	r3, #0
}
  4025fa:	4618      	mov	r0, r3
  4025fc:	46bd      	mov	sp, r7
  4025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402602:	4770      	bx	lr
  402604:	400e1810 	.word	0x400e1810
  402608:	400e0600 	.word	0x400e0600

0040260c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40260c:	b480      	push	{r7}
  40260e:	b083      	sub	sp, #12
  402610:	af00      	add	r7, sp, #0
  402612:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402614:	4915      	ldr	r1, [pc, #84]	; (40266c <pmc_switch_mainck_to_fastrc+0x60>)
  402616:	4b15      	ldr	r3, [pc, #84]	; (40266c <pmc_switch_mainck_to_fastrc+0x60>)
  402618:	6a1a      	ldr	r2, [r3, #32]
  40261a:	4b15      	ldr	r3, [pc, #84]	; (402670 <pmc_switch_mainck_to_fastrc+0x64>)
  40261c:	4313      	orrs	r3, r2
  40261e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402620:	bf00      	nop
  402622:	4b12      	ldr	r3, [pc, #72]	; (40266c <pmc_switch_mainck_to_fastrc+0x60>)
  402624:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40262a:	2b00      	cmp	r3, #0
  40262c:	d0f9      	beq.n	402622 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40262e:	490f      	ldr	r1, [pc, #60]	; (40266c <pmc_switch_mainck_to_fastrc+0x60>)
  402630:	4b0e      	ldr	r3, [pc, #56]	; (40266c <pmc_switch_mainck_to_fastrc+0x60>)
  402632:	6a1a      	ldr	r2, [r3, #32]
  402634:	4b0f      	ldr	r3, [pc, #60]	; (402674 <pmc_switch_mainck_to_fastrc+0x68>)
  402636:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402638:	687a      	ldr	r2, [r7, #4]
  40263a:	4313      	orrs	r3, r2
  40263c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402640:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402642:	bf00      	nop
  402644:	4b09      	ldr	r3, [pc, #36]	; (40266c <pmc_switch_mainck_to_fastrc+0x60>)
  402646:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402648:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40264c:	2b00      	cmp	r3, #0
  40264e:	d0f9      	beq.n	402644 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402650:	4906      	ldr	r1, [pc, #24]	; (40266c <pmc_switch_mainck_to_fastrc+0x60>)
  402652:	4b06      	ldr	r3, [pc, #24]	; (40266c <pmc_switch_mainck_to_fastrc+0x60>)
  402654:	6a1a      	ldr	r2, [r3, #32]
  402656:	4b08      	ldr	r3, [pc, #32]	; (402678 <pmc_switch_mainck_to_fastrc+0x6c>)
  402658:	4013      	ands	r3, r2
  40265a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40265e:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402660:	bf00      	nop
  402662:	370c      	adds	r7, #12
  402664:	46bd      	mov	sp, r7
  402666:	f85d 7b04 	ldr.w	r7, [sp], #4
  40266a:	4770      	bx	lr
  40266c:	400e0600 	.word	0x400e0600
  402670:	00370008 	.word	0x00370008
  402674:	ffc8ff8f 	.word	0xffc8ff8f
  402678:	fec8ffff 	.word	0xfec8ffff

0040267c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40267c:	b480      	push	{r7}
  40267e:	b083      	sub	sp, #12
  402680:	af00      	add	r7, sp, #0
  402682:	6078      	str	r0, [r7, #4]
  402684:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402686:	687b      	ldr	r3, [r7, #4]
  402688:	2b00      	cmp	r3, #0
  40268a:	d008      	beq.n	40269e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40268c:	4913      	ldr	r1, [pc, #76]	; (4026dc <pmc_switch_mainck_to_xtal+0x60>)
  40268e:	4b13      	ldr	r3, [pc, #76]	; (4026dc <pmc_switch_mainck_to_xtal+0x60>)
  402690:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402692:	4a13      	ldr	r2, [pc, #76]	; (4026e0 <pmc_switch_mainck_to_xtal+0x64>)
  402694:	401a      	ands	r2, r3
  402696:	4b13      	ldr	r3, [pc, #76]	; (4026e4 <pmc_switch_mainck_to_xtal+0x68>)
  402698:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40269a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  40269c:	e018      	b.n	4026d0 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40269e:	490f      	ldr	r1, [pc, #60]	; (4026dc <pmc_switch_mainck_to_xtal+0x60>)
  4026a0:	4b0e      	ldr	r3, [pc, #56]	; (4026dc <pmc_switch_mainck_to_xtal+0x60>)
  4026a2:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4026a4:	4b10      	ldr	r3, [pc, #64]	; (4026e8 <pmc_switch_mainck_to_xtal+0x6c>)
  4026a6:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4026a8:	683a      	ldr	r2, [r7, #0]
  4026aa:	0212      	lsls	r2, r2, #8
  4026ac:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4026ae:	431a      	orrs	r2, r3
  4026b0:	4b0e      	ldr	r3, [pc, #56]	; (4026ec <pmc_switch_mainck_to_xtal+0x70>)
  4026b2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4026b4:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4026b6:	bf00      	nop
  4026b8:	4b08      	ldr	r3, [pc, #32]	; (4026dc <pmc_switch_mainck_to_xtal+0x60>)
  4026ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026bc:	f003 0301 	and.w	r3, r3, #1
  4026c0:	2b00      	cmp	r3, #0
  4026c2:	d0f9      	beq.n	4026b8 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4026c4:	4905      	ldr	r1, [pc, #20]	; (4026dc <pmc_switch_mainck_to_xtal+0x60>)
  4026c6:	4b05      	ldr	r3, [pc, #20]	; (4026dc <pmc_switch_mainck_to_xtal+0x60>)
  4026c8:	6a1a      	ldr	r2, [r3, #32]
  4026ca:	4b09      	ldr	r3, [pc, #36]	; (4026f0 <pmc_switch_mainck_to_xtal+0x74>)
  4026cc:	4313      	orrs	r3, r2
  4026ce:	620b      	str	r3, [r1, #32]
}
  4026d0:	bf00      	nop
  4026d2:	370c      	adds	r7, #12
  4026d4:	46bd      	mov	sp, r7
  4026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026da:	4770      	bx	lr
  4026dc:	400e0600 	.word	0x400e0600
  4026e0:	fec8fffc 	.word	0xfec8fffc
  4026e4:	01370002 	.word	0x01370002
  4026e8:	ffc8fffc 	.word	0xffc8fffc
  4026ec:	00370001 	.word	0x00370001
  4026f0:	01370000 	.word	0x01370000

004026f4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4026f4:	b480      	push	{r7}
  4026f6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4026f8:	4b04      	ldr	r3, [pc, #16]	; (40270c <pmc_osc_is_ready_mainck+0x18>)
  4026fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402700:	4618      	mov	r0, r3
  402702:	46bd      	mov	sp, r7
  402704:	f85d 7b04 	ldr.w	r7, [sp], #4
  402708:	4770      	bx	lr
  40270a:	bf00      	nop
  40270c:	400e0600 	.word	0x400e0600

00402710 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402710:	b480      	push	{r7}
  402712:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402714:	4b04      	ldr	r3, [pc, #16]	; (402728 <pmc_disable_pllack+0x18>)
  402716:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40271a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40271c:	bf00      	nop
  40271e:	46bd      	mov	sp, r7
  402720:	f85d 7b04 	ldr.w	r7, [sp], #4
  402724:	4770      	bx	lr
  402726:	bf00      	nop
  402728:	400e0600 	.word	0x400e0600

0040272c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40272c:	b480      	push	{r7}
  40272e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402730:	4b04      	ldr	r3, [pc, #16]	; (402744 <pmc_is_locked_pllack+0x18>)
  402732:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402734:	f003 0302 	and.w	r3, r3, #2
}
  402738:	4618      	mov	r0, r3
  40273a:	46bd      	mov	sp, r7
  40273c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402740:	4770      	bx	lr
  402742:	bf00      	nop
  402744:	400e0600 	.word	0x400e0600

00402748 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  402748:	b480      	push	{r7}
  40274a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  40274c:	4b04      	ldr	r3, [pc, #16]	; (402760 <pmc_is_locked_upll+0x18>)
  40274e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402750:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  402754:	4618      	mov	r0, r3
  402756:	46bd      	mov	sp, r7
  402758:	f85d 7b04 	ldr.w	r7, [sp], #4
  40275c:	4770      	bx	lr
  40275e:	bf00      	nop
  402760:	400e0600 	.word	0x400e0600

00402764 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402764:	b480      	push	{r7}
  402766:	b083      	sub	sp, #12
  402768:	af00      	add	r7, sp, #0
  40276a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  40276c:	687b      	ldr	r3, [r7, #4]
  40276e:	2b3f      	cmp	r3, #63	; 0x3f
  402770:	d901      	bls.n	402776 <pmc_enable_periph_clk+0x12>
		return 1;
  402772:	2301      	movs	r3, #1
  402774:	e02f      	b.n	4027d6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  402776:	687b      	ldr	r3, [r7, #4]
  402778:	2b1f      	cmp	r3, #31
  40277a:	d813      	bhi.n	4027a4 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40277c:	4b19      	ldr	r3, [pc, #100]	; (4027e4 <pmc_enable_periph_clk+0x80>)
  40277e:	699a      	ldr	r2, [r3, #24]
  402780:	2101      	movs	r1, #1
  402782:	687b      	ldr	r3, [r7, #4]
  402784:	fa01 f303 	lsl.w	r3, r1, r3
  402788:	401a      	ands	r2, r3
  40278a:	2101      	movs	r1, #1
  40278c:	687b      	ldr	r3, [r7, #4]
  40278e:	fa01 f303 	lsl.w	r3, r1, r3
  402792:	429a      	cmp	r2, r3
  402794:	d01e      	beq.n	4027d4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402796:	4a13      	ldr	r2, [pc, #76]	; (4027e4 <pmc_enable_periph_clk+0x80>)
  402798:	2101      	movs	r1, #1
  40279a:	687b      	ldr	r3, [r7, #4]
  40279c:	fa01 f303 	lsl.w	r3, r1, r3
  4027a0:	6113      	str	r3, [r2, #16]
  4027a2:	e017      	b.n	4027d4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4027a4:	687b      	ldr	r3, [r7, #4]
  4027a6:	3b20      	subs	r3, #32
  4027a8:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4027aa:	4b0e      	ldr	r3, [pc, #56]	; (4027e4 <pmc_enable_periph_clk+0x80>)
  4027ac:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4027b0:	2101      	movs	r1, #1
  4027b2:	687b      	ldr	r3, [r7, #4]
  4027b4:	fa01 f303 	lsl.w	r3, r1, r3
  4027b8:	401a      	ands	r2, r3
  4027ba:	2101      	movs	r1, #1
  4027bc:	687b      	ldr	r3, [r7, #4]
  4027be:	fa01 f303 	lsl.w	r3, r1, r3
  4027c2:	429a      	cmp	r2, r3
  4027c4:	d006      	beq.n	4027d4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4027c6:	4a07      	ldr	r2, [pc, #28]	; (4027e4 <pmc_enable_periph_clk+0x80>)
  4027c8:	2101      	movs	r1, #1
  4027ca:	687b      	ldr	r3, [r7, #4]
  4027cc:	fa01 f303 	lsl.w	r3, r1, r3
  4027d0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4027d4:	2300      	movs	r3, #0
}
  4027d6:	4618      	mov	r0, r3
  4027d8:	370c      	adds	r7, #12
  4027da:	46bd      	mov	sp, r7
  4027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027e0:	4770      	bx	lr
  4027e2:	bf00      	nop
  4027e4:	400e0600 	.word	0x400e0600

004027e8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4027e8:	b480      	push	{r7}
  4027ea:	b083      	sub	sp, #12
  4027ec:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4027ee:	f3ef 8310 	mrs	r3, PRIMASK
  4027f2:	607b      	str	r3, [r7, #4]
  return(result);
  4027f4:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4027f6:	2b00      	cmp	r3, #0
  4027f8:	bf0c      	ite	eq
  4027fa:	2301      	moveq	r3, #1
  4027fc:	2300      	movne	r3, #0
  4027fe:	b2db      	uxtb	r3, r3
  402800:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402802:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402804:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402808:	4b04      	ldr	r3, [pc, #16]	; (40281c <cpu_irq_save+0x34>)
  40280a:	2200      	movs	r2, #0
  40280c:	701a      	strb	r2, [r3, #0]
	return flags;
  40280e:	683b      	ldr	r3, [r7, #0]
}
  402810:	4618      	mov	r0, r3
  402812:	370c      	adds	r7, #12
  402814:	46bd      	mov	sp, r7
  402816:	f85d 7b04 	ldr.w	r7, [sp], #4
  40281a:	4770      	bx	lr
  40281c:	20400018 	.word	0x20400018

00402820 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402820:	b480      	push	{r7}
  402822:	b083      	sub	sp, #12
  402824:	af00      	add	r7, sp, #0
  402826:	6078      	str	r0, [r7, #4]
	return (flags);
  402828:	687b      	ldr	r3, [r7, #4]
  40282a:	2b00      	cmp	r3, #0
  40282c:	bf14      	ite	ne
  40282e:	2301      	movne	r3, #1
  402830:	2300      	moveq	r3, #0
  402832:	b2db      	uxtb	r3, r3
}
  402834:	4618      	mov	r0, r3
  402836:	370c      	adds	r7, #12
  402838:	46bd      	mov	sp, r7
  40283a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40283e:	4770      	bx	lr

00402840 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402840:	b580      	push	{r7, lr}
  402842:	b082      	sub	sp, #8
  402844:	af00      	add	r7, sp, #0
  402846:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402848:	6878      	ldr	r0, [r7, #4]
  40284a:	4b07      	ldr	r3, [pc, #28]	; (402868 <cpu_irq_restore+0x28>)
  40284c:	4798      	blx	r3
  40284e:	4603      	mov	r3, r0
  402850:	2b00      	cmp	r3, #0
  402852:	d005      	beq.n	402860 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402854:	4b05      	ldr	r3, [pc, #20]	; (40286c <cpu_irq_restore+0x2c>)
  402856:	2201      	movs	r2, #1
  402858:	701a      	strb	r2, [r3, #0]
  40285a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40285e:	b662      	cpsie	i
}
  402860:	bf00      	nop
  402862:	3708      	adds	r7, #8
  402864:	46bd      	mov	sp, r7
  402866:	bd80      	pop	{r7, pc}
  402868:	00402821 	.word	0x00402821
  40286c:	20400018 	.word	0x20400018

00402870 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402870:	b580      	push	{r7, lr}
  402872:	b084      	sub	sp, #16
  402874:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402876:	4b1e      	ldr	r3, [pc, #120]	; (4028f0 <Reset_Handler+0x80>)
  402878:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40287a:	4b1e      	ldr	r3, [pc, #120]	; (4028f4 <Reset_Handler+0x84>)
  40287c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40287e:	68fa      	ldr	r2, [r7, #12]
  402880:	68bb      	ldr	r3, [r7, #8]
  402882:	429a      	cmp	r2, r3
  402884:	d00c      	beq.n	4028a0 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402886:	e007      	b.n	402898 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402888:	68bb      	ldr	r3, [r7, #8]
  40288a:	1d1a      	adds	r2, r3, #4
  40288c:	60ba      	str	r2, [r7, #8]
  40288e:	68fa      	ldr	r2, [r7, #12]
  402890:	1d11      	adds	r1, r2, #4
  402892:	60f9      	str	r1, [r7, #12]
  402894:	6812      	ldr	r2, [r2, #0]
  402896:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402898:	68bb      	ldr	r3, [r7, #8]
  40289a:	4a17      	ldr	r2, [pc, #92]	; (4028f8 <Reset_Handler+0x88>)
  40289c:	4293      	cmp	r3, r2
  40289e:	d3f3      	bcc.n	402888 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4028a0:	4b16      	ldr	r3, [pc, #88]	; (4028fc <Reset_Handler+0x8c>)
  4028a2:	60bb      	str	r3, [r7, #8]
  4028a4:	e004      	b.n	4028b0 <Reset_Handler+0x40>
                *pDest++ = 0;
  4028a6:	68bb      	ldr	r3, [r7, #8]
  4028a8:	1d1a      	adds	r2, r3, #4
  4028aa:	60ba      	str	r2, [r7, #8]
  4028ac:	2200      	movs	r2, #0
  4028ae:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4028b0:	68bb      	ldr	r3, [r7, #8]
  4028b2:	4a13      	ldr	r2, [pc, #76]	; (402900 <Reset_Handler+0x90>)
  4028b4:	4293      	cmp	r3, r2
  4028b6:	d3f6      	bcc.n	4028a6 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4028b8:	4b12      	ldr	r3, [pc, #72]	; (402904 <Reset_Handler+0x94>)
  4028ba:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4028bc:	4a12      	ldr	r2, [pc, #72]	; (402908 <Reset_Handler+0x98>)
  4028be:	68fb      	ldr	r3, [r7, #12]
  4028c0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4028c4:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4028c6:	4b11      	ldr	r3, [pc, #68]	; (40290c <Reset_Handler+0x9c>)
  4028c8:	4798      	blx	r3
  4028ca:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4028cc:	4a10      	ldr	r2, [pc, #64]	; (402910 <Reset_Handler+0xa0>)
  4028ce:	4b10      	ldr	r3, [pc, #64]	; (402910 <Reset_Handler+0xa0>)
  4028d0:	681b      	ldr	r3, [r3, #0]
  4028d2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4028d6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4028d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4028dc:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4028e0:	6878      	ldr	r0, [r7, #4]
  4028e2:	4b0c      	ldr	r3, [pc, #48]	; (402914 <Reset_Handler+0xa4>)
  4028e4:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4028e6:	4b0c      	ldr	r3, [pc, #48]	; (402918 <Reset_Handler+0xa8>)
  4028e8:	4798      	blx	r3

        /* Branch to main function */
        main();
  4028ea:	4b0c      	ldr	r3, [pc, #48]	; (40291c <Reset_Handler+0xac>)
  4028ec:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4028ee:	e7fe      	b.n	4028ee <Reset_Handler+0x7e>
  4028f0:	00408674 	.word	0x00408674
  4028f4:	20400000 	.word	0x20400000
  4028f8:	204009d0 	.word	0x204009d0
  4028fc:	204009d0 	.word	0x204009d0
  402900:	20400cc8 	.word	0x20400cc8
  402904:	00400000 	.word	0x00400000
  402908:	e000ed00 	.word	0xe000ed00
  40290c:	004027e9 	.word	0x004027e9
  402910:	e000ed88 	.word	0xe000ed88
  402914:	00402841 	.word	0x00402841
  402918:	0040334d 	.word	0x0040334d
  40291c:	00402ef5 	.word	0x00402ef5

00402920 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402920:	b480      	push	{r7}
  402922:	af00      	add	r7, sp, #0
        while (1) {
  402924:	e7fe      	b.n	402924 <Dummy_Handler+0x4>
	...

00402928 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402928:	b480      	push	{r7}
  40292a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40292c:	4b52      	ldr	r3, [pc, #328]	; (402a78 <SystemCoreClockUpdate+0x150>)
  40292e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402930:	f003 0303 	and.w	r3, r3, #3
  402934:	2b01      	cmp	r3, #1
  402936:	d014      	beq.n	402962 <SystemCoreClockUpdate+0x3a>
  402938:	2b01      	cmp	r3, #1
  40293a:	d302      	bcc.n	402942 <SystemCoreClockUpdate+0x1a>
  40293c:	2b02      	cmp	r3, #2
  40293e:	d038      	beq.n	4029b2 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402940:	e07a      	b.n	402a38 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402942:	4b4e      	ldr	r3, [pc, #312]	; (402a7c <SystemCoreClockUpdate+0x154>)
  402944:	695b      	ldr	r3, [r3, #20]
  402946:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40294a:	2b00      	cmp	r3, #0
  40294c:	d004      	beq.n	402958 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40294e:	4b4c      	ldr	r3, [pc, #304]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402950:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402954:	601a      	str	r2, [r3, #0]
    break;
  402956:	e06f      	b.n	402a38 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402958:	4b49      	ldr	r3, [pc, #292]	; (402a80 <SystemCoreClockUpdate+0x158>)
  40295a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40295e:	601a      	str	r2, [r3, #0]
    break;
  402960:	e06a      	b.n	402a38 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402962:	4b45      	ldr	r3, [pc, #276]	; (402a78 <SystemCoreClockUpdate+0x150>)
  402964:	6a1b      	ldr	r3, [r3, #32]
  402966:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40296a:	2b00      	cmp	r3, #0
  40296c:	d003      	beq.n	402976 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40296e:	4b44      	ldr	r3, [pc, #272]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402970:	4a44      	ldr	r2, [pc, #272]	; (402a84 <SystemCoreClockUpdate+0x15c>)
  402972:	601a      	str	r2, [r3, #0]
    break;
  402974:	e060      	b.n	402a38 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402976:	4b42      	ldr	r3, [pc, #264]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402978:	4a43      	ldr	r2, [pc, #268]	; (402a88 <SystemCoreClockUpdate+0x160>)
  40297a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40297c:	4b3e      	ldr	r3, [pc, #248]	; (402a78 <SystemCoreClockUpdate+0x150>)
  40297e:	6a1b      	ldr	r3, [r3, #32]
  402980:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402984:	2b10      	cmp	r3, #16
  402986:	d004      	beq.n	402992 <SystemCoreClockUpdate+0x6a>
  402988:	2b20      	cmp	r3, #32
  40298a:	d008      	beq.n	40299e <SystemCoreClockUpdate+0x76>
  40298c:	2b00      	cmp	r3, #0
  40298e:	d00e      	beq.n	4029ae <SystemCoreClockUpdate+0x86>
          break;
  402990:	e00e      	b.n	4029b0 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402992:	4b3b      	ldr	r3, [pc, #236]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402994:	681b      	ldr	r3, [r3, #0]
  402996:	005b      	lsls	r3, r3, #1
  402998:	4a39      	ldr	r2, [pc, #228]	; (402a80 <SystemCoreClockUpdate+0x158>)
  40299a:	6013      	str	r3, [r2, #0]
          break;
  40299c:	e008      	b.n	4029b0 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40299e:	4b38      	ldr	r3, [pc, #224]	; (402a80 <SystemCoreClockUpdate+0x158>)
  4029a0:	681a      	ldr	r2, [r3, #0]
  4029a2:	4613      	mov	r3, r2
  4029a4:	005b      	lsls	r3, r3, #1
  4029a6:	4413      	add	r3, r2
  4029a8:	4a35      	ldr	r2, [pc, #212]	; (402a80 <SystemCoreClockUpdate+0x158>)
  4029aa:	6013      	str	r3, [r2, #0]
          break;
  4029ac:	e000      	b.n	4029b0 <SystemCoreClockUpdate+0x88>
          break;
  4029ae:	bf00      	nop
    break;
  4029b0:	e042      	b.n	402a38 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4029b2:	4b31      	ldr	r3, [pc, #196]	; (402a78 <SystemCoreClockUpdate+0x150>)
  4029b4:	6a1b      	ldr	r3, [r3, #32]
  4029b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4029ba:	2b00      	cmp	r3, #0
  4029bc:	d003      	beq.n	4029c6 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4029be:	4b30      	ldr	r3, [pc, #192]	; (402a80 <SystemCoreClockUpdate+0x158>)
  4029c0:	4a30      	ldr	r2, [pc, #192]	; (402a84 <SystemCoreClockUpdate+0x15c>)
  4029c2:	601a      	str	r2, [r3, #0]
  4029c4:	e01c      	b.n	402a00 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4029c6:	4b2e      	ldr	r3, [pc, #184]	; (402a80 <SystemCoreClockUpdate+0x158>)
  4029c8:	4a2f      	ldr	r2, [pc, #188]	; (402a88 <SystemCoreClockUpdate+0x160>)
  4029ca:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4029cc:	4b2a      	ldr	r3, [pc, #168]	; (402a78 <SystemCoreClockUpdate+0x150>)
  4029ce:	6a1b      	ldr	r3, [r3, #32]
  4029d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4029d4:	2b10      	cmp	r3, #16
  4029d6:	d004      	beq.n	4029e2 <SystemCoreClockUpdate+0xba>
  4029d8:	2b20      	cmp	r3, #32
  4029da:	d008      	beq.n	4029ee <SystemCoreClockUpdate+0xc6>
  4029dc:	2b00      	cmp	r3, #0
  4029de:	d00e      	beq.n	4029fe <SystemCoreClockUpdate+0xd6>
          break;
  4029e0:	e00e      	b.n	402a00 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4029e2:	4b27      	ldr	r3, [pc, #156]	; (402a80 <SystemCoreClockUpdate+0x158>)
  4029e4:	681b      	ldr	r3, [r3, #0]
  4029e6:	005b      	lsls	r3, r3, #1
  4029e8:	4a25      	ldr	r2, [pc, #148]	; (402a80 <SystemCoreClockUpdate+0x158>)
  4029ea:	6013      	str	r3, [r2, #0]
          break;
  4029ec:	e008      	b.n	402a00 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4029ee:	4b24      	ldr	r3, [pc, #144]	; (402a80 <SystemCoreClockUpdate+0x158>)
  4029f0:	681a      	ldr	r2, [r3, #0]
  4029f2:	4613      	mov	r3, r2
  4029f4:	005b      	lsls	r3, r3, #1
  4029f6:	4413      	add	r3, r2
  4029f8:	4a21      	ldr	r2, [pc, #132]	; (402a80 <SystemCoreClockUpdate+0x158>)
  4029fa:	6013      	str	r3, [r2, #0]
          break;
  4029fc:	e000      	b.n	402a00 <SystemCoreClockUpdate+0xd8>
          break;
  4029fe:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402a00:	4b1d      	ldr	r3, [pc, #116]	; (402a78 <SystemCoreClockUpdate+0x150>)
  402a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a04:	f003 0303 	and.w	r3, r3, #3
  402a08:	2b02      	cmp	r3, #2
  402a0a:	d114      	bne.n	402a36 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402a0c:	4b1a      	ldr	r3, [pc, #104]	; (402a78 <SystemCoreClockUpdate+0x150>)
  402a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402a10:	0c1b      	lsrs	r3, r3, #16
  402a12:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402a16:	3301      	adds	r3, #1
  402a18:	4a19      	ldr	r2, [pc, #100]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402a1a:	6812      	ldr	r2, [r2, #0]
  402a1c:	fb02 f303 	mul.w	r3, r2, r3
  402a20:	4a17      	ldr	r2, [pc, #92]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402a22:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402a24:	4b14      	ldr	r3, [pc, #80]	; (402a78 <SystemCoreClockUpdate+0x150>)
  402a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402a28:	b2db      	uxtb	r3, r3
  402a2a:	4a15      	ldr	r2, [pc, #84]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402a2c:	6812      	ldr	r2, [r2, #0]
  402a2e:	fbb2 f3f3 	udiv	r3, r2, r3
  402a32:	4a13      	ldr	r2, [pc, #76]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402a34:	6013      	str	r3, [r2, #0]
    break;
  402a36:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402a38:	4b0f      	ldr	r3, [pc, #60]	; (402a78 <SystemCoreClockUpdate+0x150>)
  402a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a40:	2b70      	cmp	r3, #112	; 0x70
  402a42:	d108      	bne.n	402a56 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402a44:	4b0e      	ldr	r3, [pc, #56]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402a46:	681b      	ldr	r3, [r3, #0]
  402a48:	4a10      	ldr	r2, [pc, #64]	; (402a8c <SystemCoreClockUpdate+0x164>)
  402a4a:	fba2 2303 	umull	r2, r3, r2, r3
  402a4e:	085b      	lsrs	r3, r3, #1
  402a50:	4a0b      	ldr	r2, [pc, #44]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402a52:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402a54:	e00a      	b.n	402a6c <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402a56:	4b08      	ldr	r3, [pc, #32]	; (402a78 <SystemCoreClockUpdate+0x150>)
  402a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a5a:	091b      	lsrs	r3, r3, #4
  402a5c:	f003 0307 	and.w	r3, r3, #7
  402a60:	4a07      	ldr	r2, [pc, #28]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402a62:	6812      	ldr	r2, [r2, #0]
  402a64:	fa22 f303 	lsr.w	r3, r2, r3
  402a68:	4a05      	ldr	r2, [pc, #20]	; (402a80 <SystemCoreClockUpdate+0x158>)
  402a6a:	6013      	str	r3, [r2, #0]
}
  402a6c:	bf00      	nop
  402a6e:	46bd      	mov	sp, r7
  402a70:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a74:	4770      	bx	lr
  402a76:	bf00      	nop
  402a78:	400e0600 	.word	0x400e0600
  402a7c:	400e1810 	.word	0x400e1810
  402a80:	2040001c 	.word	0x2040001c
  402a84:	00b71b00 	.word	0x00b71b00
  402a88:	003d0900 	.word	0x003d0900
  402a8c:	aaaaaaab 	.word	0xaaaaaaab

00402a90 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402a90:	b480      	push	{r7}
  402a92:	b083      	sub	sp, #12
  402a94:	af00      	add	r7, sp, #0
  402a96:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402a98:	687b      	ldr	r3, [r7, #4]
  402a9a:	4a1d      	ldr	r2, [pc, #116]	; (402b10 <system_init_flash+0x80>)
  402a9c:	4293      	cmp	r3, r2
  402a9e:	d804      	bhi.n	402aaa <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402aa0:	4b1c      	ldr	r3, [pc, #112]	; (402b14 <system_init_flash+0x84>)
  402aa2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402aa6:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402aa8:	e02b      	b.n	402b02 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402aaa:	687b      	ldr	r3, [r7, #4]
  402aac:	4a1a      	ldr	r2, [pc, #104]	; (402b18 <system_init_flash+0x88>)
  402aae:	4293      	cmp	r3, r2
  402ab0:	d803      	bhi.n	402aba <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402ab2:	4b18      	ldr	r3, [pc, #96]	; (402b14 <system_init_flash+0x84>)
  402ab4:	4a19      	ldr	r2, [pc, #100]	; (402b1c <system_init_flash+0x8c>)
  402ab6:	601a      	str	r2, [r3, #0]
}
  402ab8:	e023      	b.n	402b02 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402aba:	687b      	ldr	r3, [r7, #4]
  402abc:	4a18      	ldr	r2, [pc, #96]	; (402b20 <system_init_flash+0x90>)
  402abe:	4293      	cmp	r3, r2
  402ac0:	d803      	bhi.n	402aca <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402ac2:	4b14      	ldr	r3, [pc, #80]	; (402b14 <system_init_flash+0x84>)
  402ac4:	4a17      	ldr	r2, [pc, #92]	; (402b24 <system_init_flash+0x94>)
  402ac6:	601a      	str	r2, [r3, #0]
}
  402ac8:	e01b      	b.n	402b02 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402aca:	687b      	ldr	r3, [r7, #4]
  402acc:	4a16      	ldr	r2, [pc, #88]	; (402b28 <system_init_flash+0x98>)
  402ace:	4293      	cmp	r3, r2
  402ad0:	d803      	bhi.n	402ada <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402ad2:	4b10      	ldr	r3, [pc, #64]	; (402b14 <system_init_flash+0x84>)
  402ad4:	4a15      	ldr	r2, [pc, #84]	; (402b2c <system_init_flash+0x9c>)
  402ad6:	601a      	str	r2, [r3, #0]
}
  402ad8:	e013      	b.n	402b02 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402ada:	687b      	ldr	r3, [r7, #4]
  402adc:	4a14      	ldr	r2, [pc, #80]	; (402b30 <system_init_flash+0xa0>)
  402ade:	4293      	cmp	r3, r2
  402ae0:	d804      	bhi.n	402aec <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402ae2:	4b0c      	ldr	r3, [pc, #48]	; (402b14 <system_init_flash+0x84>)
  402ae4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402ae8:	601a      	str	r2, [r3, #0]
}
  402aea:	e00a      	b.n	402b02 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402aec:	687b      	ldr	r3, [r7, #4]
  402aee:	4a11      	ldr	r2, [pc, #68]	; (402b34 <system_init_flash+0xa4>)
  402af0:	4293      	cmp	r3, r2
  402af2:	d803      	bhi.n	402afc <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402af4:	4b07      	ldr	r3, [pc, #28]	; (402b14 <system_init_flash+0x84>)
  402af6:	4a10      	ldr	r2, [pc, #64]	; (402b38 <system_init_flash+0xa8>)
  402af8:	601a      	str	r2, [r3, #0]
}
  402afa:	e002      	b.n	402b02 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402afc:	4b05      	ldr	r3, [pc, #20]	; (402b14 <system_init_flash+0x84>)
  402afe:	4a0f      	ldr	r2, [pc, #60]	; (402b3c <system_init_flash+0xac>)
  402b00:	601a      	str	r2, [r3, #0]
}
  402b02:	bf00      	nop
  402b04:	370c      	adds	r7, #12
  402b06:	46bd      	mov	sp, r7
  402b08:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b0c:	4770      	bx	lr
  402b0e:	bf00      	nop
  402b10:	015ef3bf 	.word	0x015ef3bf
  402b14:	400e0c00 	.word	0x400e0c00
  402b18:	02bde77f 	.word	0x02bde77f
  402b1c:	04000100 	.word	0x04000100
  402b20:	041cdb3f 	.word	0x041cdb3f
  402b24:	04000200 	.word	0x04000200
  402b28:	057bceff 	.word	0x057bceff
  402b2c:	04000300 	.word	0x04000300
  402b30:	06dac2bf 	.word	0x06dac2bf
  402b34:	0839b67f 	.word	0x0839b67f
  402b38:	04000500 	.word	0x04000500
  402b3c:	04000600 	.word	0x04000600

00402b40 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402b40:	b480      	push	{r7}
  402b42:	b085      	sub	sp, #20
  402b44:	af00      	add	r7, sp, #0
  402b46:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402b48:	4b10      	ldr	r3, [pc, #64]	; (402b8c <_sbrk+0x4c>)
  402b4a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402b4c:	4b10      	ldr	r3, [pc, #64]	; (402b90 <_sbrk+0x50>)
  402b4e:	681b      	ldr	r3, [r3, #0]
  402b50:	2b00      	cmp	r3, #0
  402b52:	d102      	bne.n	402b5a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402b54:	4b0e      	ldr	r3, [pc, #56]	; (402b90 <_sbrk+0x50>)
  402b56:	4a0f      	ldr	r2, [pc, #60]	; (402b94 <_sbrk+0x54>)
  402b58:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402b5a:	4b0d      	ldr	r3, [pc, #52]	; (402b90 <_sbrk+0x50>)
  402b5c:	681b      	ldr	r3, [r3, #0]
  402b5e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402b60:	68ba      	ldr	r2, [r7, #8]
  402b62:	687b      	ldr	r3, [r7, #4]
  402b64:	441a      	add	r2, r3
  402b66:	68fb      	ldr	r3, [r7, #12]
  402b68:	429a      	cmp	r2, r3
  402b6a:	dd02      	ble.n	402b72 <_sbrk+0x32>
		return (caddr_t) -1;	
  402b6c:	f04f 33ff 	mov.w	r3, #4294967295
  402b70:	e006      	b.n	402b80 <_sbrk+0x40>
	}

	heap += incr;
  402b72:	4b07      	ldr	r3, [pc, #28]	; (402b90 <_sbrk+0x50>)
  402b74:	681a      	ldr	r2, [r3, #0]
  402b76:	687b      	ldr	r3, [r7, #4]
  402b78:	4413      	add	r3, r2
  402b7a:	4a05      	ldr	r2, [pc, #20]	; (402b90 <_sbrk+0x50>)
  402b7c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402b7e:	68bb      	ldr	r3, [r7, #8]
}
  402b80:	4618      	mov	r0, r3
  402b82:	3714      	adds	r7, #20
  402b84:	46bd      	mov	sp, r7
  402b86:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b8a:	4770      	bx	lr
  402b8c:	2045fffc 	.word	0x2045fffc
  402b90:	20400c64 	.word	0x20400c64
  402b94:	20402ec8 	.word	0x20402ec8

00402b98 <NVIC_EnableIRQ>:
{
  402b98:	b480      	push	{r7}
  402b9a:	b083      	sub	sp, #12
  402b9c:	af00      	add	r7, sp, #0
  402b9e:	4603      	mov	r3, r0
  402ba0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402ba2:	4909      	ldr	r1, [pc, #36]	; (402bc8 <NVIC_EnableIRQ+0x30>)
  402ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402ba8:	095b      	lsrs	r3, r3, #5
  402baa:	79fa      	ldrb	r2, [r7, #7]
  402bac:	f002 021f 	and.w	r2, r2, #31
  402bb0:	2001      	movs	r0, #1
  402bb2:	fa00 f202 	lsl.w	r2, r0, r2
  402bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402bba:	bf00      	nop
  402bbc:	370c      	adds	r7, #12
  402bbe:	46bd      	mov	sp, r7
  402bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bc4:	4770      	bx	lr
  402bc6:	bf00      	nop
  402bc8:	e000e100 	.word	0xe000e100

00402bcc <NVIC_SetPriority>:
{
  402bcc:	b480      	push	{r7}
  402bce:	b083      	sub	sp, #12
  402bd0:	af00      	add	r7, sp, #0
  402bd2:	4603      	mov	r3, r0
  402bd4:	6039      	str	r1, [r7, #0]
  402bd6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402bdc:	2b00      	cmp	r3, #0
  402bde:	da0b      	bge.n	402bf8 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402be0:	490d      	ldr	r1, [pc, #52]	; (402c18 <NVIC_SetPriority+0x4c>)
  402be2:	79fb      	ldrb	r3, [r7, #7]
  402be4:	f003 030f 	and.w	r3, r3, #15
  402be8:	3b04      	subs	r3, #4
  402bea:	683a      	ldr	r2, [r7, #0]
  402bec:	b2d2      	uxtb	r2, r2
  402bee:	0152      	lsls	r2, r2, #5
  402bf0:	b2d2      	uxtb	r2, r2
  402bf2:	440b      	add	r3, r1
  402bf4:	761a      	strb	r2, [r3, #24]
}
  402bf6:	e009      	b.n	402c0c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402bf8:	4908      	ldr	r1, [pc, #32]	; (402c1c <NVIC_SetPriority+0x50>)
  402bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402bfe:	683a      	ldr	r2, [r7, #0]
  402c00:	b2d2      	uxtb	r2, r2
  402c02:	0152      	lsls	r2, r2, #5
  402c04:	b2d2      	uxtb	r2, r2
  402c06:	440b      	add	r3, r1
  402c08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402c0c:	bf00      	nop
  402c0e:	370c      	adds	r7, #12
  402c10:	46bd      	mov	sp, r7
  402c12:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c16:	4770      	bx	lr
  402c18:	e000ed00 	.word	0xe000ed00
  402c1c:	e000e100 	.word	0xe000e100

00402c20 <osc_get_rate>:
{
  402c20:	b480      	push	{r7}
  402c22:	b083      	sub	sp, #12
  402c24:	af00      	add	r7, sp, #0
  402c26:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402c28:	687b      	ldr	r3, [r7, #4]
  402c2a:	2b07      	cmp	r3, #7
  402c2c:	d825      	bhi.n	402c7a <osc_get_rate+0x5a>
  402c2e:	a201      	add	r2, pc, #4	; (adr r2, 402c34 <osc_get_rate+0x14>)
  402c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402c34:	00402c55 	.word	0x00402c55
  402c38:	00402c5b 	.word	0x00402c5b
  402c3c:	00402c61 	.word	0x00402c61
  402c40:	00402c67 	.word	0x00402c67
  402c44:	00402c6b 	.word	0x00402c6b
  402c48:	00402c6f 	.word	0x00402c6f
  402c4c:	00402c73 	.word	0x00402c73
  402c50:	00402c77 	.word	0x00402c77
		return OSC_SLCK_32K_RC_HZ;
  402c54:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402c58:	e010      	b.n	402c7c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402c5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402c5e:	e00d      	b.n	402c7c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402c60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402c64:	e00a      	b.n	402c7c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402c66:	4b08      	ldr	r3, [pc, #32]	; (402c88 <osc_get_rate+0x68>)
  402c68:	e008      	b.n	402c7c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402c6a:	4b08      	ldr	r3, [pc, #32]	; (402c8c <osc_get_rate+0x6c>)
  402c6c:	e006      	b.n	402c7c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402c6e:	4b08      	ldr	r3, [pc, #32]	; (402c90 <osc_get_rate+0x70>)
  402c70:	e004      	b.n	402c7c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402c72:	4b07      	ldr	r3, [pc, #28]	; (402c90 <osc_get_rate+0x70>)
  402c74:	e002      	b.n	402c7c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402c76:	4b06      	ldr	r3, [pc, #24]	; (402c90 <osc_get_rate+0x70>)
  402c78:	e000      	b.n	402c7c <osc_get_rate+0x5c>
	return 0;
  402c7a:	2300      	movs	r3, #0
}
  402c7c:	4618      	mov	r0, r3
  402c7e:	370c      	adds	r7, #12
  402c80:	46bd      	mov	sp, r7
  402c82:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c86:	4770      	bx	lr
  402c88:	003d0900 	.word	0x003d0900
  402c8c:	007a1200 	.word	0x007a1200
  402c90:	00b71b00 	.word	0x00b71b00

00402c94 <sysclk_get_main_hz>:
{
  402c94:	b580      	push	{r7, lr}
  402c96:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402c98:	2006      	movs	r0, #6
  402c9a:	4b05      	ldr	r3, [pc, #20]	; (402cb0 <sysclk_get_main_hz+0x1c>)
  402c9c:	4798      	blx	r3
  402c9e:	4602      	mov	r2, r0
  402ca0:	4613      	mov	r3, r2
  402ca2:	009b      	lsls	r3, r3, #2
  402ca4:	4413      	add	r3, r2
  402ca6:	009a      	lsls	r2, r3, #2
  402ca8:	4413      	add	r3, r2
}
  402caa:	4618      	mov	r0, r3
  402cac:	bd80      	pop	{r7, pc}
  402cae:	bf00      	nop
  402cb0:	00402c21 	.word	0x00402c21

00402cb4 <sysclk_get_cpu_hz>:
{
  402cb4:	b580      	push	{r7, lr}
  402cb6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402cb8:	4b02      	ldr	r3, [pc, #8]	; (402cc4 <sysclk_get_cpu_hz+0x10>)
  402cba:	4798      	blx	r3
  402cbc:	4603      	mov	r3, r0
}
  402cbe:	4618      	mov	r0, r3
  402cc0:	bd80      	pop	{r7, pc}
  402cc2:	bf00      	nop
  402cc4:	00402c95 	.word	0x00402c95

00402cc8 <but_callback>:
/************************************************************************/
/* handler / callbacks                                                  */
/************************************************************************/

void but_callback(void)
{
  402cc8:	b580      	push	{r7, lr}
  402cca:	af00      	add	r7, sp, #0
	if (pio_get(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK)) {
  402ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402cd0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402cd4:	4805      	ldr	r0, [pc, #20]	; (402cec <but_callback+0x24>)
  402cd6:	4b06      	ldr	r3, [pc, #24]	; (402cf0 <but_callback+0x28>)
  402cd8:	4798      	blx	r3
  402cda:	4603      	mov	r3, r0
  402cdc:	2b00      	cmp	r3, #0
  402cde:	d002      	beq.n	402ce6 <but_callback+0x1e>
		// PINO == 1 --> Borda de subida
		but_flag = 1;
  402ce0:	4b04      	ldr	r3, [pc, #16]	; (402cf4 <but_callback+0x2c>)
  402ce2:	2201      	movs	r2, #1
  402ce4:	701a      	strb	r2, [r3, #0]
		} else {
		// PINO == 0 --> Borda de descida
		
	}
}
  402ce6:	bf00      	nop
  402ce8:	bd80      	pop	{r7, pc}
  402cea:	bf00      	nop
  402cec:	400e1400 	.word	0x400e1400
  402cf0:	00401ef9 	.word	0x00401ef9
  402cf4:	20400c9c 	.word	0x20400c9c

00402cf8 <pisca_led>:
/************************************************************************/
/* funes                                                              */
/************************************************************************/

// pisca led N vez no periodo T
void pisca_led(int n, int t){
  402cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
  402cfa:	b085      	sub	sp, #20
  402cfc:	af00      	add	r7, sp, #0
  402cfe:	6078      	str	r0, [r7, #4]
  402d00:	6039      	str	r1, [r7, #0]
	for (int i=0;i<n;i++){
  402d02:	2300      	movs	r3, #0
  402d04:	60fb      	str	r3, [r7, #12]
  402d06:	e08c      	b.n	402e22 <pisca_led+0x12a>
		pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  402d08:	2101      	movs	r1, #1
  402d0a:	484a      	ldr	r0, [pc, #296]	; (402e34 <pisca_led+0x13c>)
  402d0c:	4b4a      	ldr	r3, [pc, #296]	; (402e38 <pisca_led+0x140>)
  402d0e:	4798      	blx	r3
		delay_ms(t);
  402d10:	683b      	ldr	r3, [r7, #0]
  402d12:	2b00      	cmp	r3, #0
  402d14:	d026      	beq.n	402d64 <pisca_led+0x6c>
  402d16:	683b      	ldr	r3, [r7, #0]
  402d18:	461d      	mov	r5, r3
  402d1a:	ea4f 76e5 	mov.w	r6, r5, asr #31
  402d1e:	4b47      	ldr	r3, [pc, #284]	; (402e3c <pisca_led+0x144>)
  402d20:	4798      	blx	r3
  402d22:	4603      	mov	r3, r0
  402d24:	f04f 0400 	mov.w	r4, #0
  402d28:	fb03 f106 	mul.w	r1, r3, r6
  402d2c:	fb05 f204 	mul.w	r2, r5, r4
  402d30:	440a      	add	r2, r1
  402d32:	fba5 3403 	umull	r3, r4, r5, r3
  402d36:	4422      	add	r2, r4
  402d38:	4614      	mov	r4, r2
  402d3a:	f241 712b 	movw	r1, #5931	; 0x172b
  402d3e:	f04f 0200 	mov.w	r2, #0
  402d42:	185d      	adds	r5, r3, r1
  402d44:	eb44 0602 	adc.w	r6, r4, r2
  402d48:	4628      	mov	r0, r5
  402d4a:	4631      	mov	r1, r6
  402d4c:	4c3c      	ldr	r4, [pc, #240]	; (402e40 <pisca_led+0x148>)
  402d4e:	f241 722c 	movw	r2, #5932	; 0x172c
  402d52:	f04f 0300 	mov.w	r3, #0
  402d56:	47a0      	blx	r4
  402d58:	4603      	mov	r3, r0
  402d5a:	460c      	mov	r4, r1
  402d5c:	4618      	mov	r0, r3
  402d5e:	4b39      	ldr	r3, [pc, #228]	; (402e44 <pisca_led+0x14c>)
  402d60:	4798      	blx	r3
  402d62:	e016      	b.n	402d92 <pisca_led+0x9a>
  402d64:	4b35      	ldr	r3, [pc, #212]	; (402e3c <pisca_led+0x144>)
  402d66:	4798      	blx	r3
  402d68:	4603      	mov	r3, r0
  402d6a:	f04f 0400 	mov.w	r4, #0
  402d6e:	4936      	ldr	r1, [pc, #216]	; (402e48 <pisca_led+0x150>)
  402d70:	f04f 0200 	mov.w	r2, #0
  402d74:	185d      	adds	r5, r3, r1
  402d76:	eb44 0602 	adc.w	r6, r4, r2
  402d7a:	4628      	mov	r0, r5
  402d7c:	4631      	mov	r1, r6
  402d7e:	4c30      	ldr	r4, [pc, #192]	; (402e40 <pisca_led+0x148>)
  402d80:	4a32      	ldr	r2, [pc, #200]	; (402e4c <pisca_led+0x154>)
  402d82:	f04f 0300 	mov.w	r3, #0
  402d86:	47a0      	blx	r4
  402d88:	4603      	mov	r3, r0
  402d8a:	460c      	mov	r4, r1
  402d8c:	4618      	mov	r0, r3
  402d8e:	4b2d      	ldr	r3, [pc, #180]	; (402e44 <pisca_led+0x14c>)
  402d90:	4798      	blx	r3
		pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  402d92:	2101      	movs	r1, #1
  402d94:	4827      	ldr	r0, [pc, #156]	; (402e34 <pisca_led+0x13c>)
  402d96:	4b2e      	ldr	r3, [pc, #184]	; (402e50 <pisca_led+0x158>)
  402d98:	4798      	blx	r3
		delay_ms(t);
  402d9a:	683b      	ldr	r3, [r7, #0]
  402d9c:	2b00      	cmp	r3, #0
  402d9e:	d026      	beq.n	402dee <pisca_led+0xf6>
  402da0:	683b      	ldr	r3, [r7, #0]
  402da2:	461d      	mov	r5, r3
  402da4:	ea4f 76e5 	mov.w	r6, r5, asr #31
  402da8:	4b24      	ldr	r3, [pc, #144]	; (402e3c <pisca_led+0x144>)
  402daa:	4798      	blx	r3
  402dac:	4603      	mov	r3, r0
  402dae:	f04f 0400 	mov.w	r4, #0
  402db2:	fb03 f106 	mul.w	r1, r3, r6
  402db6:	fb05 f204 	mul.w	r2, r5, r4
  402dba:	440a      	add	r2, r1
  402dbc:	fba5 3403 	umull	r3, r4, r5, r3
  402dc0:	4422      	add	r2, r4
  402dc2:	4614      	mov	r4, r2
  402dc4:	f241 712b 	movw	r1, #5931	; 0x172b
  402dc8:	f04f 0200 	mov.w	r2, #0
  402dcc:	185d      	adds	r5, r3, r1
  402dce:	eb44 0602 	adc.w	r6, r4, r2
  402dd2:	4628      	mov	r0, r5
  402dd4:	4631      	mov	r1, r6
  402dd6:	4c1a      	ldr	r4, [pc, #104]	; (402e40 <pisca_led+0x148>)
  402dd8:	f241 722c 	movw	r2, #5932	; 0x172c
  402ddc:	f04f 0300 	mov.w	r3, #0
  402de0:	47a0      	blx	r4
  402de2:	4603      	mov	r3, r0
  402de4:	460c      	mov	r4, r1
  402de6:	4618      	mov	r0, r3
  402de8:	4b16      	ldr	r3, [pc, #88]	; (402e44 <pisca_led+0x14c>)
  402dea:	4798      	blx	r3
  402dec:	e016      	b.n	402e1c <pisca_led+0x124>
  402dee:	4b13      	ldr	r3, [pc, #76]	; (402e3c <pisca_led+0x144>)
  402df0:	4798      	blx	r3
  402df2:	4603      	mov	r3, r0
  402df4:	f04f 0400 	mov.w	r4, #0
  402df8:	4913      	ldr	r1, [pc, #76]	; (402e48 <pisca_led+0x150>)
  402dfa:	f04f 0200 	mov.w	r2, #0
  402dfe:	185d      	adds	r5, r3, r1
  402e00:	eb44 0602 	adc.w	r6, r4, r2
  402e04:	4628      	mov	r0, r5
  402e06:	4631      	mov	r1, r6
  402e08:	4c0d      	ldr	r4, [pc, #52]	; (402e40 <pisca_led+0x148>)
  402e0a:	4a10      	ldr	r2, [pc, #64]	; (402e4c <pisca_led+0x154>)
  402e0c:	f04f 0300 	mov.w	r3, #0
  402e10:	47a0      	blx	r4
  402e12:	4603      	mov	r3, r0
  402e14:	460c      	mov	r4, r1
  402e16:	4618      	mov	r0, r3
  402e18:	4b0a      	ldr	r3, [pc, #40]	; (402e44 <pisca_led+0x14c>)
  402e1a:	4798      	blx	r3
	for (int i=0;i<n;i++){
  402e1c:	68fb      	ldr	r3, [r7, #12]
  402e1e:	3301      	adds	r3, #1
  402e20:	60fb      	str	r3, [r7, #12]
  402e22:	68fa      	ldr	r2, [r7, #12]
  402e24:	687b      	ldr	r3, [r7, #4]
  402e26:	429a      	cmp	r2, r3
  402e28:	f6ff af6e 	blt.w	402d08 <pisca_led+0x10>
	}
}
  402e2c:	bf00      	nop
  402e2e:	3714      	adds	r7, #20
  402e30:	46bd      	mov	sp, r7
  402e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402e34:	400e0e00 	.word	0x400e0e00
  402e38:	00401edd 	.word	0x00401edd
  402e3c:	00402cb5 	.word	0x00402cb5
  402e40:	0040303d 	.word	0x0040303d
  402e44:	20400001 	.word	0x20400001
  402e48:	005a83df 	.word	0x005a83df
  402e4c:	005a83e0 	.word	0x005a83e0
  402e50:	00401ec1 	.word	0x00401ec1

00402e54 <io_init>:

void io_init(void){
  402e54:	b590      	push	{r4, r7, lr}
  402e56:	b083      	sub	sp, #12
  402e58:	af02      	add	r7, sp, #8
	// Configura led
	pmc_enable_periph_clk(LED1_PIO_ID);
  402e5a:	200a      	movs	r0, #10
  402e5c:	4b1a      	ldr	r3, [pc, #104]	; (402ec8 <io_init+0x74>)
  402e5e:	4798      	blx	r3
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  402e60:	2300      	movs	r3, #0
  402e62:	2201      	movs	r2, #1
  402e64:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402e68:	4818      	ldr	r0, [pc, #96]	; (402ecc <io_init+0x78>)
  402e6a:	4c19      	ldr	r4, [pc, #100]	; (402ed0 <io_init+0x7c>)
  402e6c:	47a0      	blx	r4
	
	// Inicializa clock do perifrico PIO responsavel pelo botao
	pmc_enable_periph_clk(BUT1_PIO_ID);
  402e6e:	2010      	movs	r0, #16
  402e70:	4b15      	ldr	r3, [pc, #84]	; (402ec8 <io_init+0x74>)
  402e72:	4798      	blx	r3

	// Configura PIO para lidar com o pino do boto como entrada
	// com pull-up
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402e74:	2309      	movs	r3, #9
  402e76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402e7a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402e7e:	4815      	ldr	r0, [pc, #84]	; (402ed4 <io_init+0x80>)
  402e80:	4c13      	ldr	r4, [pc, #76]	; (402ed0 <io_init+0x7c>)
  402e82:	47a0      	blx	r4
	pio_set_debounce_filter(BUT1_PIO, BUT1_PIO_IDX_MASK, 60);
  402e84:	223c      	movs	r2, #60	; 0x3c
  402e86:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402e8a:	4812      	ldr	r0, [pc, #72]	; (402ed4 <io_init+0x80>)
  402e8c:	4b12      	ldr	r3, [pc, #72]	; (402ed8 <io_init+0x84>)
  402e8e:	4798      	blx	r3
	
	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(BUT1_PIO,
  402e90:	4b12      	ldr	r3, [pc, #72]	; (402edc <io_init+0x88>)
  402e92:	9300      	str	r3, [sp, #0]
  402e94:	2340      	movs	r3, #64	; 0x40
  402e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402e9a:	2110      	movs	r1, #16
  402e9c:	480d      	ldr	r0, [pc, #52]	; (402ed4 <io_init+0x80>)
  402e9e:	4c10      	ldr	r4, [pc, #64]	; (402ee0 <io_init+0x8c>)
  402ea0:	47a0      	blx	r4
	BUT1_PIO_IDX_MASK,
	PIO_IT_EDGE,
	but_callback);
	
	// Ativa interrupo e limpa primeira IRQ gerada na ativacao
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  402ea2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402ea6:	480b      	ldr	r0, [pc, #44]	; (402ed4 <io_init+0x80>)
  402ea8:	4b0e      	ldr	r3, [pc, #56]	; (402ee4 <io_init+0x90>)
  402eaa:	4798      	blx	r3
	pio_get_interrupt_status(BUT1_PIO);
  402eac:	4809      	ldr	r0, [pc, #36]	; (402ed4 <io_init+0x80>)
  402eae:	4b0e      	ldr	r3, [pc, #56]	; (402ee8 <io_init+0x94>)
  402eb0:	4798      	blx	r3
	
	// Configura NVIC para receber interrupcoes do PIO do botao
	// com prioridade 4 (quanto mais prximo de 0 maior)
	NVIC_EnableIRQ(BUT1_PIO_ID);
  402eb2:	2010      	movs	r0, #16
  402eb4:	4b0d      	ldr	r3, [pc, #52]	; (402eec <io_init+0x98>)
  402eb6:	4798      	blx	r3
	NVIC_SetPriority(BUT1_PIO_ID, 4); // Prioridade 4
  402eb8:	2104      	movs	r1, #4
  402eba:	2010      	movs	r0, #16
  402ebc:	4b0c      	ldr	r3, [pc, #48]	; (402ef0 <io_init+0x9c>)
  402ebe:	4798      	blx	r3
}
  402ec0:	bf00      	nop
  402ec2:	3704      	adds	r7, #4
  402ec4:	46bd      	mov	sp, r7
  402ec6:	bd90      	pop	{r4, r7, pc}
  402ec8:	00402765 	.word	0x00402765
  402ecc:	400e0e00 	.word	0x400e0e00
  402ed0:	00402135 	.word	0x00402135
  402ed4:	400e1400 	.word	0x400e1400
  402ed8:	00401e89 	.word	0x00401e89
  402edc:	00402cc9 	.word	0x00402cc9
  402ee0:	00402389 	.word	0x00402389
  402ee4:	0040226d 	.word	0x0040226d
  402ee8:	004022a5 	.word	0x004022a5
  402eec:	00402b99 	.word	0x00402b99
  402ef0:	00402bcd 	.word	0x00402bcd

00402ef4 <main>:
/************************************************************************/
/* Main                                                                 */
/************************************************************************/

int main (void)
{
  402ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ef8:	b087      	sub	sp, #28
  402efa:	af02      	add	r7, sp, #8
	board_init();
  402efc:	4b3e      	ldr	r3, [pc, #248]	; (402ff8 <main+0x104>)
  402efe:	4798      	blx	r3
	sysclk_init();
  402f00:	4b3e      	ldr	r3, [pc, #248]	; (402ffc <main+0x108>)
  402f02:	4798      	blx	r3
	delay_init();
	
	// Desativa watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  402f04:	4b3e      	ldr	r3, [pc, #248]	; (403000 <main+0x10c>)
  402f06:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402f0a:	605a      	str	r2, [r3, #4]

	// configura botao com interrupcao
	io_init();
  402f0c:	4b3d      	ldr	r3, [pc, #244]	; (403004 <main+0x110>)
  402f0e:	4798      	blx	r3
	
	char str[10];

  // Init OLED
	gfx_mono_ssd1306_init();
  402f10:	4b3d      	ldr	r3, [pc, #244]	; (403008 <main+0x114>)
  402f12:	4798      	blx	r3
  
  // Escreve na tela um circulo e um texto
	gfx_mono_draw_filled_circle(20, 16, 16, GFX_PIXEL_SET, GFX_WHOLE);
  402f14:	23ff      	movs	r3, #255	; 0xff
  402f16:	9300      	str	r3, [sp, #0]
  402f18:	2301      	movs	r3, #1
  402f1a:	2210      	movs	r2, #16
  402f1c:	2110      	movs	r1, #16
  402f1e:	2014      	movs	r0, #20
  402f20:	4e3a      	ldr	r6, [pc, #232]	; (40300c <main+0x118>)
  402f22:	47b0      	blx	r6
	gfx_mono_draw_string("mundo", 50,16, &sysfont);
  402f24:	4b3a      	ldr	r3, [pc, #232]	; (403010 <main+0x11c>)
  402f26:	2210      	movs	r2, #16
  402f28:	2132      	movs	r1, #50	; 0x32
  402f2a:	483a      	ldr	r0, [pc, #232]	; (403014 <main+0x120>)
  402f2c:	4e3a      	ldr	r6, [pc, #232]	; (403018 <main+0x124>)
  402f2e:	47b0      	blx	r6

  /* Insert application code here, after the board has been initialized. */
	while(1) {
		pisca_led(5, freq);
  402f30:	4b3a      	ldr	r3, [pc, #232]	; (40301c <main+0x128>)
  402f32:	681b      	ldr	r3, [r3, #0]
  402f34:	4619      	mov	r1, r3
  402f36:	2005      	movs	r0, #5
  402f38:	4b39      	ldr	r3, [pc, #228]	; (403020 <main+0x12c>)
  402f3a:	4798      	blx	r3
		if (but_flag == 1){
  402f3c:	4b39      	ldr	r3, [pc, #228]	; (403024 <main+0x130>)
  402f3e:	781b      	ldrb	r3, [r3, #0]
  402f40:	b2db      	uxtb	r3, r3
  402f42:	2b01      	cmp	r3, #1
  402f44:	d1f4      	bne.n	402f30 <main+0x3c>
			delay_ms(300);
  402f46:	4b38      	ldr	r3, [pc, #224]	; (403028 <main+0x134>)
  402f48:	4798      	blx	r3
  402f4a:	4603      	mov	r3, r0
  402f4c:	4618      	mov	r0, r3
  402f4e:	f04f 0100 	mov.w	r1, #0
  402f52:	4602      	mov	r2, r0
  402f54:	460b      	mov	r3, r1
  402f56:	ea4f 0983 	mov.w	r9, r3, lsl #2
  402f5a:	ea49 7992 	orr.w	r9, r9, r2, lsr #30
  402f5e:	ea4f 0882 	mov.w	r8, r2, lsl #2
  402f62:	4642      	mov	r2, r8
  402f64:	464b      	mov	r3, r9
  402f66:	1812      	adds	r2, r2, r0
  402f68:	eb43 0301 	adc.w	r3, r3, r1
  402f6c:	011d      	lsls	r5, r3, #4
  402f6e:	ea45 7512 	orr.w	r5, r5, r2, lsr #28
  402f72:	0114      	lsls	r4, r2, #4
  402f74:	1aa4      	subs	r4, r4, r2
  402f76:	eb65 0503 	sbc.w	r5, r5, r3
  402f7a:	ea4f 0b85 	mov.w	fp, r5, lsl #2
  402f7e:	ea4b 7b94 	orr.w	fp, fp, r4, lsr #30
  402f82:	ea4f 0a84 	mov.w	sl, r4, lsl #2
  402f86:	4654      	mov	r4, sl
  402f88:	465d      	mov	r5, fp
  402f8a:	4620      	mov	r0, r4
  402f8c:	4629      	mov	r1, r5
  402f8e:	f241 722b 	movw	r2, #5931	; 0x172b
  402f92:	f04f 0300 	mov.w	r3, #0
  402f96:	1880      	adds	r0, r0, r2
  402f98:	eb41 0103 	adc.w	r1, r1, r3
  402f9c:	4e23      	ldr	r6, [pc, #140]	; (40302c <main+0x138>)
  402f9e:	f241 722c 	movw	r2, #5932	; 0x172c
  402fa2:	f04f 0300 	mov.w	r3, #0
  402fa6:	47b0      	blx	r6
  402fa8:	4602      	mov	r2, r0
  402faa:	460b      	mov	r3, r1
  402fac:	4613      	mov	r3, r2
  402fae:	4618      	mov	r0, r3
  402fb0:	4b1f      	ldr	r3, [pc, #124]	; (403030 <main+0x13c>)
  402fb2:	4798      	blx	r3
			if (but_flag == 1){
  402fb4:	4b1b      	ldr	r3, [pc, #108]	; (403024 <main+0x130>)
  402fb6:	781b      	ldrb	r3, [r3, #0]
  402fb8:	b2db      	uxtb	r3, r3
  402fba:	2b01      	cmp	r3, #1
  402fbc:	d105      	bne.n	402fca <main+0xd6>
				freq += 100;
  402fbe:	4b17      	ldr	r3, [pc, #92]	; (40301c <main+0x128>)
  402fc0:	681b      	ldr	r3, [r3, #0]
  402fc2:	3364      	adds	r3, #100	; 0x64
  402fc4:	4a15      	ldr	r2, [pc, #84]	; (40301c <main+0x128>)
  402fc6:	6013      	str	r3, [r2, #0]
  402fc8:	e004      	b.n	402fd4 <main+0xe0>
			}
			else{
				freq -= 100;
  402fca:	4b14      	ldr	r3, [pc, #80]	; (40301c <main+0x128>)
  402fcc:	681b      	ldr	r3, [r3, #0]
  402fce:	3b64      	subs	r3, #100	; 0x64
  402fd0:	4a12      	ldr	r2, [pc, #72]	; (40301c <main+0x128>)
  402fd2:	6013      	str	r3, [r2, #0]
			}
			sprintf(str, "%6.0lf", freq);
  402fd4:	4b11      	ldr	r3, [pc, #68]	; (40301c <main+0x128>)
  402fd6:	681a      	ldr	r2, [r3, #0]
  402fd8:	1d3b      	adds	r3, r7, #4
  402fda:	4916      	ldr	r1, [pc, #88]	; (403034 <main+0x140>)
  402fdc:	4618      	mov	r0, r3
  402fde:	4b16      	ldr	r3, [pc, #88]	; (403038 <main+0x144>)
  402fe0:	4798      	blx	r3
			gfx_mono_draw_string(str, 0, 0, &sysfont);
  402fe2:	1d38      	adds	r0, r7, #4
  402fe4:	4b0a      	ldr	r3, [pc, #40]	; (403010 <main+0x11c>)
  402fe6:	2200      	movs	r2, #0
  402fe8:	2100      	movs	r1, #0
  402fea:	4e0b      	ldr	r6, [pc, #44]	; (403018 <main+0x124>)
  402fec:	47b0      	blx	r6
			but_flag = 0;
  402fee:	4b0d      	ldr	r3, [pc, #52]	; (403024 <main+0x130>)
  402ff0:	2200      	movs	r2, #0
  402ff2:	701a      	strb	r2, [r3, #0]
		pisca_led(5, freq);
  402ff4:	e79c      	b.n	402f30 <main+0x3c>
  402ff6:	bf00      	nop
  402ff8:	00401dd9 	.word	0x00401dd9
  402ffc:	00401915 	.word	0x00401915
  403000:	400e1850 	.word	0x400e1850
  403004:	00402e55 	.word	0x00402e55
  403008:	00400bdd 	.word	0x00400bdd
  40300c:	00400801 	.word	0x00400801
  403010:	2040000c 	.word	0x2040000c
  403014:	004083ac 	.word	0x004083ac
  403018:	00400ad9 	.word	0x00400ad9
  40301c:	20400020 	.word	0x20400020
  403020:	00402cf9 	.word	0x00402cf9
  403024:	20400c9c 	.word	0x20400c9c
  403028:	00402cb5 	.word	0x00402cb5
  40302c:	0040303d 	.word	0x0040303d
  403030:	20400001 	.word	0x20400001
  403034:	004083b4 	.word	0x004083b4
  403038:	00403439 	.word	0x00403439

0040303c <__aeabi_uldivmod>:
  40303c:	b953      	cbnz	r3, 403054 <__aeabi_uldivmod+0x18>
  40303e:	b94a      	cbnz	r2, 403054 <__aeabi_uldivmod+0x18>
  403040:	2900      	cmp	r1, #0
  403042:	bf08      	it	eq
  403044:	2800      	cmpeq	r0, #0
  403046:	bf1c      	itt	ne
  403048:	f04f 31ff 	movne.w	r1, #4294967295
  40304c:	f04f 30ff 	movne.w	r0, #4294967295
  403050:	f000 b97a 	b.w	403348 <__aeabi_idiv0>
  403054:	f1ad 0c08 	sub.w	ip, sp, #8
  403058:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40305c:	f000 f806 	bl	40306c <__udivmoddi4>
  403060:	f8dd e004 	ldr.w	lr, [sp, #4]
  403064:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403068:	b004      	add	sp, #16
  40306a:	4770      	bx	lr

0040306c <__udivmoddi4>:
  40306c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403070:	468c      	mov	ip, r1
  403072:	460d      	mov	r5, r1
  403074:	4604      	mov	r4, r0
  403076:	9e08      	ldr	r6, [sp, #32]
  403078:	2b00      	cmp	r3, #0
  40307a:	d151      	bne.n	403120 <__udivmoddi4+0xb4>
  40307c:	428a      	cmp	r2, r1
  40307e:	4617      	mov	r7, r2
  403080:	d96d      	bls.n	40315e <__udivmoddi4+0xf2>
  403082:	fab2 fe82 	clz	lr, r2
  403086:	f1be 0f00 	cmp.w	lr, #0
  40308a:	d00b      	beq.n	4030a4 <__udivmoddi4+0x38>
  40308c:	f1ce 0c20 	rsb	ip, lr, #32
  403090:	fa01 f50e 	lsl.w	r5, r1, lr
  403094:	fa20 fc0c 	lsr.w	ip, r0, ip
  403098:	fa02 f70e 	lsl.w	r7, r2, lr
  40309c:	ea4c 0c05 	orr.w	ip, ip, r5
  4030a0:	fa00 f40e 	lsl.w	r4, r0, lr
  4030a4:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4030a8:	0c25      	lsrs	r5, r4, #16
  4030aa:	fbbc f8fa 	udiv	r8, ip, sl
  4030ae:	fa1f f987 	uxth.w	r9, r7
  4030b2:	fb0a cc18 	mls	ip, sl, r8, ip
  4030b6:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4030ba:	fb08 f309 	mul.w	r3, r8, r9
  4030be:	42ab      	cmp	r3, r5
  4030c0:	d90a      	bls.n	4030d8 <__udivmoddi4+0x6c>
  4030c2:	19ed      	adds	r5, r5, r7
  4030c4:	f108 32ff 	add.w	r2, r8, #4294967295
  4030c8:	f080 8123 	bcs.w	403312 <__udivmoddi4+0x2a6>
  4030cc:	42ab      	cmp	r3, r5
  4030ce:	f240 8120 	bls.w	403312 <__udivmoddi4+0x2a6>
  4030d2:	f1a8 0802 	sub.w	r8, r8, #2
  4030d6:	443d      	add	r5, r7
  4030d8:	1aed      	subs	r5, r5, r3
  4030da:	b2a4      	uxth	r4, r4
  4030dc:	fbb5 f0fa 	udiv	r0, r5, sl
  4030e0:	fb0a 5510 	mls	r5, sl, r0, r5
  4030e4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4030e8:	fb00 f909 	mul.w	r9, r0, r9
  4030ec:	45a1      	cmp	r9, r4
  4030ee:	d909      	bls.n	403104 <__udivmoddi4+0x98>
  4030f0:	19e4      	adds	r4, r4, r7
  4030f2:	f100 33ff 	add.w	r3, r0, #4294967295
  4030f6:	f080 810a 	bcs.w	40330e <__udivmoddi4+0x2a2>
  4030fa:	45a1      	cmp	r9, r4
  4030fc:	f240 8107 	bls.w	40330e <__udivmoddi4+0x2a2>
  403100:	3802      	subs	r0, #2
  403102:	443c      	add	r4, r7
  403104:	eba4 0409 	sub.w	r4, r4, r9
  403108:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40310c:	2100      	movs	r1, #0
  40310e:	2e00      	cmp	r6, #0
  403110:	d061      	beq.n	4031d6 <__udivmoddi4+0x16a>
  403112:	fa24 f40e 	lsr.w	r4, r4, lr
  403116:	2300      	movs	r3, #0
  403118:	6034      	str	r4, [r6, #0]
  40311a:	6073      	str	r3, [r6, #4]
  40311c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403120:	428b      	cmp	r3, r1
  403122:	d907      	bls.n	403134 <__udivmoddi4+0xc8>
  403124:	2e00      	cmp	r6, #0
  403126:	d054      	beq.n	4031d2 <__udivmoddi4+0x166>
  403128:	2100      	movs	r1, #0
  40312a:	e886 0021 	stmia.w	r6, {r0, r5}
  40312e:	4608      	mov	r0, r1
  403130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403134:	fab3 f183 	clz	r1, r3
  403138:	2900      	cmp	r1, #0
  40313a:	f040 808e 	bne.w	40325a <__udivmoddi4+0x1ee>
  40313e:	42ab      	cmp	r3, r5
  403140:	d302      	bcc.n	403148 <__udivmoddi4+0xdc>
  403142:	4282      	cmp	r2, r0
  403144:	f200 80fa 	bhi.w	40333c <__udivmoddi4+0x2d0>
  403148:	1a84      	subs	r4, r0, r2
  40314a:	eb65 0503 	sbc.w	r5, r5, r3
  40314e:	2001      	movs	r0, #1
  403150:	46ac      	mov	ip, r5
  403152:	2e00      	cmp	r6, #0
  403154:	d03f      	beq.n	4031d6 <__udivmoddi4+0x16a>
  403156:	e886 1010 	stmia.w	r6, {r4, ip}
  40315a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40315e:	b912      	cbnz	r2, 403166 <__udivmoddi4+0xfa>
  403160:	2701      	movs	r7, #1
  403162:	fbb7 f7f2 	udiv	r7, r7, r2
  403166:	fab7 fe87 	clz	lr, r7
  40316a:	f1be 0f00 	cmp.w	lr, #0
  40316e:	d134      	bne.n	4031da <__udivmoddi4+0x16e>
  403170:	1beb      	subs	r3, r5, r7
  403172:	0c3a      	lsrs	r2, r7, #16
  403174:	fa1f fc87 	uxth.w	ip, r7
  403178:	2101      	movs	r1, #1
  40317a:	fbb3 f8f2 	udiv	r8, r3, r2
  40317e:	0c25      	lsrs	r5, r4, #16
  403180:	fb02 3318 	mls	r3, r2, r8, r3
  403184:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403188:	fb0c f308 	mul.w	r3, ip, r8
  40318c:	42ab      	cmp	r3, r5
  40318e:	d907      	bls.n	4031a0 <__udivmoddi4+0x134>
  403190:	19ed      	adds	r5, r5, r7
  403192:	f108 30ff 	add.w	r0, r8, #4294967295
  403196:	d202      	bcs.n	40319e <__udivmoddi4+0x132>
  403198:	42ab      	cmp	r3, r5
  40319a:	f200 80d1 	bhi.w	403340 <__udivmoddi4+0x2d4>
  40319e:	4680      	mov	r8, r0
  4031a0:	1aed      	subs	r5, r5, r3
  4031a2:	b2a3      	uxth	r3, r4
  4031a4:	fbb5 f0f2 	udiv	r0, r5, r2
  4031a8:	fb02 5510 	mls	r5, r2, r0, r5
  4031ac:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4031b0:	fb0c fc00 	mul.w	ip, ip, r0
  4031b4:	45a4      	cmp	ip, r4
  4031b6:	d907      	bls.n	4031c8 <__udivmoddi4+0x15c>
  4031b8:	19e4      	adds	r4, r4, r7
  4031ba:	f100 33ff 	add.w	r3, r0, #4294967295
  4031be:	d202      	bcs.n	4031c6 <__udivmoddi4+0x15a>
  4031c0:	45a4      	cmp	ip, r4
  4031c2:	f200 80b8 	bhi.w	403336 <__udivmoddi4+0x2ca>
  4031c6:	4618      	mov	r0, r3
  4031c8:	eba4 040c 	sub.w	r4, r4, ip
  4031cc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4031d0:	e79d      	b.n	40310e <__udivmoddi4+0xa2>
  4031d2:	4631      	mov	r1, r6
  4031d4:	4630      	mov	r0, r6
  4031d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4031da:	f1ce 0420 	rsb	r4, lr, #32
  4031de:	fa05 f30e 	lsl.w	r3, r5, lr
  4031e2:	fa07 f70e 	lsl.w	r7, r7, lr
  4031e6:	fa20 f804 	lsr.w	r8, r0, r4
  4031ea:	0c3a      	lsrs	r2, r7, #16
  4031ec:	fa25 f404 	lsr.w	r4, r5, r4
  4031f0:	ea48 0803 	orr.w	r8, r8, r3
  4031f4:	fbb4 f1f2 	udiv	r1, r4, r2
  4031f8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4031fc:	fb02 4411 	mls	r4, r2, r1, r4
  403200:	fa1f fc87 	uxth.w	ip, r7
  403204:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403208:	fb01 f30c 	mul.w	r3, r1, ip
  40320c:	42ab      	cmp	r3, r5
  40320e:	fa00 f40e 	lsl.w	r4, r0, lr
  403212:	d909      	bls.n	403228 <__udivmoddi4+0x1bc>
  403214:	19ed      	adds	r5, r5, r7
  403216:	f101 30ff 	add.w	r0, r1, #4294967295
  40321a:	f080 808a 	bcs.w	403332 <__udivmoddi4+0x2c6>
  40321e:	42ab      	cmp	r3, r5
  403220:	f240 8087 	bls.w	403332 <__udivmoddi4+0x2c6>
  403224:	3902      	subs	r1, #2
  403226:	443d      	add	r5, r7
  403228:	1aeb      	subs	r3, r5, r3
  40322a:	fa1f f588 	uxth.w	r5, r8
  40322e:	fbb3 f0f2 	udiv	r0, r3, r2
  403232:	fb02 3310 	mls	r3, r2, r0, r3
  403236:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40323a:	fb00 f30c 	mul.w	r3, r0, ip
  40323e:	42ab      	cmp	r3, r5
  403240:	d907      	bls.n	403252 <__udivmoddi4+0x1e6>
  403242:	19ed      	adds	r5, r5, r7
  403244:	f100 38ff 	add.w	r8, r0, #4294967295
  403248:	d26f      	bcs.n	40332a <__udivmoddi4+0x2be>
  40324a:	42ab      	cmp	r3, r5
  40324c:	d96d      	bls.n	40332a <__udivmoddi4+0x2be>
  40324e:	3802      	subs	r0, #2
  403250:	443d      	add	r5, r7
  403252:	1aeb      	subs	r3, r5, r3
  403254:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403258:	e78f      	b.n	40317a <__udivmoddi4+0x10e>
  40325a:	f1c1 0720 	rsb	r7, r1, #32
  40325e:	fa22 f807 	lsr.w	r8, r2, r7
  403262:	408b      	lsls	r3, r1
  403264:	fa05 f401 	lsl.w	r4, r5, r1
  403268:	ea48 0303 	orr.w	r3, r8, r3
  40326c:	fa20 fe07 	lsr.w	lr, r0, r7
  403270:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403274:	40fd      	lsrs	r5, r7
  403276:	ea4e 0e04 	orr.w	lr, lr, r4
  40327a:	fbb5 f9fc 	udiv	r9, r5, ip
  40327e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403282:	fb0c 5519 	mls	r5, ip, r9, r5
  403286:	fa1f f883 	uxth.w	r8, r3
  40328a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40328e:	fb09 f408 	mul.w	r4, r9, r8
  403292:	42ac      	cmp	r4, r5
  403294:	fa02 f201 	lsl.w	r2, r2, r1
  403298:	fa00 fa01 	lsl.w	sl, r0, r1
  40329c:	d908      	bls.n	4032b0 <__udivmoddi4+0x244>
  40329e:	18ed      	adds	r5, r5, r3
  4032a0:	f109 30ff 	add.w	r0, r9, #4294967295
  4032a4:	d243      	bcs.n	40332e <__udivmoddi4+0x2c2>
  4032a6:	42ac      	cmp	r4, r5
  4032a8:	d941      	bls.n	40332e <__udivmoddi4+0x2c2>
  4032aa:	f1a9 0902 	sub.w	r9, r9, #2
  4032ae:	441d      	add	r5, r3
  4032b0:	1b2d      	subs	r5, r5, r4
  4032b2:	fa1f fe8e 	uxth.w	lr, lr
  4032b6:	fbb5 f0fc 	udiv	r0, r5, ip
  4032ba:	fb0c 5510 	mls	r5, ip, r0, r5
  4032be:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4032c2:	fb00 f808 	mul.w	r8, r0, r8
  4032c6:	45a0      	cmp	r8, r4
  4032c8:	d907      	bls.n	4032da <__udivmoddi4+0x26e>
  4032ca:	18e4      	adds	r4, r4, r3
  4032cc:	f100 35ff 	add.w	r5, r0, #4294967295
  4032d0:	d229      	bcs.n	403326 <__udivmoddi4+0x2ba>
  4032d2:	45a0      	cmp	r8, r4
  4032d4:	d927      	bls.n	403326 <__udivmoddi4+0x2ba>
  4032d6:	3802      	subs	r0, #2
  4032d8:	441c      	add	r4, r3
  4032da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4032de:	eba4 0408 	sub.w	r4, r4, r8
  4032e2:	fba0 8902 	umull	r8, r9, r0, r2
  4032e6:	454c      	cmp	r4, r9
  4032e8:	46c6      	mov	lr, r8
  4032ea:	464d      	mov	r5, r9
  4032ec:	d315      	bcc.n	40331a <__udivmoddi4+0x2ae>
  4032ee:	d012      	beq.n	403316 <__udivmoddi4+0x2aa>
  4032f0:	b156      	cbz	r6, 403308 <__udivmoddi4+0x29c>
  4032f2:	ebba 030e 	subs.w	r3, sl, lr
  4032f6:	eb64 0405 	sbc.w	r4, r4, r5
  4032fa:	fa04 f707 	lsl.w	r7, r4, r7
  4032fe:	40cb      	lsrs	r3, r1
  403300:	431f      	orrs	r7, r3
  403302:	40cc      	lsrs	r4, r1
  403304:	6037      	str	r7, [r6, #0]
  403306:	6074      	str	r4, [r6, #4]
  403308:	2100      	movs	r1, #0
  40330a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40330e:	4618      	mov	r0, r3
  403310:	e6f8      	b.n	403104 <__udivmoddi4+0x98>
  403312:	4690      	mov	r8, r2
  403314:	e6e0      	b.n	4030d8 <__udivmoddi4+0x6c>
  403316:	45c2      	cmp	sl, r8
  403318:	d2ea      	bcs.n	4032f0 <__udivmoddi4+0x284>
  40331a:	ebb8 0e02 	subs.w	lr, r8, r2
  40331e:	eb69 0503 	sbc.w	r5, r9, r3
  403322:	3801      	subs	r0, #1
  403324:	e7e4      	b.n	4032f0 <__udivmoddi4+0x284>
  403326:	4628      	mov	r0, r5
  403328:	e7d7      	b.n	4032da <__udivmoddi4+0x26e>
  40332a:	4640      	mov	r0, r8
  40332c:	e791      	b.n	403252 <__udivmoddi4+0x1e6>
  40332e:	4681      	mov	r9, r0
  403330:	e7be      	b.n	4032b0 <__udivmoddi4+0x244>
  403332:	4601      	mov	r1, r0
  403334:	e778      	b.n	403228 <__udivmoddi4+0x1bc>
  403336:	3802      	subs	r0, #2
  403338:	443c      	add	r4, r7
  40333a:	e745      	b.n	4031c8 <__udivmoddi4+0x15c>
  40333c:	4608      	mov	r0, r1
  40333e:	e708      	b.n	403152 <__udivmoddi4+0xe6>
  403340:	f1a8 0802 	sub.w	r8, r8, #2
  403344:	443d      	add	r5, r7
  403346:	e72b      	b.n	4031a0 <__udivmoddi4+0x134>

00403348 <__aeabi_idiv0>:
  403348:	4770      	bx	lr
  40334a:	bf00      	nop

0040334c <__libc_init_array>:
  40334c:	b570      	push	{r4, r5, r6, lr}
  40334e:	4e0f      	ldr	r6, [pc, #60]	; (40338c <__libc_init_array+0x40>)
  403350:	4d0f      	ldr	r5, [pc, #60]	; (403390 <__libc_init_array+0x44>)
  403352:	1b76      	subs	r6, r6, r5
  403354:	10b6      	asrs	r6, r6, #2
  403356:	bf18      	it	ne
  403358:	2400      	movne	r4, #0
  40335a:	d005      	beq.n	403368 <__libc_init_array+0x1c>
  40335c:	3401      	adds	r4, #1
  40335e:	f855 3b04 	ldr.w	r3, [r5], #4
  403362:	4798      	blx	r3
  403364:	42a6      	cmp	r6, r4
  403366:	d1f9      	bne.n	40335c <__libc_init_array+0x10>
  403368:	4e0a      	ldr	r6, [pc, #40]	; (403394 <__libc_init_array+0x48>)
  40336a:	4d0b      	ldr	r5, [pc, #44]	; (403398 <__libc_init_array+0x4c>)
  40336c:	1b76      	subs	r6, r6, r5
  40336e:	f005 f96b 	bl	408648 <_init>
  403372:	10b6      	asrs	r6, r6, #2
  403374:	bf18      	it	ne
  403376:	2400      	movne	r4, #0
  403378:	d006      	beq.n	403388 <__libc_init_array+0x3c>
  40337a:	3401      	adds	r4, #1
  40337c:	f855 3b04 	ldr.w	r3, [r5], #4
  403380:	4798      	blx	r3
  403382:	42a6      	cmp	r6, r4
  403384:	d1f9      	bne.n	40337a <__libc_init_array+0x2e>
  403386:	bd70      	pop	{r4, r5, r6, pc}
  403388:	bd70      	pop	{r4, r5, r6, pc}
  40338a:	bf00      	nop
  40338c:	00408654 	.word	0x00408654
  403390:	00408654 	.word	0x00408654
  403394:	0040865c 	.word	0x0040865c
  403398:	00408654 	.word	0x00408654

0040339c <memset>:
  40339c:	b470      	push	{r4, r5, r6}
  40339e:	0786      	lsls	r6, r0, #30
  4033a0:	d046      	beq.n	403430 <memset+0x94>
  4033a2:	1e54      	subs	r4, r2, #1
  4033a4:	2a00      	cmp	r2, #0
  4033a6:	d041      	beq.n	40342c <memset+0x90>
  4033a8:	b2ca      	uxtb	r2, r1
  4033aa:	4603      	mov	r3, r0
  4033ac:	e002      	b.n	4033b4 <memset+0x18>
  4033ae:	f114 34ff 	adds.w	r4, r4, #4294967295
  4033b2:	d33b      	bcc.n	40342c <memset+0x90>
  4033b4:	f803 2b01 	strb.w	r2, [r3], #1
  4033b8:	079d      	lsls	r5, r3, #30
  4033ba:	d1f8      	bne.n	4033ae <memset+0x12>
  4033bc:	2c03      	cmp	r4, #3
  4033be:	d92e      	bls.n	40341e <memset+0x82>
  4033c0:	b2cd      	uxtb	r5, r1
  4033c2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4033c6:	2c0f      	cmp	r4, #15
  4033c8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4033cc:	d919      	bls.n	403402 <memset+0x66>
  4033ce:	f103 0210 	add.w	r2, r3, #16
  4033d2:	4626      	mov	r6, r4
  4033d4:	3e10      	subs	r6, #16
  4033d6:	2e0f      	cmp	r6, #15
  4033d8:	f842 5c10 	str.w	r5, [r2, #-16]
  4033dc:	f842 5c0c 	str.w	r5, [r2, #-12]
  4033e0:	f842 5c08 	str.w	r5, [r2, #-8]
  4033e4:	f842 5c04 	str.w	r5, [r2, #-4]
  4033e8:	f102 0210 	add.w	r2, r2, #16
  4033ec:	d8f2      	bhi.n	4033d4 <memset+0x38>
  4033ee:	f1a4 0210 	sub.w	r2, r4, #16
  4033f2:	f022 020f 	bic.w	r2, r2, #15
  4033f6:	f004 040f 	and.w	r4, r4, #15
  4033fa:	3210      	adds	r2, #16
  4033fc:	2c03      	cmp	r4, #3
  4033fe:	4413      	add	r3, r2
  403400:	d90d      	bls.n	40341e <memset+0x82>
  403402:	461e      	mov	r6, r3
  403404:	4622      	mov	r2, r4
  403406:	3a04      	subs	r2, #4
  403408:	2a03      	cmp	r2, #3
  40340a:	f846 5b04 	str.w	r5, [r6], #4
  40340e:	d8fa      	bhi.n	403406 <memset+0x6a>
  403410:	1f22      	subs	r2, r4, #4
  403412:	f022 0203 	bic.w	r2, r2, #3
  403416:	3204      	adds	r2, #4
  403418:	4413      	add	r3, r2
  40341a:	f004 0403 	and.w	r4, r4, #3
  40341e:	b12c      	cbz	r4, 40342c <memset+0x90>
  403420:	b2c9      	uxtb	r1, r1
  403422:	441c      	add	r4, r3
  403424:	f803 1b01 	strb.w	r1, [r3], #1
  403428:	429c      	cmp	r4, r3
  40342a:	d1fb      	bne.n	403424 <memset+0x88>
  40342c:	bc70      	pop	{r4, r5, r6}
  40342e:	4770      	bx	lr
  403430:	4614      	mov	r4, r2
  403432:	4603      	mov	r3, r0
  403434:	e7c2      	b.n	4033bc <memset+0x20>
  403436:	bf00      	nop

00403438 <sprintf>:
  403438:	b40e      	push	{r1, r2, r3}
  40343a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40343c:	b09c      	sub	sp, #112	; 0x70
  40343e:	ab21      	add	r3, sp, #132	; 0x84
  403440:	490f      	ldr	r1, [pc, #60]	; (403480 <sprintf+0x48>)
  403442:	f853 2b04 	ldr.w	r2, [r3], #4
  403446:	9301      	str	r3, [sp, #4]
  403448:	4605      	mov	r5, r0
  40344a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40344e:	6808      	ldr	r0, [r1, #0]
  403450:	9502      	str	r5, [sp, #8]
  403452:	f44f 7702 	mov.w	r7, #520	; 0x208
  403456:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40345a:	a902      	add	r1, sp, #8
  40345c:	9506      	str	r5, [sp, #24]
  40345e:	f8ad 7014 	strh.w	r7, [sp, #20]
  403462:	9404      	str	r4, [sp, #16]
  403464:	9407      	str	r4, [sp, #28]
  403466:	f8ad 6016 	strh.w	r6, [sp, #22]
  40346a:	f000 f80b 	bl	403484 <_svfprintf_r>
  40346e:	9b02      	ldr	r3, [sp, #8]
  403470:	2200      	movs	r2, #0
  403472:	701a      	strb	r2, [r3, #0]
  403474:	b01c      	add	sp, #112	; 0x70
  403476:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40347a:	b003      	add	sp, #12
  40347c:	4770      	bx	lr
  40347e:	bf00      	nop
  403480:	20400024 	.word	0x20400024

00403484 <_svfprintf_r>:
  403484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403488:	b0c3      	sub	sp, #268	; 0x10c
  40348a:	460c      	mov	r4, r1
  40348c:	910b      	str	r1, [sp, #44]	; 0x2c
  40348e:	4692      	mov	sl, r2
  403490:	930f      	str	r3, [sp, #60]	; 0x3c
  403492:	900c      	str	r0, [sp, #48]	; 0x30
  403494:	f002 fa0c 	bl	4058b0 <_localeconv_r>
  403498:	6803      	ldr	r3, [r0, #0]
  40349a:	931a      	str	r3, [sp, #104]	; 0x68
  40349c:	4618      	mov	r0, r3
  40349e:	f003 f8ef 	bl	406680 <strlen>
  4034a2:	89a3      	ldrh	r3, [r4, #12]
  4034a4:	9019      	str	r0, [sp, #100]	; 0x64
  4034a6:	0619      	lsls	r1, r3, #24
  4034a8:	d503      	bpl.n	4034b2 <_svfprintf_r+0x2e>
  4034aa:	6923      	ldr	r3, [r4, #16]
  4034ac:	2b00      	cmp	r3, #0
  4034ae:	f001 8003 	beq.w	4044b8 <_svfprintf_r+0x1034>
  4034b2:	2300      	movs	r3, #0
  4034b4:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4034b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4034ba:	9315      	str	r3, [sp, #84]	; 0x54
  4034bc:	9314      	str	r3, [sp, #80]	; 0x50
  4034be:	9327      	str	r3, [sp, #156]	; 0x9c
  4034c0:	9326      	str	r3, [sp, #152]	; 0x98
  4034c2:	9318      	str	r3, [sp, #96]	; 0x60
  4034c4:	931b      	str	r3, [sp, #108]	; 0x6c
  4034c6:	9309      	str	r3, [sp, #36]	; 0x24
  4034c8:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4034cc:	46c8      	mov	r8, r9
  4034ce:	9316      	str	r3, [sp, #88]	; 0x58
  4034d0:	9317      	str	r3, [sp, #92]	; 0x5c
  4034d2:	f89a 3000 	ldrb.w	r3, [sl]
  4034d6:	4654      	mov	r4, sl
  4034d8:	b1e3      	cbz	r3, 403514 <_svfprintf_r+0x90>
  4034da:	2b25      	cmp	r3, #37	; 0x25
  4034dc:	d102      	bne.n	4034e4 <_svfprintf_r+0x60>
  4034de:	e019      	b.n	403514 <_svfprintf_r+0x90>
  4034e0:	2b25      	cmp	r3, #37	; 0x25
  4034e2:	d003      	beq.n	4034ec <_svfprintf_r+0x68>
  4034e4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4034e8:	2b00      	cmp	r3, #0
  4034ea:	d1f9      	bne.n	4034e0 <_svfprintf_r+0x5c>
  4034ec:	eba4 050a 	sub.w	r5, r4, sl
  4034f0:	b185      	cbz	r5, 403514 <_svfprintf_r+0x90>
  4034f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034f4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4034f6:	f8c8 a000 	str.w	sl, [r8]
  4034fa:	3301      	adds	r3, #1
  4034fc:	442a      	add	r2, r5
  4034fe:	2b07      	cmp	r3, #7
  403500:	f8c8 5004 	str.w	r5, [r8, #4]
  403504:	9227      	str	r2, [sp, #156]	; 0x9c
  403506:	9326      	str	r3, [sp, #152]	; 0x98
  403508:	dc7f      	bgt.n	40360a <_svfprintf_r+0x186>
  40350a:	f108 0808 	add.w	r8, r8, #8
  40350e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403510:	442b      	add	r3, r5
  403512:	9309      	str	r3, [sp, #36]	; 0x24
  403514:	7823      	ldrb	r3, [r4, #0]
  403516:	2b00      	cmp	r3, #0
  403518:	d07f      	beq.n	40361a <_svfprintf_r+0x196>
  40351a:	2300      	movs	r3, #0
  40351c:	461a      	mov	r2, r3
  40351e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403522:	4619      	mov	r1, r3
  403524:	930d      	str	r3, [sp, #52]	; 0x34
  403526:	469b      	mov	fp, r3
  403528:	f04f 30ff 	mov.w	r0, #4294967295
  40352c:	7863      	ldrb	r3, [r4, #1]
  40352e:	900a      	str	r0, [sp, #40]	; 0x28
  403530:	f104 0a01 	add.w	sl, r4, #1
  403534:	f10a 0a01 	add.w	sl, sl, #1
  403538:	f1a3 0020 	sub.w	r0, r3, #32
  40353c:	2858      	cmp	r0, #88	; 0x58
  40353e:	f200 83c1 	bhi.w	403cc4 <_svfprintf_r+0x840>
  403542:	e8df f010 	tbh	[pc, r0, lsl #1]
  403546:	0238      	.short	0x0238
  403548:	03bf03bf 	.word	0x03bf03bf
  40354c:	03bf0240 	.word	0x03bf0240
  403550:	03bf03bf 	.word	0x03bf03bf
  403554:	03bf03bf 	.word	0x03bf03bf
  403558:	024503bf 	.word	0x024503bf
  40355c:	03bf0203 	.word	0x03bf0203
  403560:	026b005d 	.word	0x026b005d
  403564:	028603bf 	.word	0x028603bf
  403568:	039d039d 	.word	0x039d039d
  40356c:	039d039d 	.word	0x039d039d
  403570:	039d039d 	.word	0x039d039d
  403574:	039d039d 	.word	0x039d039d
  403578:	03bf039d 	.word	0x03bf039d
  40357c:	03bf03bf 	.word	0x03bf03bf
  403580:	03bf03bf 	.word	0x03bf03bf
  403584:	03bf03bf 	.word	0x03bf03bf
  403588:	03bf03bf 	.word	0x03bf03bf
  40358c:	033703bf 	.word	0x033703bf
  403590:	03bf0357 	.word	0x03bf0357
  403594:	03bf0357 	.word	0x03bf0357
  403598:	03bf03bf 	.word	0x03bf03bf
  40359c:	039803bf 	.word	0x039803bf
  4035a0:	03bf03bf 	.word	0x03bf03bf
  4035a4:	03bf03ad 	.word	0x03bf03ad
  4035a8:	03bf03bf 	.word	0x03bf03bf
  4035ac:	03bf03bf 	.word	0x03bf03bf
  4035b0:	03bf0259 	.word	0x03bf0259
  4035b4:	031e03bf 	.word	0x031e03bf
  4035b8:	03bf03bf 	.word	0x03bf03bf
  4035bc:	03bf03bf 	.word	0x03bf03bf
  4035c0:	03bf03bf 	.word	0x03bf03bf
  4035c4:	03bf03bf 	.word	0x03bf03bf
  4035c8:	03bf03bf 	.word	0x03bf03bf
  4035cc:	02db02c6 	.word	0x02db02c6
  4035d0:	03570357 	.word	0x03570357
  4035d4:	028b0357 	.word	0x028b0357
  4035d8:	03bf02db 	.word	0x03bf02db
  4035dc:	029003bf 	.word	0x029003bf
  4035e0:	029d03bf 	.word	0x029d03bf
  4035e4:	02b401cc 	.word	0x02b401cc
  4035e8:	03bf0208 	.word	0x03bf0208
  4035ec:	03bf01e1 	.word	0x03bf01e1
  4035f0:	03bf007e 	.word	0x03bf007e
  4035f4:	020d03bf 	.word	0x020d03bf
  4035f8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4035fa:	930f      	str	r3, [sp, #60]	; 0x3c
  4035fc:	4240      	negs	r0, r0
  4035fe:	900d      	str	r0, [sp, #52]	; 0x34
  403600:	f04b 0b04 	orr.w	fp, fp, #4
  403604:	f89a 3000 	ldrb.w	r3, [sl]
  403608:	e794      	b.n	403534 <_svfprintf_r+0xb0>
  40360a:	aa25      	add	r2, sp, #148	; 0x94
  40360c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40360e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403610:	f003 f8a4 	bl	40675c <__ssprint_r>
  403614:	b940      	cbnz	r0, 403628 <_svfprintf_r+0x1a4>
  403616:	46c8      	mov	r8, r9
  403618:	e779      	b.n	40350e <_svfprintf_r+0x8a>
  40361a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40361c:	b123      	cbz	r3, 403628 <_svfprintf_r+0x1a4>
  40361e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403620:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403622:	aa25      	add	r2, sp, #148	; 0x94
  403624:	f003 f89a 	bl	40675c <__ssprint_r>
  403628:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40362a:	899b      	ldrh	r3, [r3, #12]
  40362c:	f013 0f40 	tst.w	r3, #64	; 0x40
  403630:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403632:	bf18      	it	ne
  403634:	f04f 33ff 	movne.w	r3, #4294967295
  403638:	9309      	str	r3, [sp, #36]	; 0x24
  40363a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40363c:	b043      	add	sp, #268	; 0x10c
  40363e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403642:	f01b 0f20 	tst.w	fp, #32
  403646:	9311      	str	r3, [sp, #68]	; 0x44
  403648:	f040 81dd 	bne.w	403a06 <_svfprintf_r+0x582>
  40364c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40364e:	f01b 0f10 	tst.w	fp, #16
  403652:	4613      	mov	r3, r2
  403654:	f040 856e 	bne.w	404134 <_svfprintf_r+0xcb0>
  403658:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40365c:	f000 856a 	beq.w	404134 <_svfprintf_r+0xcb0>
  403660:	8814      	ldrh	r4, [r2, #0]
  403662:	3204      	adds	r2, #4
  403664:	2500      	movs	r5, #0
  403666:	2301      	movs	r3, #1
  403668:	920f      	str	r2, [sp, #60]	; 0x3c
  40366a:	2700      	movs	r7, #0
  40366c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403670:	990a      	ldr	r1, [sp, #40]	; 0x28
  403672:	1c4a      	adds	r2, r1, #1
  403674:	f000 8265 	beq.w	403b42 <_svfprintf_r+0x6be>
  403678:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40367c:	9207      	str	r2, [sp, #28]
  40367e:	ea54 0205 	orrs.w	r2, r4, r5
  403682:	f040 8264 	bne.w	403b4e <_svfprintf_r+0x6ca>
  403686:	2900      	cmp	r1, #0
  403688:	f040 843c 	bne.w	403f04 <_svfprintf_r+0xa80>
  40368c:	2b00      	cmp	r3, #0
  40368e:	f040 84d7 	bne.w	404040 <_svfprintf_r+0xbbc>
  403692:	f01b 0301 	ands.w	r3, fp, #1
  403696:	930e      	str	r3, [sp, #56]	; 0x38
  403698:	f000 8604 	beq.w	4042a4 <_svfprintf_r+0xe20>
  40369c:	ae42      	add	r6, sp, #264	; 0x108
  40369e:	2330      	movs	r3, #48	; 0x30
  4036a0:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4036a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4036a8:	4293      	cmp	r3, r2
  4036aa:	bfb8      	it	lt
  4036ac:	4613      	movlt	r3, r2
  4036ae:	9308      	str	r3, [sp, #32]
  4036b0:	2300      	movs	r3, #0
  4036b2:	9312      	str	r3, [sp, #72]	; 0x48
  4036b4:	b117      	cbz	r7, 4036bc <_svfprintf_r+0x238>
  4036b6:	9b08      	ldr	r3, [sp, #32]
  4036b8:	3301      	adds	r3, #1
  4036ba:	9308      	str	r3, [sp, #32]
  4036bc:	9b07      	ldr	r3, [sp, #28]
  4036be:	f013 0302 	ands.w	r3, r3, #2
  4036c2:	9310      	str	r3, [sp, #64]	; 0x40
  4036c4:	d002      	beq.n	4036cc <_svfprintf_r+0x248>
  4036c6:	9b08      	ldr	r3, [sp, #32]
  4036c8:	3302      	adds	r3, #2
  4036ca:	9308      	str	r3, [sp, #32]
  4036cc:	9b07      	ldr	r3, [sp, #28]
  4036ce:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4036d2:	f040 830e 	bne.w	403cf2 <_svfprintf_r+0x86e>
  4036d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4036d8:	9a08      	ldr	r2, [sp, #32]
  4036da:	eba3 0b02 	sub.w	fp, r3, r2
  4036de:	f1bb 0f00 	cmp.w	fp, #0
  4036e2:	f340 8306 	ble.w	403cf2 <_svfprintf_r+0x86e>
  4036e6:	f1bb 0f10 	cmp.w	fp, #16
  4036ea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4036ec:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4036ee:	dd29      	ble.n	403744 <_svfprintf_r+0x2c0>
  4036f0:	4643      	mov	r3, r8
  4036f2:	4621      	mov	r1, r4
  4036f4:	46a8      	mov	r8, r5
  4036f6:	2710      	movs	r7, #16
  4036f8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4036fa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4036fc:	e006      	b.n	40370c <_svfprintf_r+0x288>
  4036fe:	f1ab 0b10 	sub.w	fp, fp, #16
  403702:	f1bb 0f10 	cmp.w	fp, #16
  403706:	f103 0308 	add.w	r3, r3, #8
  40370a:	dd18      	ble.n	40373e <_svfprintf_r+0x2ba>
  40370c:	3201      	adds	r2, #1
  40370e:	48b7      	ldr	r0, [pc, #732]	; (4039ec <_svfprintf_r+0x568>)
  403710:	9226      	str	r2, [sp, #152]	; 0x98
  403712:	3110      	adds	r1, #16
  403714:	2a07      	cmp	r2, #7
  403716:	9127      	str	r1, [sp, #156]	; 0x9c
  403718:	e883 0081 	stmia.w	r3, {r0, r7}
  40371c:	ddef      	ble.n	4036fe <_svfprintf_r+0x27a>
  40371e:	aa25      	add	r2, sp, #148	; 0x94
  403720:	4629      	mov	r1, r5
  403722:	4620      	mov	r0, r4
  403724:	f003 f81a 	bl	40675c <__ssprint_r>
  403728:	2800      	cmp	r0, #0
  40372a:	f47f af7d 	bne.w	403628 <_svfprintf_r+0x1a4>
  40372e:	f1ab 0b10 	sub.w	fp, fp, #16
  403732:	f1bb 0f10 	cmp.w	fp, #16
  403736:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403738:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40373a:	464b      	mov	r3, r9
  40373c:	dce6      	bgt.n	40370c <_svfprintf_r+0x288>
  40373e:	4645      	mov	r5, r8
  403740:	460c      	mov	r4, r1
  403742:	4698      	mov	r8, r3
  403744:	3201      	adds	r2, #1
  403746:	4ba9      	ldr	r3, [pc, #676]	; (4039ec <_svfprintf_r+0x568>)
  403748:	9226      	str	r2, [sp, #152]	; 0x98
  40374a:	445c      	add	r4, fp
  40374c:	2a07      	cmp	r2, #7
  40374e:	9427      	str	r4, [sp, #156]	; 0x9c
  403750:	e888 0808 	stmia.w	r8, {r3, fp}
  403754:	f300 8498 	bgt.w	404088 <_svfprintf_r+0xc04>
  403758:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40375c:	f108 0808 	add.w	r8, r8, #8
  403760:	b177      	cbz	r7, 403780 <_svfprintf_r+0x2fc>
  403762:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403764:	3301      	adds	r3, #1
  403766:	3401      	adds	r4, #1
  403768:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  40376c:	2201      	movs	r2, #1
  40376e:	2b07      	cmp	r3, #7
  403770:	9427      	str	r4, [sp, #156]	; 0x9c
  403772:	9326      	str	r3, [sp, #152]	; 0x98
  403774:	e888 0006 	stmia.w	r8, {r1, r2}
  403778:	f300 83db 	bgt.w	403f32 <_svfprintf_r+0xaae>
  40377c:	f108 0808 	add.w	r8, r8, #8
  403780:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403782:	b16b      	cbz	r3, 4037a0 <_svfprintf_r+0x31c>
  403784:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403786:	3301      	adds	r3, #1
  403788:	3402      	adds	r4, #2
  40378a:	a91e      	add	r1, sp, #120	; 0x78
  40378c:	2202      	movs	r2, #2
  40378e:	2b07      	cmp	r3, #7
  403790:	9427      	str	r4, [sp, #156]	; 0x9c
  403792:	9326      	str	r3, [sp, #152]	; 0x98
  403794:	e888 0006 	stmia.w	r8, {r1, r2}
  403798:	f300 83d6 	bgt.w	403f48 <_svfprintf_r+0xac4>
  40379c:	f108 0808 	add.w	r8, r8, #8
  4037a0:	2d80      	cmp	r5, #128	; 0x80
  4037a2:	f000 8315 	beq.w	403dd0 <_svfprintf_r+0x94c>
  4037a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4037aa:	1a9f      	subs	r7, r3, r2
  4037ac:	2f00      	cmp	r7, #0
  4037ae:	dd36      	ble.n	40381e <_svfprintf_r+0x39a>
  4037b0:	2f10      	cmp	r7, #16
  4037b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037b4:	4d8e      	ldr	r5, [pc, #568]	; (4039f0 <_svfprintf_r+0x56c>)
  4037b6:	dd27      	ble.n	403808 <_svfprintf_r+0x384>
  4037b8:	4642      	mov	r2, r8
  4037ba:	4621      	mov	r1, r4
  4037bc:	46b0      	mov	r8, r6
  4037be:	f04f 0b10 	mov.w	fp, #16
  4037c2:	462e      	mov	r6, r5
  4037c4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4037c6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4037c8:	e004      	b.n	4037d4 <_svfprintf_r+0x350>
  4037ca:	3f10      	subs	r7, #16
  4037cc:	2f10      	cmp	r7, #16
  4037ce:	f102 0208 	add.w	r2, r2, #8
  4037d2:	dd15      	ble.n	403800 <_svfprintf_r+0x37c>
  4037d4:	3301      	adds	r3, #1
  4037d6:	3110      	adds	r1, #16
  4037d8:	2b07      	cmp	r3, #7
  4037da:	9127      	str	r1, [sp, #156]	; 0x9c
  4037dc:	9326      	str	r3, [sp, #152]	; 0x98
  4037de:	e882 0840 	stmia.w	r2, {r6, fp}
  4037e2:	ddf2      	ble.n	4037ca <_svfprintf_r+0x346>
  4037e4:	aa25      	add	r2, sp, #148	; 0x94
  4037e6:	4629      	mov	r1, r5
  4037e8:	4620      	mov	r0, r4
  4037ea:	f002 ffb7 	bl	40675c <__ssprint_r>
  4037ee:	2800      	cmp	r0, #0
  4037f0:	f47f af1a 	bne.w	403628 <_svfprintf_r+0x1a4>
  4037f4:	3f10      	subs	r7, #16
  4037f6:	2f10      	cmp	r7, #16
  4037f8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4037fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037fc:	464a      	mov	r2, r9
  4037fe:	dce9      	bgt.n	4037d4 <_svfprintf_r+0x350>
  403800:	4635      	mov	r5, r6
  403802:	460c      	mov	r4, r1
  403804:	4646      	mov	r6, r8
  403806:	4690      	mov	r8, r2
  403808:	3301      	adds	r3, #1
  40380a:	443c      	add	r4, r7
  40380c:	2b07      	cmp	r3, #7
  40380e:	9427      	str	r4, [sp, #156]	; 0x9c
  403810:	9326      	str	r3, [sp, #152]	; 0x98
  403812:	e888 00a0 	stmia.w	r8, {r5, r7}
  403816:	f300 8381 	bgt.w	403f1c <_svfprintf_r+0xa98>
  40381a:	f108 0808 	add.w	r8, r8, #8
  40381e:	9b07      	ldr	r3, [sp, #28]
  403820:	05df      	lsls	r7, r3, #23
  403822:	f100 8268 	bmi.w	403cf6 <_svfprintf_r+0x872>
  403826:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403828:	990e      	ldr	r1, [sp, #56]	; 0x38
  40382a:	f8c8 6000 	str.w	r6, [r8]
  40382e:	3301      	adds	r3, #1
  403830:	440c      	add	r4, r1
  403832:	2b07      	cmp	r3, #7
  403834:	9427      	str	r4, [sp, #156]	; 0x9c
  403836:	f8c8 1004 	str.w	r1, [r8, #4]
  40383a:	9326      	str	r3, [sp, #152]	; 0x98
  40383c:	f300 834d 	bgt.w	403eda <_svfprintf_r+0xa56>
  403840:	f108 0808 	add.w	r8, r8, #8
  403844:	9b07      	ldr	r3, [sp, #28]
  403846:	075b      	lsls	r3, r3, #29
  403848:	d53a      	bpl.n	4038c0 <_svfprintf_r+0x43c>
  40384a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40384c:	9a08      	ldr	r2, [sp, #32]
  40384e:	1a9d      	subs	r5, r3, r2
  403850:	2d00      	cmp	r5, #0
  403852:	dd35      	ble.n	4038c0 <_svfprintf_r+0x43c>
  403854:	2d10      	cmp	r5, #16
  403856:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403858:	dd20      	ble.n	40389c <_svfprintf_r+0x418>
  40385a:	2610      	movs	r6, #16
  40385c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40385e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  403862:	e004      	b.n	40386e <_svfprintf_r+0x3ea>
  403864:	3d10      	subs	r5, #16
  403866:	2d10      	cmp	r5, #16
  403868:	f108 0808 	add.w	r8, r8, #8
  40386c:	dd16      	ble.n	40389c <_svfprintf_r+0x418>
  40386e:	3301      	adds	r3, #1
  403870:	4a5e      	ldr	r2, [pc, #376]	; (4039ec <_svfprintf_r+0x568>)
  403872:	9326      	str	r3, [sp, #152]	; 0x98
  403874:	3410      	adds	r4, #16
  403876:	2b07      	cmp	r3, #7
  403878:	9427      	str	r4, [sp, #156]	; 0x9c
  40387a:	e888 0044 	stmia.w	r8, {r2, r6}
  40387e:	ddf1      	ble.n	403864 <_svfprintf_r+0x3e0>
  403880:	aa25      	add	r2, sp, #148	; 0x94
  403882:	4659      	mov	r1, fp
  403884:	4638      	mov	r0, r7
  403886:	f002 ff69 	bl	40675c <__ssprint_r>
  40388a:	2800      	cmp	r0, #0
  40388c:	f47f aecc 	bne.w	403628 <_svfprintf_r+0x1a4>
  403890:	3d10      	subs	r5, #16
  403892:	2d10      	cmp	r5, #16
  403894:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403896:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403898:	46c8      	mov	r8, r9
  40389a:	dce8      	bgt.n	40386e <_svfprintf_r+0x3ea>
  40389c:	3301      	adds	r3, #1
  40389e:	4a53      	ldr	r2, [pc, #332]	; (4039ec <_svfprintf_r+0x568>)
  4038a0:	9326      	str	r3, [sp, #152]	; 0x98
  4038a2:	442c      	add	r4, r5
  4038a4:	2b07      	cmp	r3, #7
  4038a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4038a8:	e888 0024 	stmia.w	r8, {r2, r5}
  4038ac:	dd08      	ble.n	4038c0 <_svfprintf_r+0x43c>
  4038ae:	aa25      	add	r2, sp, #148	; 0x94
  4038b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4038b2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4038b4:	f002 ff52 	bl	40675c <__ssprint_r>
  4038b8:	2800      	cmp	r0, #0
  4038ba:	f47f aeb5 	bne.w	403628 <_svfprintf_r+0x1a4>
  4038be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4038c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4038c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4038c4:	9908      	ldr	r1, [sp, #32]
  4038c6:	428a      	cmp	r2, r1
  4038c8:	bfac      	ite	ge
  4038ca:	189b      	addge	r3, r3, r2
  4038cc:	185b      	addlt	r3, r3, r1
  4038ce:	9309      	str	r3, [sp, #36]	; 0x24
  4038d0:	2c00      	cmp	r4, #0
  4038d2:	f040 830d 	bne.w	403ef0 <_svfprintf_r+0xa6c>
  4038d6:	2300      	movs	r3, #0
  4038d8:	9326      	str	r3, [sp, #152]	; 0x98
  4038da:	46c8      	mov	r8, r9
  4038dc:	e5f9      	b.n	4034d2 <_svfprintf_r+0x4e>
  4038de:	9311      	str	r3, [sp, #68]	; 0x44
  4038e0:	f01b 0320 	ands.w	r3, fp, #32
  4038e4:	f040 81e3 	bne.w	403cae <_svfprintf_r+0x82a>
  4038e8:	f01b 0210 	ands.w	r2, fp, #16
  4038ec:	f040 842e 	bne.w	40414c <_svfprintf_r+0xcc8>
  4038f0:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4038f4:	f000 842a 	beq.w	40414c <_svfprintf_r+0xcc8>
  4038f8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4038fa:	4613      	mov	r3, r2
  4038fc:	460a      	mov	r2, r1
  4038fe:	3204      	adds	r2, #4
  403900:	880c      	ldrh	r4, [r1, #0]
  403902:	920f      	str	r2, [sp, #60]	; 0x3c
  403904:	2500      	movs	r5, #0
  403906:	e6b0      	b.n	40366a <_svfprintf_r+0x1e6>
  403908:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40390a:	9311      	str	r3, [sp, #68]	; 0x44
  40390c:	6816      	ldr	r6, [r2, #0]
  40390e:	2400      	movs	r4, #0
  403910:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  403914:	1d15      	adds	r5, r2, #4
  403916:	2e00      	cmp	r6, #0
  403918:	f000 86a7 	beq.w	40466a <_svfprintf_r+0x11e6>
  40391c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40391e:	1c53      	adds	r3, r2, #1
  403920:	f000 8609 	beq.w	404536 <_svfprintf_r+0x10b2>
  403924:	4621      	mov	r1, r4
  403926:	4630      	mov	r0, r6
  403928:	f002 fa8a 	bl	405e40 <memchr>
  40392c:	2800      	cmp	r0, #0
  40392e:	f000 86e1 	beq.w	4046f4 <_svfprintf_r+0x1270>
  403932:	1b83      	subs	r3, r0, r6
  403934:	930e      	str	r3, [sp, #56]	; 0x38
  403936:	940a      	str	r4, [sp, #40]	; 0x28
  403938:	950f      	str	r5, [sp, #60]	; 0x3c
  40393a:	f8cd b01c 	str.w	fp, [sp, #28]
  40393e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403942:	9308      	str	r3, [sp, #32]
  403944:	9412      	str	r4, [sp, #72]	; 0x48
  403946:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40394a:	e6b3      	b.n	4036b4 <_svfprintf_r+0x230>
  40394c:	f89a 3000 	ldrb.w	r3, [sl]
  403950:	2201      	movs	r2, #1
  403952:	212b      	movs	r1, #43	; 0x2b
  403954:	e5ee      	b.n	403534 <_svfprintf_r+0xb0>
  403956:	f04b 0b20 	orr.w	fp, fp, #32
  40395a:	f89a 3000 	ldrb.w	r3, [sl]
  40395e:	e5e9      	b.n	403534 <_svfprintf_r+0xb0>
  403960:	9311      	str	r3, [sp, #68]	; 0x44
  403962:	2a00      	cmp	r2, #0
  403964:	f040 8795 	bne.w	404892 <_svfprintf_r+0x140e>
  403968:	4b22      	ldr	r3, [pc, #136]	; (4039f4 <_svfprintf_r+0x570>)
  40396a:	9318      	str	r3, [sp, #96]	; 0x60
  40396c:	f01b 0f20 	tst.w	fp, #32
  403970:	f040 8111 	bne.w	403b96 <_svfprintf_r+0x712>
  403974:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403976:	f01b 0f10 	tst.w	fp, #16
  40397a:	4613      	mov	r3, r2
  40397c:	f040 83e1 	bne.w	404142 <_svfprintf_r+0xcbe>
  403980:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403984:	f000 83dd 	beq.w	404142 <_svfprintf_r+0xcbe>
  403988:	3304      	adds	r3, #4
  40398a:	8814      	ldrh	r4, [r2, #0]
  40398c:	930f      	str	r3, [sp, #60]	; 0x3c
  40398e:	2500      	movs	r5, #0
  403990:	f01b 0f01 	tst.w	fp, #1
  403994:	f000 810c 	beq.w	403bb0 <_svfprintf_r+0x72c>
  403998:	ea54 0305 	orrs.w	r3, r4, r5
  40399c:	f000 8108 	beq.w	403bb0 <_svfprintf_r+0x72c>
  4039a0:	2330      	movs	r3, #48	; 0x30
  4039a2:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4039a6:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4039aa:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4039ae:	f04b 0b02 	orr.w	fp, fp, #2
  4039b2:	2302      	movs	r3, #2
  4039b4:	e659      	b.n	40366a <_svfprintf_r+0x1e6>
  4039b6:	f89a 3000 	ldrb.w	r3, [sl]
  4039ba:	2900      	cmp	r1, #0
  4039bc:	f47f adba 	bne.w	403534 <_svfprintf_r+0xb0>
  4039c0:	2201      	movs	r2, #1
  4039c2:	2120      	movs	r1, #32
  4039c4:	e5b6      	b.n	403534 <_svfprintf_r+0xb0>
  4039c6:	f04b 0b01 	orr.w	fp, fp, #1
  4039ca:	f89a 3000 	ldrb.w	r3, [sl]
  4039ce:	e5b1      	b.n	403534 <_svfprintf_r+0xb0>
  4039d0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4039d2:	6823      	ldr	r3, [r4, #0]
  4039d4:	930d      	str	r3, [sp, #52]	; 0x34
  4039d6:	4618      	mov	r0, r3
  4039d8:	2800      	cmp	r0, #0
  4039da:	4623      	mov	r3, r4
  4039dc:	f103 0304 	add.w	r3, r3, #4
  4039e0:	f6ff ae0a 	blt.w	4035f8 <_svfprintf_r+0x174>
  4039e4:	930f      	str	r3, [sp, #60]	; 0x3c
  4039e6:	f89a 3000 	ldrb.w	r3, [sl]
  4039ea:	e5a3      	b.n	403534 <_svfprintf_r+0xb0>
  4039ec:	00408404 	.word	0x00408404
  4039f0:	00408414 	.word	0x00408414
  4039f4:	004083e4 	.word	0x004083e4
  4039f8:	f04b 0b10 	orr.w	fp, fp, #16
  4039fc:	f01b 0f20 	tst.w	fp, #32
  403a00:	9311      	str	r3, [sp, #68]	; 0x44
  403a02:	f43f ae23 	beq.w	40364c <_svfprintf_r+0x1c8>
  403a06:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403a08:	3507      	adds	r5, #7
  403a0a:	f025 0307 	bic.w	r3, r5, #7
  403a0e:	f103 0208 	add.w	r2, r3, #8
  403a12:	e9d3 4500 	ldrd	r4, r5, [r3]
  403a16:	920f      	str	r2, [sp, #60]	; 0x3c
  403a18:	2301      	movs	r3, #1
  403a1a:	e626      	b.n	40366a <_svfprintf_r+0x1e6>
  403a1c:	f89a 3000 	ldrb.w	r3, [sl]
  403a20:	2b2a      	cmp	r3, #42	; 0x2a
  403a22:	f10a 0401 	add.w	r4, sl, #1
  403a26:	f000 8727 	beq.w	404878 <_svfprintf_r+0x13f4>
  403a2a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403a2e:	2809      	cmp	r0, #9
  403a30:	46a2      	mov	sl, r4
  403a32:	f200 86ad 	bhi.w	404790 <_svfprintf_r+0x130c>
  403a36:	2300      	movs	r3, #0
  403a38:	461c      	mov	r4, r3
  403a3a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403a3e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403a42:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403a46:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403a4a:	2809      	cmp	r0, #9
  403a4c:	d9f5      	bls.n	403a3a <_svfprintf_r+0x5b6>
  403a4e:	940a      	str	r4, [sp, #40]	; 0x28
  403a50:	e572      	b.n	403538 <_svfprintf_r+0xb4>
  403a52:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  403a56:	f89a 3000 	ldrb.w	r3, [sl]
  403a5a:	e56b      	b.n	403534 <_svfprintf_r+0xb0>
  403a5c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403a60:	f89a 3000 	ldrb.w	r3, [sl]
  403a64:	e566      	b.n	403534 <_svfprintf_r+0xb0>
  403a66:	f89a 3000 	ldrb.w	r3, [sl]
  403a6a:	2b6c      	cmp	r3, #108	; 0x6c
  403a6c:	bf03      	ittte	eq
  403a6e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  403a72:	f04b 0b20 	orreq.w	fp, fp, #32
  403a76:	f10a 0a01 	addeq.w	sl, sl, #1
  403a7a:	f04b 0b10 	orrne.w	fp, fp, #16
  403a7e:	e559      	b.n	403534 <_svfprintf_r+0xb0>
  403a80:	2a00      	cmp	r2, #0
  403a82:	f040 8711 	bne.w	4048a8 <_svfprintf_r+0x1424>
  403a86:	f01b 0f20 	tst.w	fp, #32
  403a8a:	f040 84f9 	bne.w	404480 <_svfprintf_r+0xffc>
  403a8e:	f01b 0f10 	tst.w	fp, #16
  403a92:	f040 84ac 	bne.w	4043ee <_svfprintf_r+0xf6a>
  403a96:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403a9a:	f000 84a8 	beq.w	4043ee <_svfprintf_r+0xf6a>
  403a9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403aa0:	6813      	ldr	r3, [r2, #0]
  403aa2:	3204      	adds	r2, #4
  403aa4:	920f      	str	r2, [sp, #60]	; 0x3c
  403aa6:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403aaa:	801a      	strh	r2, [r3, #0]
  403aac:	e511      	b.n	4034d2 <_svfprintf_r+0x4e>
  403aae:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403ab0:	4bb3      	ldr	r3, [pc, #716]	; (403d80 <_svfprintf_r+0x8fc>)
  403ab2:	680c      	ldr	r4, [r1, #0]
  403ab4:	9318      	str	r3, [sp, #96]	; 0x60
  403ab6:	2230      	movs	r2, #48	; 0x30
  403ab8:	2378      	movs	r3, #120	; 0x78
  403aba:	3104      	adds	r1, #4
  403abc:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403ac0:	9311      	str	r3, [sp, #68]	; 0x44
  403ac2:	f04b 0b02 	orr.w	fp, fp, #2
  403ac6:	910f      	str	r1, [sp, #60]	; 0x3c
  403ac8:	2500      	movs	r5, #0
  403aca:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403ace:	2302      	movs	r3, #2
  403ad0:	e5cb      	b.n	40366a <_svfprintf_r+0x1e6>
  403ad2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403ad4:	9311      	str	r3, [sp, #68]	; 0x44
  403ad6:	680a      	ldr	r2, [r1, #0]
  403ad8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403adc:	2300      	movs	r3, #0
  403ade:	460a      	mov	r2, r1
  403ae0:	461f      	mov	r7, r3
  403ae2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403ae6:	3204      	adds	r2, #4
  403ae8:	2301      	movs	r3, #1
  403aea:	9308      	str	r3, [sp, #32]
  403aec:	f8cd b01c 	str.w	fp, [sp, #28]
  403af0:	970a      	str	r7, [sp, #40]	; 0x28
  403af2:	9712      	str	r7, [sp, #72]	; 0x48
  403af4:	920f      	str	r2, [sp, #60]	; 0x3c
  403af6:	930e      	str	r3, [sp, #56]	; 0x38
  403af8:	ae28      	add	r6, sp, #160	; 0xa0
  403afa:	e5df      	b.n	4036bc <_svfprintf_r+0x238>
  403afc:	9311      	str	r3, [sp, #68]	; 0x44
  403afe:	2a00      	cmp	r2, #0
  403b00:	f040 86ea 	bne.w	4048d8 <_svfprintf_r+0x1454>
  403b04:	f01b 0f20 	tst.w	fp, #32
  403b08:	d15d      	bne.n	403bc6 <_svfprintf_r+0x742>
  403b0a:	f01b 0f10 	tst.w	fp, #16
  403b0e:	f040 8308 	bne.w	404122 <_svfprintf_r+0xc9e>
  403b12:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403b16:	f000 8304 	beq.w	404122 <_svfprintf_r+0xc9e>
  403b1a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403b1c:	f9b1 4000 	ldrsh.w	r4, [r1]
  403b20:	3104      	adds	r1, #4
  403b22:	17e5      	asrs	r5, r4, #31
  403b24:	4622      	mov	r2, r4
  403b26:	462b      	mov	r3, r5
  403b28:	910f      	str	r1, [sp, #60]	; 0x3c
  403b2a:	2a00      	cmp	r2, #0
  403b2c:	f173 0300 	sbcs.w	r3, r3, #0
  403b30:	db58      	blt.n	403be4 <_svfprintf_r+0x760>
  403b32:	990a      	ldr	r1, [sp, #40]	; 0x28
  403b34:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403b38:	1c4a      	adds	r2, r1, #1
  403b3a:	f04f 0301 	mov.w	r3, #1
  403b3e:	f47f ad9b 	bne.w	403678 <_svfprintf_r+0x1f4>
  403b42:	ea54 0205 	orrs.w	r2, r4, r5
  403b46:	f000 81df 	beq.w	403f08 <_svfprintf_r+0xa84>
  403b4a:	f8cd b01c 	str.w	fp, [sp, #28]
  403b4e:	2b01      	cmp	r3, #1
  403b50:	f000 827b 	beq.w	40404a <_svfprintf_r+0xbc6>
  403b54:	2b02      	cmp	r3, #2
  403b56:	f040 8206 	bne.w	403f66 <_svfprintf_r+0xae2>
  403b5a:	9818      	ldr	r0, [sp, #96]	; 0x60
  403b5c:	464e      	mov	r6, r9
  403b5e:	0923      	lsrs	r3, r4, #4
  403b60:	f004 010f 	and.w	r1, r4, #15
  403b64:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403b68:	092a      	lsrs	r2, r5, #4
  403b6a:	461c      	mov	r4, r3
  403b6c:	4615      	mov	r5, r2
  403b6e:	5c43      	ldrb	r3, [r0, r1]
  403b70:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403b74:	ea54 0305 	orrs.w	r3, r4, r5
  403b78:	d1f1      	bne.n	403b5e <_svfprintf_r+0x6da>
  403b7a:	eba9 0306 	sub.w	r3, r9, r6
  403b7e:	930e      	str	r3, [sp, #56]	; 0x38
  403b80:	e590      	b.n	4036a4 <_svfprintf_r+0x220>
  403b82:	9311      	str	r3, [sp, #68]	; 0x44
  403b84:	2a00      	cmp	r2, #0
  403b86:	f040 86a3 	bne.w	4048d0 <_svfprintf_r+0x144c>
  403b8a:	4b7e      	ldr	r3, [pc, #504]	; (403d84 <_svfprintf_r+0x900>)
  403b8c:	9318      	str	r3, [sp, #96]	; 0x60
  403b8e:	f01b 0f20 	tst.w	fp, #32
  403b92:	f43f aeef 	beq.w	403974 <_svfprintf_r+0x4f0>
  403b96:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403b98:	3507      	adds	r5, #7
  403b9a:	f025 0307 	bic.w	r3, r5, #7
  403b9e:	f103 0208 	add.w	r2, r3, #8
  403ba2:	f01b 0f01 	tst.w	fp, #1
  403ba6:	920f      	str	r2, [sp, #60]	; 0x3c
  403ba8:	e9d3 4500 	ldrd	r4, r5, [r3]
  403bac:	f47f aef4 	bne.w	403998 <_svfprintf_r+0x514>
  403bb0:	2302      	movs	r3, #2
  403bb2:	e55a      	b.n	40366a <_svfprintf_r+0x1e6>
  403bb4:	9311      	str	r3, [sp, #68]	; 0x44
  403bb6:	2a00      	cmp	r2, #0
  403bb8:	f040 8686 	bne.w	4048c8 <_svfprintf_r+0x1444>
  403bbc:	f04b 0b10 	orr.w	fp, fp, #16
  403bc0:	f01b 0f20 	tst.w	fp, #32
  403bc4:	d0a1      	beq.n	403b0a <_svfprintf_r+0x686>
  403bc6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403bc8:	3507      	adds	r5, #7
  403bca:	f025 0507 	bic.w	r5, r5, #7
  403bce:	e9d5 2300 	ldrd	r2, r3, [r5]
  403bd2:	2a00      	cmp	r2, #0
  403bd4:	f105 0108 	add.w	r1, r5, #8
  403bd8:	461d      	mov	r5, r3
  403bda:	f173 0300 	sbcs.w	r3, r3, #0
  403bde:	910f      	str	r1, [sp, #60]	; 0x3c
  403be0:	4614      	mov	r4, r2
  403be2:	daa6      	bge.n	403b32 <_svfprintf_r+0x6ae>
  403be4:	272d      	movs	r7, #45	; 0x2d
  403be6:	4264      	negs	r4, r4
  403be8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403bec:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403bf0:	2301      	movs	r3, #1
  403bf2:	e53d      	b.n	403670 <_svfprintf_r+0x1ec>
  403bf4:	9311      	str	r3, [sp, #68]	; 0x44
  403bf6:	2a00      	cmp	r2, #0
  403bf8:	f040 8662 	bne.w	4048c0 <_svfprintf_r+0x143c>
  403bfc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403bfe:	3507      	adds	r5, #7
  403c00:	f025 0307 	bic.w	r3, r5, #7
  403c04:	f103 0208 	add.w	r2, r3, #8
  403c08:	920f      	str	r2, [sp, #60]	; 0x3c
  403c0a:	681a      	ldr	r2, [r3, #0]
  403c0c:	9215      	str	r2, [sp, #84]	; 0x54
  403c0e:	685b      	ldr	r3, [r3, #4]
  403c10:	9314      	str	r3, [sp, #80]	; 0x50
  403c12:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403c14:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403c16:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403c1a:	4628      	mov	r0, r5
  403c1c:	4621      	mov	r1, r4
  403c1e:	f04f 32ff 	mov.w	r2, #4294967295
  403c22:	4b59      	ldr	r3, [pc, #356]	; (403d88 <_svfprintf_r+0x904>)
  403c24:	f003 fe60 	bl	4078e8 <__aeabi_dcmpun>
  403c28:	2800      	cmp	r0, #0
  403c2a:	f040 834a 	bne.w	4042c2 <_svfprintf_r+0xe3e>
  403c2e:	4628      	mov	r0, r5
  403c30:	4621      	mov	r1, r4
  403c32:	f04f 32ff 	mov.w	r2, #4294967295
  403c36:	4b54      	ldr	r3, [pc, #336]	; (403d88 <_svfprintf_r+0x904>)
  403c38:	f003 fe38 	bl	4078ac <__aeabi_dcmple>
  403c3c:	2800      	cmp	r0, #0
  403c3e:	f040 8340 	bne.w	4042c2 <_svfprintf_r+0xe3e>
  403c42:	a815      	add	r0, sp, #84	; 0x54
  403c44:	c80d      	ldmia	r0, {r0, r2, r3}
  403c46:	9914      	ldr	r1, [sp, #80]	; 0x50
  403c48:	f003 fe26 	bl	407898 <__aeabi_dcmplt>
  403c4c:	2800      	cmp	r0, #0
  403c4e:	f040 8530 	bne.w	4046b2 <_svfprintf_r+0x122e>
  403c52:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403c56:	4e4d      	ldr	r6, [pc, #308]	; (403d8c <_svfprintf_r+0x908>)
  403c58:	4b4d      	ldr	r3, [pc, #308]	; (403d90 <_svfprintf_r+0x90c>)
  403c5a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403c5e:	9007      	str	r0, [sp, #28]
  403c60:	9811      	ldr	r0, [sp, #68]	; 0x44
  403c62:	2203      	movs	r2, #3
  403c64:	2100      	movs	r1, #0
  403c66:	9208      	str	r2, [sp, #32]
  403c68:	910a      	str	r1, [sp, #40]	; 0x28
  403c6a:	2847      	cmp	r0, #71	; 0x47
  403c6c:	bfd8      	it	le
  403c6e:	461e      	movle	r6, r3
  403c70:	920e      	str	r2, [sp, #56]	; 0x38
  403c72:	9112      	str	r1, [sp, #72]	; 0x48
  403c74:	e51e      	b.n	4036b4 <_svfprintf_r+0x230>
  403c76:	f04b 0b08 	orr.w	fp, fp, #8
  403c7a:	f89a 3000 	ldrb.w	r3, [sl]
  403c7e:	e459      	b.n	403534 <_svfprintf_r+0xb0>
  403c80:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403c84:	2300      	movs	r3, #0
  403c86:	461c      	mov	r4, r3
  403c88:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403c8c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403c90:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403c94:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403c98:	2809      	cmp	r0, #9
  403c9a:	d9f5      	bls.n	403c88 <_svfprintf_r+0x804>
  403c9c:	940d      	str	r4, [sp, #52]	; 0x34
  403c9e:	e44b      	b.n	403538 <_svfprintf_r+0xb4>
  403ca0:	f04b 0b10 	orr.w	fp, fp, #16
  403ca4:	9311      	str	r3, [sp, #68]	; 0x44
  403ca6:	f01b 0320 	ands.w	r3, fp, #32
  403caa:	f43f ae1d 	beq.w	4038e8 <_svfprintf_r+0x464>
  403cae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403cb0:	3507      	adds	r5, #7
  403cb2:	f025 0307 	bic.w	r3, r5, #7
  403cb6:	f103 0208 	add.w	r2, r3, #8
  403cba:	e9d3 4500 	ldrd	r4, r5, [r3]
  403cbe:	920f      	str	r2, [sp, #60]	; 0x3c
  403cc0:	2300      	movs	r3, #0
  403cc2:	e4d2      	b.n	40366a <_svfprintf_r+0x1e6>
  403cc4:	9311      	str	r3, [sp, #68]	; 0x44
  403cc6:	2a00      	cmp	r2, #0
  403cc8:	f040 85e7 	bne.w	40489a <_svfprintf_r+0x1416>
  403ccc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403cce:	2a00      	cmp	r2, #0
  403cd0:	f43f aca3 	beq.w	40361a <_svfprintf_r+0x196>
  403cd4:	2300      	movs	r3, #0
  403cd6:	2101      	movs	r1, #1
  403cd8:	461f      	mov	r7, r3
  403cda:	9108      	str	r1, [sp, #32]
  403cdc:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403ce0:	f8cd b01c 	str.w	fp, [sp, #28]
  403ce4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403ce8:	930a      	str	r3, [sp, #40]	; 0x28
  403cea:	9312      	str	r3, [sp, #72]	; 0x48
  403cec:	910e      	str	r1, [sp, #56]	; 0x38
  403cee:	ae28      	add	r6, sp, #160	; 0xa0
  403cf0:	e4e4      	b.n	4036bc <_svfprintf_r+0x238>
  403cf2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403cf4:	e534      	b.n	403760 <_svfprintf_r+0x2dc>
  403cf6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403cf8:	2b65      	cmp	r3, #101	; 0x65
  403cfa:	f340 80a7 	ble.w	403e4c <_svfprintf_r+0x9c8>
  403cfe:	a815      	add	r0, sp, #84	; 0x54
  403d00:	c80d      	ldmia	r0, {r0, r2, r3}
  403d02:	9914      	ldr	r1, [sp, #80]	; 0x50
  403d04:	f003 fdbe 	bl	407884 <__aeabi_dcmpeq>
  403d08:	2800      	cmp	r0, #0
  403d0a:	f000 8150 	beq.w	403fae <_svfprintf_r+0xb2a>
  403d0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d10:	4a20      	ldr	r2, [pc, #128]	; (403d94 <_svfprintf_r+0x910>)
  403d12:	f8c8 2000 	str.w	r2, [r8]
  403d16:	3301      	adds	r3, #1
  403d18:	3401      	adds	r4, #1
  403d1a:	2201      	movs	r2, #1
  403d1c:	2b07      	cmp	r3, #7
  403d1e:	9427      	str	r4, [sp, #156]	; 0x9c
  403d20:	9326      	str	r3, [sp, #152]	; 0x98
  403d22:	f8c8 2004 	str.w	r2, [r8, #4]
  403d26:	f300 836a 	bgt.w	4043fe <_svfprintf_r+0xf7a>
  403d2a:	f108 0808 	add.w	r8, r8, #8
  403d2e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403d30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403d32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403d34:	4293      	cmp	r3, r2
  403d36:	db03      	blt.n	403d40 <_svfprintf_r+0x8bc>
  403d38:	9b07      	ldr	r3, [sp, #28]
  403d3a:	07dd      	lsls	r5, r3, #31
  403d3c:	f57f ad82 	bpl.w	403844 <_svfprintf_r+0x3c0>
  403d40:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d42:	9919      	ldr	r1, [sp, #100]	; 0x64
  403d44:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403d46:	f8c8 2000 	str.w	r2, [r8]
  403d4a:	3301      	adds	r3, #1
  403d4c:	440c      	add	r4, r1
  403d4e:	2b07      	cmp	r3, #7
  403d50:	f8c8 1004 	str.w	r1, [r8, #4]
  403d54:	9427      	str	r4, [sp, #156]	; 0x9c
  403d56:	9326      	str	r3, [sp, #152]	; 0x98
  403d58:	f300 839e 	bgt.w	404498 <_svfprintf_r+0x1014>
  403d5c:	f108 0808 	add.w	r8, r8, #8
  403d60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403d62:	1e5e      	subs	r6, r3, #1
  403d64:	2e00      	cmp	r6, #0
  403d66:	f77f ad6d 	ble.w	403844 <_svfprintf_r+0x3c0>
  403d6a:	2e10      	cmp	r6, #16
  403d6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d6e:	4d0a      	ldr	r5, [pc, #40]	; (403d98 <_svfprintf_r+0x914>)
  403d70:	f340 81f5 	ble.w	40415e <_svfprintf_r+0xcda>
  403d74:	4622      	mov	r2, r4
  403d76:	2710      	movs	r7, #16
  403d78:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403d7c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403d7e:	e013      	b.n	403da8 <_svfprintf_r+0x924>
  403d80:	004083e4 	.word	0x004083e4
  403d84:	004083d0 	.word	0x004083d0
  403d88:	7fefffff 	.word	0x7fefffff
  403d8c:	004083c4 	.word	0x004083c4
  403d90:	004083c0 	.word	0x004083c0
  403d94:	00408400 	.word	0x00408400
  403d98:	00408414 	.word	0x00408414
  403d9c:	f108 0808 	add.w	r8, r8, #8
  403da0:	3e10      	subs	r6, #16
  403da2:	2e10      	cmp	r6, #16
  403da4:	f340 81da 	ble.w	40415c <_svfprintf_r+0xcd8>
  403da8:	3301      	adds	r3, #1
  403daa:	3210      	adds	r2, #16
  403dac:	2b07      	cmp	r3, #7
  403dae:	9227      	str	r2, [sp, #156]	; 0x9c
  403db0:	9326      	str	r3, [sp, #152]	; 0x98
  403db2:	e888 00a0 	stmia.w	r8, {r5, r7}
  403db6:	ddf1      	ble.n	403d9c <_svfprintf_r+0x918>
  403db8:	aa25      	add	r2, sp, #148	; 0x94
  403dba:	4621      	mov	r1, r4
  403dbc:	4658      	mov	r0, fp
  403dbe:	f002 fccd 	bl	40675c <__ssprint_r>
  403dc2:	2800      	cmp	r0, #0
  403dc4:	f47f ac30 	bne.w	403628 <_svfprintf_r+0x1a4>
  403dc8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403dca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403dcc:	46c8      	mov	r8, r9
  403dce:	e7e7      	b.n	403da0 <_svfprintf_r+0x91c>
  403dd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403dd2:	9a08      	ldr	r2, [sp, #32]
  403dd4:	1a9f      	subs	r7, r3, r2
  403dd6:	2f00      	cmp	r7, #0
  403dd8:	f77f ace5 	ble.w	4037a6 <_svfprintf_r+0x322>
  403ddc:	2f10      	cmp	r7, #16
  403dde:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403de0:	4db6      	ldr	r5, [pc, #728]	; (4040bc <_svfprintf_r+0xc38>)
  403de2:	dd27      	ble.n	403e34 <_svfprintf_r+0x9b0>
  403de4:	4642      	mov	r2, r8
  403de6:	4621      	mov	r1, r4
  403de8:	46b0      	mov	r8, r6
  403dea:	f04f 0b10 	mov.w	fp, #16
  403dee:	462e      	mov	r6, r5
  403df0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403df2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403df4:	e004      	b.n	403e00 <_svfprintf_r+0x97c>
  403df6:	3f10      	subs	r7, #16
  403df8:	2f10      	cmp	r7, #16
  403dfa:	f102 0208 	add.w	r2, r2, #8
  403dfe:	dd15      	ble.n	403e2c <_svfprintf_r+0x9a8>
  403e00:	3301      	adds	r3, #1
  403e02:	3110      	adds	r1, #16
  403e04:	2b07      	cmp	r3, #7
  403e06:	9127      	str	r1, [sp, #156]	; 0x9c
  403e08:	9326      	str	r3, [sp, #152]	; 0x98
  403e0a:	e882 0840 	stmia.w	r2, {r6, fp}
  403e0e:	ddf2      	ble.n	403df6 <_svfprintf_r+0x972>
  403e10:	aa25      	add	r2, sp, #148	; 0x94
  403e12:	4629      	mov	r1, r5
  403e14:	4620      	mov	r0, r4
  403e16:	f002 fca1 	bl	40675c <__ssprint_r>
  403e1a:	2800      	cmp	r0, #0
  403e1c:	f47f ac04 	bne.w	403628 <_svfprintf_r+0x1a4>
  403e20:	3f10      	subs	r7, #16
  403e22:	2f10      	cmp	r7, #16
  403e24:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403e26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e28:	464a      	mov	r2, r9
  403e2a:	dce9      	bgt.n	403e00 <_svfprintf_r+0x97c>
  403e2c:	4635      	mov	r5, r6
  403e2e:	460c      	mov	r4, r1
  403e30:	4646      	mov	r6, r8
  403e32:	4690      	mov	r8, r2
  403e34:	3301      	adds	r3, #1
  403e36:	443c      	add	r4, r7
  403e38:	2b07      	cmp	r3, #7
  403e3a:	9427      	str	r4, [sp, #156]	; 0x9c
  403e3c:	9326      	str	r3, [sp, #152]	; 0x98
  403e3e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403e42:	f300 8232 	bgt.w	4042aa <_svfprintf_r+0xe26>
  403e46:	f108 0808 	add.w	r8, r8, #8
  403e4a:	e4ac      	b.n	4037a6 <_svfprintf_r+0x322>
  403e4c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403e4e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403e50:	2b01      	cmp	r3, #1
  403e52:	f340 81fe 	ble.w	404252 <_svfprintf_r+0xdce>
  403e56:	3701      	adds	r7, #1
  403e58:	3401      	adds	r4, #1
  403e5a:	2301      	movs	r3, #1
  403e5c:	2f07      	cmp	r7, #7
  403e5e:	9427      	str	r4, [sp, #156]	; 0x9c
  403e60:	9726      	str	r7, [sp, #152]	; 0x98
  403e62:	f8c8 6000 	str.w	r6, [r8]
  403e66:	f8c8 3004 	str.w	r3, [r8, #4]
  403e6a:	f300 8203 	bgt.w	404274 <_svfprintf_r+0xdf0>
  403e6e:	f108 0808 	add.w	r8, r8, #8
  403e72:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403e74:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  403e76:	f8c8 3000 	str.w	r3, [r8]
  403e7a:	3701      	adds	r7, #1
  403e7c:	4414      	add	r4, r2
  403e7e:	2f07      	cmp	r7, #7
  403e80:	9427      	str	r4, [sp, #156]	; 0x9c
  403e82:	9726      	str	r7, [sp, #152]	; 0x98
  403e84:	f8c8 2004 	str.w	r2, [r8, #4]
  403e88:	f300 8200 	bgt.w	40428c <_svfprintf_r+0xe08>
  403e8c:	f108 0808 	add.w	r8, r8, #8
  403e90:	a815      	add	r0, sp, #84	; 0x54
  403e92:	c80d      	ldmia	r0, {r0, r2, r3}
  403e94:	9914      	ldr	r1, [sp, #80]	; 0x50
  403e96:	f003 fcf5 	bl	407884 <__aeabi_dcmpeq>
  403e9a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403e9c:	2800      	cmp	r0, #0
  403e9e:	f040 8101 	bne.w	4040a4 <_svfprintf_r+0xc20>
  403ea2:	3b01      	subs	r3, #1
  403ea4:	3701      	adds	r7, #1
  403ea6:	3601      	adds	r6, #1
  403ea8:	441c      	add	r4, r3
  403eaa:	2f07      	cmp	r7, #7
  403eac:	9726      	str	r7, [sp, #152]	; 0x98
  403eae:	9427      	str	r4, [sp, #156]	; 0x9c
  403eb0:	f8c8 6000 	str.w	r6, [r8]
  403eb4:	f8c8 3004 	str.w	r3, [r8, #4]
  403eb8:	f300 8127 	bgt.w	40410a <_svfprintf_r+0xc86>
  403ebc:	f108 0808 	add.w	r8, r8, #8
  403ec0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403ec2:	f8c8 2004 	str.w	r2, [r8, #4]
  403ec6:	3701      	adds	r7, #1
  403ec8:	4414      	add	r4, r2
  403eca:	ab21      	add	r3, sp, #132	; 0x84
  403ecc:	2f07      	cmp	r7, #7
  403ece:	9427      	str	r4, [sp, #156]	; 0x9c
  403ed0:	9726      	str	r7, [sp, #152]	; 0x98
  403ed2:	f8c8 3000 	str.w	r3, [r8]
  403ed6:	f77f acb3 	ble.w	403840 <_svfprintf_r+0x3bc>
  403eda:	aa25      	add	r2, sp, #148	; 0x94
  403edc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ede:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ee0:	f002 fc3c 	bl	40675c <__ssprint_r>
  403ee4:	2800      	cmp	r0, #0
  403ee6:	f47f ab9f 	bne.w	403628 <_svfprintf_r+0x1a4>
  403eea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403eec:	46c8      	mov	r8, r9
  403eee:	e4a9      	b.n	403844 <_svfprintf_r+0x3c0>
  403ef0:	aa25      	add	r2, sp, #148	; 0x94
  403ef2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ef4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ef6:	f002 fc31 	bl	40675c <__ssprint_r>
  403efa:	2800      	cmp	r0, #0
  403efc:	f43f aceb 	beq.w	4038d6 <_svfprintf_r+0x452>
  403f00:	f7ff bb92 	b.w	403628 <_svfprintf_r+0x1a4>
  403f04:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403f08:	2b01      	cmp	r3, #1
  403f0a:	f000 8134 	beq.w	404176 <_svfprintf_r+0xcf2>
  403f0e:	2b02      	cmp	r3, #2
  403f10:	d125      	bne.n	403f5e <_svfprintf_r+0xada>
  403f12:	f8cd b01c 	str.w	fp, [sp, #28]
  403f16:	2400      	movs	r4, #0
  403f18:	2500      	movs	r5, #0
  403f1a:	e61e      	b.n	403b5a <_svfprintf_r+0x6d6>
  403f1c:	aa25      	add	r2, sp, #148	; 0x94
  403f1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f20:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f22:	f002 fc1b 	bl	40675c <__ssprint_r>
  403f26:	2800      	cmp	r0, #0
  403f28:	f47f ab7e 	bne.w	403628 <_svfprintf_r+0x1a4>
  403f2c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f2e:	46c8      	mov	r8, r9
  403f30:	e475      	b.n	40381e <_svfprintf_r+0x39a>
  403f32:	aa25      	add	r2, sp, #148	; 0x94
  403f34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f36:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f38:	f002 fc10 	bl	40675c <__ssprint_r>
  403f3c:	2800      	cmp	r0, #0
  403f3e:	f47f ab73 	bne.w	403628 <_svfprintf_r+0x1a4>
  403f42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f44:	46c8      	mov	r8, r9
  403f46:	e41b      	b.n	403780 <_svfprintf_r+0x2fc>
  403f48:	aa25      	add	r2, sp, #148	; 0x94
  403f4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f4c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f4e:	f002 fc05 	bl	40675c <__ssprint_r>
  403f52:	2800      	cmp	r0, #0
  403f54:	f47f ab68 	bne.w	403628 <_svfprintf_r+0x1a4>
  403f58:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f5a:	46c8      	mov	r8, r9
  403f5c:	e420      	b.n	4037a0 <_svfprintf_r+0x31c>
  403f5e:	f8cd b01c 	str.w	fp, [sp, #28]
  403f62:	2400      	movs	r4, #0
  403f64:	2500      	movs	r5, #0
  403f66:	4649      	mov	r1, r9
  403f68:	e000      	b.n	403f6c <_svfprintf_r+0xae8>
  403f6a:	4631      	mov	r1, r6
  403f6c:	08e2      	lsrs	r2, r4, #3
  403f6e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403f72:	08e8      	lsrs	r0, r5, #3
  403f74:	f004 0307 	and.w	r3, r4, #7
  403f78:	4605      	mov	r5, r0
  403f7a:	4614      	mov	r4, r2
  403f7c:	3330      	adds	r3, #48	; 0x30
  403f7e:	ea54 0205 	orrs.w	r2, r4, r5
  403f82:	f801 3c01 	strb.w	r3, [r1, #-1]
  403f86:	f101 36ff 	add.w	r6, r1, #4294967295
  403f8a:	d1ee      	bne.n	403f6a <_svfprintf_r+0xae6>
  403f8c:	9a07      	ldr	r2, [sp, #28]
  403f8e:	07d2      	lsls	r2, r2, #31
  403f90:	f57f adf3 	bpl.w	403b7a <_svfprintf_r+0x6f6>
  403f94:	2b30      	cmp	r3, #48	; 0x30
  403f96:	f43f adf0 	beq.w	403b7a <_svfprintf_r+0x6f6>
  403f9a:	3902      	subs	r1, #2
  403f9c:	2330      	movs	r3, #48	; 0x30
  403f9e:	f806 3c01 	strb.w	r3, [r6, #-1]
  403fa2:	eba9 0301 	sub.w	r3, r9, r1
  403fa6:	930e      	str	r3, [sp, #56]	; 0x38
  403fa8:	460e      	mov	r6, r1
  403faa:	f7ff bb7b 	b.w	4036a4 <_svfprintf_r+0x220>
  403fae:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403fb0:	2900      	cmp	r1, #0
  403fb2:	f340 822e 	ble.w	404412 <_svfprintf_r+0xf8e>
  403fb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403fba:	4293      	cmp	r3, r2
  403fbc:	bfa8      	it	ge
  403fbe:	4613      	movge	r3, r2
  403fc0:	2b00      	cmp	r3, #0
  403fc2:	461f      	mov	r7, r3
  403fc4:	dd0d      	ble.n	403fe2 <_svfprintf_r+0xb5e>
  403fc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fc8:	f8c8 6000 	str.w	r6, [r8]
  403fcc:	3301      	adds	r3, #1
  403fce:	443c      	add	r4, r7
  403fd0:	2b07      	cmp	r3, #7
  403fd2:	9427      	str	r4, [sp, #156]	; 0x9c
  403fd4:	f8c8 7004 	str.w	r7, [r8, #4]
  403fd8:	9326      	str	r3, [sp, #152]	; 0x98
  403fda:	f300 831f 	bgt.w	40461c <_svfprintf_r+0x1198>
  403fde:	f108 0808 	add.w	r8, r8, #8
  403fe2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fe4:	2f00      	cmp	r7, #0
  403fe6:	bfa8      	it	ge
  403fe8:	1bdb      	subge	r3, r3, r7
  403fea:	2b00      	cmp	r3, #0
  403fec:	461f      	mov	r7, r3
  403fee:	f340 80d6 	ble.w	40419e <_svfprintf_r+0xd1a>
  403ff2:	2f10      	cmp	r7, #16
  403ff4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ff6:	4d31      	ldr	r5, [pc, #196]	; (4040bc <_svfprintf_r+0xc38>)
  403ff8:	f340 81ed 	ble.w	4043d6 <_svfprintf_r+0xf52>
  403ffc:	4642      	mov	r2, r8
  403ffe:	4621      	mov	r1, r4
  404000:	46b0      	mov	r8, r6
  404002:	f04f 0b10 	mov.w	fp, #16
  404006:	462e      	mov	r6, r5
  404008:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40400a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40400c:	e004      	b.n	404018 <_svfprintf_r+0xb94>
  40400e:	3208      	adds	r2, #8
  404010:	3f10      	subs	r7, #16
  404012:	2f10      	cmp	r7, #16
  404014:	f340 81db 	ble.w	4043ce <_svfprintf_r+0xf4a>
  404018:	3301      	adds	r3, #1
  40401a:	3110      	adds	r1, #16
  40401c:	2b07      	cmp	r3, #7
  40401e:	9127      	str	r1, [sp, #156]	; 0x9c
  404020:	9326      	str	r3, [sp, #152]	; 0x98
  404022:	e882 0840 	stmia.w	r2, {r6, fp}
  404026:	ddf2      	ble.n	40400e <_svfprintf_r+0xb8a>
  404028:	aa25      	add	r2, sp, #148	; 0x94
  40402a:	4629      	mov	r1, r5
  40402c:	4620      	mov	r0, r4
  40402e:	f002 fb95 	bl	40675c <__ssprint_r>
  404032:	2800      	cmp	r0, #0
  404034:	f47f aaf8 	bne.w	403628 <_svfprintf_r+0x1a4>
  404038:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40403a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40403c:	464a      	mov	r2, r9
  40403e:	e7e7      	b.n	404010 <_svfprintf_r+0xb8c>
  404040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404042:	930e      	str	r3, [sp, #56]	; 0x38
  404044:	464e      	mov	r6, r9
  404046:	f7ff bb2d 	b.w	4036a4 <_svfprintf_r+0x220>
  40404a:	2d00      	cmp	r5, #0
  40404c:	bf08      	it	eq
  40404e:	2c0a      	cmpeq	r4, #10
  404050:	f0c0 808f 	bcc.w	404172 <_svfprintf_r+0xcee>
  404054:	464e      	mov	r6, r9
  404056:	4620      	mov	r0, r4
  404058:	4629      	mov	r1, r5
  40405a:	220a      	movs	r2, #10
  40405c:	2300      	movs	r3, #0
  40405e:	f7fe ffed 	bl	40303c <__aeabi_uldivmod>
  404062:	3230      	adds	r2, #48	; 0x30
  404064:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404068:	4620      	mov	r0, r4
  40406a:	4629      	mov	r1, r5
  40406c:	2300      	movs	r3, #0
  40406e:	220a      	movs	r2, #10
  404070:	f7fe ffe4 	bl	40303c <__aeabi_uldivmod>
  404074:	4604      	mov	r4, r0
  404076:	460d      	mov	r5, r1
  404078:	ea54 0305 	orrs.w	r3, r4, r5
  40407c:	d1eb      	bne.n	404056 <_svfprintf_r+0xbd2>
  40407e:	eba9 0306 	sub.w	r3, r9, r6
  404082:	930e      	str	r3, [sp, #56]	; 0x38
  404084:	f7ff bb0e 	b.w	4036a4 <_svfprintf_r+0x220>
  404088:	aa25      	add	r2, sp, #148	; 0x94
  40408a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40408c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40408e:	f002 fb65 	bl	40675c <__ssprint_r>
  404092:	2800      	cmp	r0, #0
  404094:	f47f aac8 	bne.w	403628 <_svfprintf_r+0x1a4>
  404098:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40409c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40409e:	46c8      	mov	r8, r9
  4040a0:	f7ff bb5e 	b.w	403760 <_svfprintf_r+0x2dc>
  4040a4:	1e5e      	subs	r6, r3, #1
  4040a6:	2e00      	cmp	r6, #0
  4040a8:	f77f af0a 	ble.w	403ec0 <_svfprintf_r+0xa3c>
  4040ac:	2e10      	cmp	r6, #16
  4040ae:	4d03      	ldr	r5, [pc, #12]	; (4040bc <_svfprintf_r+0xc38>)
  4040b0:	dd22      	ble.n	4040f8 <_svfprintf_r+0xc74>
  4040b2:	4622      	mov	r2, r4
  4040b4:	f04f 0b10 	mov.w	fp, #16
  4040b8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4040ba:	e006      	b.n	4040ca <_svfprintf_r+0xc46>
  4040bc:	00408414 	.word	0x00408414
  4040c0:	3e10      	subs	r6, #16
  4040c2:	2e10      	cmp	r6, #16
  4040c4:	f108 0808 	add.w	r8, r8, #8
  4040c8:	dd15      	ble.n	4040f6 <_svfprintf_r+0xc72>
  4040ca:	3701      	adds	r7, #1
  4040cc:	3210      	adds	r2, #16
  4040ce:	2f07      	cmp	r7, #7
  4040d0:	9227      	str	r2, [sp, #156]	; 0x9c
  4040d2:	9726      	str	r7, [sp, #152]	; 0x98
  4040d4:	e888 0820 	stmia.w	r8, {r5, fp}
  4040d8:	ddf2      	ble.n	4040c0 <_svfprintf_r+0xc3c>
  4040da:	aa25      	add	r2, sp, #148	; 0x94
  4040dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040de:	4620      	mov	r0, r4
  4040e0:	f002 fb3c 	bl	40675c <__ssprint_r>
  4040e4:	2800      	cmp	r0, #0
  4040e6:	f47f aa9f 	bne.w	403628 <_svfprintf_r+0x1a4>
  4040ea:	3e10      	subs	r6, #16
  4040ec:	2e10      	cmp	r6, #16
  4040ee:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4040f0:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4040f2:	46c8      	mov	r8, r9
  4040f4:	dce9      	bgt.n	4040ca <_svfprintf_r+0xc46>
  4040f6:	4614      	mov	r4, r2
  4040f8:	3701      	adds	r7, #1
  4040fa:	4434      	add	r4, r6
  4040fc:	2f07      	cmp	r7, #7
  4040fe:	9427      	str	r4, [sp, #156]	; 0x9c
  404100:	9726      	str	r7, [sp, #152]	; 0x98
  404102:	e888 0060 	stmia.w	r8, {r5, r6}
  404106:	f77f aed9 	ble.w	403ebc <_svfprintf_r+0xa38>
  40410a:	aa25      	add	r2, sp, #148	; 0x94
  40410c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40410e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404110:	f002 fb24 	bl	40675c <__ssprint_r>
  404114:	2800      	cmp	r0, #0
  404116:	f47f aa87 	bne.w	403628 <_svfprintf_r+0x1a4>
  40411a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40411c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40411e:	46c8      	mov	r8, r9
  404120:	e6ce      	b.n	403ec0 <_svfprintf_r+0xa3c>
  404122:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404124:	6814      	ldr	r4, [r2, #0]
  404126:	4613      	mov	r3, r2
  404128:	3304      	adds	r3, #4
  40412a:	17e5      	asrs	r5, r4, #31
  40412c:	930f      	str	r3, [sp, #60]	; 0x3c
  40412e:	4622      	mov	r2, r4
  404130:	462b      	mov	r3, r5
  404132:	e4fa      	b.n	403b2a <_svfprintf_r+0x6a6>
  404134:	3204      	adds	r2, #4
  404136:	681c      	ldr	r4, [r3, #0]
  404138:	920f      	str	r2, [sp, #60]	; 0x3c
  40413a:	2301      	movs	r3, #1
  40413c:	2500      	movs	r5, #0
  40413e:	f7ff ba94 	b.w	40366a <_svfprintf_r+0x1e6>
  404142:	681c      	ldr	r4, [r3, #0]
  404144:	3304      	adds	r3, #4
  404146:	930f      	str	r3, [sp, #60]	; 0x3c
  404148:	2500      	movs	r5, #0
  40414a:	e421      	b.n	403990 <_svfprintf_r+0x50c>
  40414c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40414e:	460a      	mov	r2, r1
  404150:	3204      	adds	r2, #4
  404152:	680c      	ldr	r4, [r1, #0]
  404154:	920f      	str	r2, [sp, #60]	; 0x3c
  404156:	2500      	movs	r5, #0
  404158:	f7ff ba87 	b.w	40366a <_svfprintf_r+0x1e6>
  40415c:	4614      	mov	r4, r2
  40415e:	3301      	adds	r3, #1
  404160:	4434      	add	r4, r6
  404162:	2b07      	cmp	r3, #7
  404164:	9427      	str	r4, [sp, #156]	; 0x9c
  404166:	9326      	str	r3, [sp, #152]	; 0x98
  404168:	e888 0060 	stmia.w	r8, {r5, r6}
  40416c:	f77f ab68 	ble.w	403840 <_svfprintf_r+0x3bc>
  404170:	e6b3      	b.n	403eda <_svfprintf_r+0xa56>
  404172:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404176:	f8cd b01c 	str.w	fp, [sp, #28]
  40417a:	ae42      	add	r6, sp, #264	; 0x108
  40417c:	3430      	adds	r4, #48	; 0x30
  40417e:	2301      	movs	r3, #1
  404180:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404184:	930e      	str	r3, [sp, #56]	; 0x38
  404186:	f7ff ba8d 	b.w	4036a4 <_svfprintf_r+0x220>
  40418a:	aa25      	add	r2, sp, #148	; 0x94
  40418c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40418e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404190:	f002 fae4 	bl	40675c <__ssprint_r>
  404194:	2800      	cmp	r0, #0
  404196:	f47f aa47 	bne.w	403628 <_svfprintf_r+0x1a4>
  40419a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40419c:	46c8      	mov	r8, r9
  40419e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4041a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4041a2:	429a      	cmp	r2, r3
  4041a4:	db44      	blt.n	404230 <_svfprintf_r+0xdac>
  4041a6:	9b07      	ldr	r3, [sp, #28]
  4041a8:	07d9      	lsls	r1, r3, #31
  4041aa:	d441      	bmi.n	404230 <_svfprintf_r+0xdac>
  4041ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4041ae:	9812      	ldr	r0, [sp, #72]	; 0x48
  4041b0:	1a9a      	subs	r2, r3, r2
  4041b2:	1a1d      	subs	r5, r3, r0
  4041b4:	4295      	cmp	r5, r2
  4041b6:	bfa8      	it	ge
  4041b8:	4615      	movge	r5, r2
  4041ba:	2d00      	cmp	r5, #0
  4041bc:	dd0e      	ble.n	4041dc <_svfprintf_r+0xd58>
  4041be:	9926      	ldr	r1, [sp, #152]	; 0x98
  4041c0:	f8c8 5004 	str.w	r5, [r8, #4]
  4041c4:	3101      	adds	r1, #1
  4041c6:	4406      	add	r6, r0
  4041c8:	442c      	add	r4, r5
  4041ca:	2907      	cmp	r1, #7
  4041cc:	f8c8 6000 	str.w	r6, [r8]
  4041d0:	9427      	str	r4, [sp, #156]	; 0x9c
  4041d2:	9126      	str	r1, [sp, #152]	; 0x98
  4041d4:	f300 823b 	bgt.w	40464e <_svfprintf_r+0x11ca>
  4041d8:	f108 0808 	add.w	r8, r8, #8
  4041dc:	2d00      	cmp	r5, #0
  4041de:	bfac      	ite	ge
  4041e0:	1b56      	subge	r6, r2, r5
  4041e2:	4616      	movlt	r6, r2
  4041e4:	2e00      	cmp	r6, #0
  4041e6:	f77f ab2d 	ble.w	403844 <_svfprintf_r+0x3c0>
  4041ea:	2e10      	cmp	r6, #16
  4041ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041ee:	4db0      	ldr	r5, [pc, #704]	; (4044b0 <_svfprintf_r+0x102c>)
  4041f0:	ddb5      	ble.n	40415e <_svfprintf_r+0xcda>
  4041f2:	4622      	mov	r2, r4
  4041f4:	2710      	movs	r7, #16
  4041f6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4041fa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4041fc:	e004      	b.n	404208 <_svfprintf_r+0xd84>
  4041fe:	f108 0808 	add.w	r8, r8, #8
  404202:	3e10      	subs	r6, #16
  404204:	2e10      	cmp	r6, #16
  404206:	dda9      	ble.n	40415c <_svfprintf_r+0xcd8>
  404208:	3301      	adds	r3, #1
  40420a:	3210      	adds	r2, #16
  40420c:	2b07      	cmp	r3, #7
  40420e:	9227      	str	r2, [sp, #156]	; 0x9c
  404210:	9326      	str	r3, [sp, #152]	; 0x98
  404212:	e888 00a0 	stmia.w	r8, {r5, r7}
  404216:	ddf2      	ble.n	4041fe <_svfprintf_r+0xd7a>
  404218:	aa25      	add	r2, sp, #148	; 0x94
  40421a:	4621      	mov	r1, r4
  40421c:	4658      	mov	r0, fp
  40421e:	f002 fa9d 	bl	40675c <__ssprint_r>
  404222:	2800      	cmp	r0, #0
  404224:	f47f aa00 	bne.w	403628 <_svfprintf_r+0x1a4>
  404228:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40422a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40422c:	46c8      	mov	r8, r9
  40422e:	e7e8      	b.n	404202 <_svfprintf_r+0xd7e>
  404230:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404232:	9819      	ldr	r0, [sp, #100]	; 0x64
  404234:	991a      	ldr	r1, [sp, #104]	; 0x68
  404236:	f8c8 1000 	str.w	r1, [r8]
  40423a:	3301      	adds	r3, #1
  40423c:	4404      	add	r4, r0
  40423e:	2b07      	cmp	r3, #7
  404240:	9427      	str	r4, [sp, #156]	; 0x9c
  404242:	f8c8 0004 	str.w	r0, [r8, #4]
  404246:	9326      	str	r3, [sp, #152]	; 0x98
  404248:	f300 81f5 	bgt.w	404636 <_svfprintf_r+0x11b2>
  40424c:	f108 0808 	add.w	r8, r8, #8
  404250:	e7ac      	b.n	4041ac <_svfprintf_r+0xd28>
  404252:	9b07      	ldr	r3, [sp, #28]
  404254:	07da      	lsls	r2, r3, #31
  404256:	f53f adfe 	bmi.w	403e56 <_svfprintf_r+0x9d2>
  40425a:	3701      	adds	r7, #1
  40425c:	3401      	adds	r4, #1
  40425e:	2301      	movs	r3, #1
  404260:	2f07      	cmp	r7, #7
  404262:	9427      	str	r4, [sp, #156]	; 0x9c
  404264:	9726      	str	r7, [sp, #152]	; 0x98
  404266:	f8c8 6000 	str.w	r6, [r8]
  40426a:	f8c8 3004 	str.w	r3, [r8, #4]
  40426e:	f77f ae25 	ble.w	403ebc <_svfprintf_r+0xa38>
  404272:	e74a      	b.n	40410a <_svfprintf_r+0xc86>
  404274:	aa25      	add	r2, sp, #148	; 0x94
  404276:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404278:	980c      	ldr	r0, [sp, #48]	; 0x30
  40427a:	f002 fa6f 	bl	40675c <__ssprint_r>
  40427e:	2800      	cmp	r0, #0
  404280:	f47f a9d2 	bne.w	403628 <_svfprintf_r+0x1a4>
  404284:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404286:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404288:	46c8      	mov	r8, r9
  40428a:	e5f2      	b.n	403e72 <_svfprintf_r+0x9ee>
  40428c:	aa25      	add	r2, sp, #148	; 0x94
  40428e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404290:	980c      	ldr	r0, [sp, #48]	; 0x30
  404292:	f002 fa63 	bl	40675c <__ssprint_r>
  404296:	2800      	cmp	r0, #0
  404298:	f47f a9c6 	bne.w	403628 <_svfprintf_r+0x1a4>
  40429c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40429e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4042a0:	46c8      	mov	r8, r9
  4042a2:	e5f5      	b.n	403e90 <_svfprintf_r+0xa0c>
  4042a4:	464e      	mov	r6, r9
  4042a6:	f7ff b9fd 	b.w	4036a4 <_svfprintf_r+0x220>
  4042aa:	aa25      	add	r2, sp, #148	; 0x94
  4042ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042b0:	f002 fa54 	bl	40675c <__ssprint_r>
  4042b4:	2800      	cmp	r0, #0
  4042b6:	f47f a9b7 	bne.w	403628 <_svfprintf_r+0x1a4>
  4042ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042bc:	46c8      	mov	r8, r9
  4042be:	f7ff ba72 	b.w	4037a6 <_svfprintf_r+0x322>
  4042c2:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4042c4:	4622      	mov	r2, r4
  4042c6:	4620      	mov	r0, r4
  4042c8:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4042ca:	4623      	mov	r3, r4
  4042cc:	4621      	mov	r1, r4
  4042ce:	f003 fb0b 	bl	4078e8 <__aeabi_dcmpun>
  4042d2:	2800      	cmp	r0, #0
  4042d4:	f040 8286 	bne.w	4047e4 <_svfprintf_r+0x1360>
  4042d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4042da:	3301      	adds	r3, #1
  4042dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4042de:	f023 0320 	bic.w	r3, r3, #32
  4042e2:	930e      	str	r3, [sp, #56]	; 0x38
  4042e4:	f000 81e2 	beq.w	4046ac <_svfprintf_r+0x1228>
  4042e8:	2b47      	cmp	r3, #71	; 0x47
  4042ea:	f000 811e 	beq.w	40452a <_svfprintf_r+0x10a6>
  4042ee:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4042f2:	9307      	str	r3, [sp, #28]
  4042f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4042f6:	1e1f      	subs	r7, r3, #0
  4042f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4042fa:	9308      	str	r3, [sp, #32]
  4042fc:	bfbb      	ittet	lt
  4042fe:	463b      	movlt	r3, r7
  404300:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404304:	2300      	movge	r3, #0
  404306:	232d      	movlt	r3, #45	; 0x2d
  404308:	9310      	str	r3, [sp, #64]	; 0x40
  40430a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40430c:	2b66      	cmp	r3, #102	; 0x66
  40430e:	f000 81bb 	beq.w	404688 <_svfprintf_r+0x1204>
  404312:	2b46      	cmp	r3, #70	; 0x46
  404314:	f000 80df 	beq.w	4044d6 <_svfprintf_r+0x1052>
  404318:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40431a:	9a08      	ldr	r2, [sp, #32]
  40431c:	2b45      	cmp	r3, #69	; 0x45
  40431e:	bf0c      	ite	eq
  404320:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404322:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404324:	a823      	add	r0, sp, #140	; 0x8c
  404326:	a920      	add	r1, sp, #128	; 0x80
  404328:	bf08      	it	eq
  40432a:	1c5d      	addeq	r5, r3, #1
  40432c:	9004      	str	r0, [sp, #16]
  40432e:	9103      	str	r1, [sp, #12]
  404330:	a81f      	add	r0, sp, #124	; 0x7c
  404332:	2102      	movs	r1, #2
  404334:	463b      	mov	r3, r7
  404336:	9002      	str	r0, [sp, #8]
  404338:	9501      	str	r5, [sp, #4]
  40433a:	9100      	str	r1, [sp, #0]
  40433c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40433e:	f000 fb73 	bl	404a28 <_dtoa_r>
  404342:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404344:	2b67      	cmp	r3, #103	; 0x67
  404346:	4606      	mov	r6, r0
  404348:	f040 81e0 	bne.w	40470c <_svfprintf_r+0x1288>
  40434c:	f01b 0f01 	tst.w	fp, #1
  404350:	f000 8246 	beq.w	4047e0 <_svfprintf_r+0x135c>
  404354:	1974      	adds	r4, r6, r5
  404356:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404358:	9808      	ldr	r0, [sp, #32]
  40435a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40435c:	4639      	mov	r1, r7
  40435e:	f003 fa91 	bl	407884 <__aeabi_dcmpeq>
  404362:	2800      	cmp	r0, #0
  404364:	f040 8165 	bne.w	404632 <_svfprintf_r+0x11ae>
  404368:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40436a:	42a3      	cmp	r3, r4
  40436c:	d206      	bcs.n	40437c <_svfprintf_r+0xef8>
  40436e:	2130      	movs	r1, #48	; 0x30
  404370:	1c5a      	adds	r2, r3, #1
  404372:	9223      	str	r2, [sp, #140]	; 0x8c
  404374:	7019      	strb	r1, [r3, #0]
  404376:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404378:	429c      	cmp	r4, r3
  40437a:	d8f9      	bhi.n	404370 <_svfprintf_r+0xeec>
  40437c:	1b9b      	subs	r3, r3, r6
  40437e:	9313      	str	r3, [sp, #76]	; 0x4c
  404380:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404382:	2b47      	cmp	r3, #71	; 0x47
  404384:	f000 80e9 	beq.w	40455a <_svfprintf_r+0x10d6>
  404388:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40438a:	2b65      	cmp	r3, #101	; 0x65
  40438c:	f340 81cd 	ble.w	40472a <_svfprintf_r+0x12a6>
  404390:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404392:	2b66      	cmp	r3, #102	; 0x66
  404394:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404396:	9312      	str	r3, [sp, #72]	; 0x48
  404398:	f000 819e 	beq.w	4046d8 <_svfprintf_r+0x1254>
  40439c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40439e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4043a0:	4619      	mov	r1, r3
  4043a2:	4291      	cmp	r1, r2
  4043a4:	f300 818a 	bgt.w	4046bc <_svfprintf_r+0x1238>
  4043a8:	f01b 0f01 	tst.w	fp, #1
  4043ac:	f040 8213 	bne.w	4047d6 <_svfprintf_r+0x1352>
  4043b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4043b4:	9308      	str	r3, [sp, #32]
  4043b6:	2367      	movs	r3, #103	; 0x67
  4043b8:	920e      	str	r2, [sp, #56]	; 0x38
  4043ba:	9311      	str	r3, [sp, #68]	; 0x44
  4043bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4043be:	2b00      	cmp	r3, #0
  4043c0:	f040 80c4 	bne.w	40454c <_svfprintf_r+0x10c8>
  4043c4:	930a      	str	r3, [sp, #40]	; 0x28
  4043c6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4043ca:	f7ff b973 	b.w	4036b4 <_svfprintf_r+0x230>
  4043ce:	4635      	mov	r5, r6
  4043d0:	460c      	mov	r4, r1
  4043d2:	4646      	mov	r6, r8
  4043d4:	4690      	mov	r8, r2
  4043d6:	3301      	adds	r3, #1
  4043d8:	443c      	add	r4, r7
  4043da:	2b07      	cmp	r3, #7
  4043dc:	9427      	str	r4, [sp, #156]	; 0x9c
  4043de:	9326      	str	r3, [sp, #152]	; 0x98
  4043e0:	e888 00a0 	stmia.w	r8, {r5, r7}
  4043e4:	f73f aed1 	bgt.w	40418a <_svfprintf_r+0xd06>
  4043e8:	f108 0808 	add.w	r8, r8, #8
  4043ec:	e6d7      	b.n	40419e <_svfprintf_r+0xd1a>
  4043ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4043f0:	6813      	ldr	r3, [r2, #0]
  4043f2:	3204      	adds	r2, #4
  4043f4:	920f      	str	r2, [sp, #60]	; 0x3c
  4043f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4043f8:	601a      	str	r2, [r3, #0]
  4043fa:	f7ff b86a 	b.w	4034d2 <_svfprintf_r+0x4e>
  4043fe:	aa25      	add	r2, sp, #148	; 0x94
  404400:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404402:	980c      	ldr	r0, [sp, #48]	; 0x30
  404404:	f002 f9aa 	bl	40675c <__ssprint_r>
  404408:	2800      	cmp	r0, #0
  40440a:	f47f a90d 	bne.w	403628 <_svfprintf_r+0x1a4>
  40440e:	46c8      	mov	r8, r9
  404410:	e48d      	b.n	403d2e <_svfprintf_r+0x8aa>
  404412:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404414:	4a27      	ldr	r2, [pc, #156]	; (4044b4 <_svfprintf_r+0x1030>)
  404416:	f8c8 2000 	str.w	r2, [r8]
  40441a:	3301      	adds	r3, #1
  40441c:	3401      	adds	r4, #1
  40441e:	2201      	movs	r2, #1
  404420:	2b07      	cmp	r3, #7
  404422:	9427      	str	r4, [sp, #156]	; 0x9c
  404424:	9326      	str	r3, [sp, #152]	; 0x98
  404426:	f8c8 2004 	str.w	r2, [r8, #4]
  40442a:	dc72      	bgt.n	404512 <_svfprintf_r+0x108e>
  40442c:	f108 0808 	add.w	r8, r8, #8
  404430:	b929      	cbnz	r1, 40443e <_svfprintf_r+0xfba>
  404432:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404434:	b91b      	cbnz	r3, 40443e <_svfprintf_r+0xfba>
  404436:	9b07      	ldr	r3, [sp, #28]
  404438:	07d8      	lsls	r0, r3, #31
  40443a:	f57f aa03 	bpl.w	403844 <_svfprintf_r+0x3c0>
  40443e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404440:	9819      	ldr	r0, [sp, #100]	; 0x64
  404442:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404444:	f8c8 2000 	str.w	r2, [r8]
  404448:	3301      	adds	r3, #1
  40444a:	4602      	mov	r2, r0
  40444c:	4422      	add	r2, r4
  40444e:	2b07      	cmp	r3, #7
  404450:	9227      	str	r2, [sp, #156]	; 0x9c
  404452:	f8c8 0004 	str.w	r0, [r8, #4]
  404456:	9326      	str	r3, [sp, #152]	; 0x98
  404458:	f300 818d 	bgt.w	404776 <_svfprintf_r+0x12f2>
  40445c:	f108 0808 	add.w	r8, r8, #8
  404460:	2900      	cmp	r1, #0
  404462:	f2c0 8165 	blt.w	404730 <_svfprintf_r+0x12ac>
  404466:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404468:	f8c8 6000 	str.w	r6, [r8]
  40446c:	3301      	adds	r3, #1
  40446e:	188c      	adds	r4, r1, r2
  404470:	2b07      	cmp	r3, #7
  404472:	9427      	str	r4, [sp, #156]	; 0x9c
  404474:	9326      	str	r3, [sp, #152]	; 0x98
  404476:	f8c8 1004 	str.w	r1, [r8, #4]
  40447a:	f77f a9e1 	ble.w	403840 <_svfprintf_r+0x3bc>
  40447e:	e52c      	b.n	403eda <_svfprintf_r+0xa56>
  404480:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404482:	9909      	ldr	r1, [sp, #36]	; 0x24
  404484:	6813      	ldr	r3, [r2, #0]
  404486:	17cd      	asrs	r5, r1, #31
  404488:	4608      	mov	r0, r1
  40448a:	3204      	adds	r2, #4
  40448c:	4629      	mov	r1, r5
  40448e:	920f      	str	r2, [sp, #60]	; 0x3c
  404490:	e9c3 0100 	strd	r0, r1, [r3]
  404494:	f7ff b81d 	b.w	4034d2 <_svfprintf_r+0x4e>
  404498:	aa25      	add	r2, sp, #148	; 0x94
  40449a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40449c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40449e:	f002 f95d 	bl	40675c <__ssprint_r>
  4044a2:	2800      	cmp	r0, #0
  4044a4:	f47f a8c0 	bne.w	403628 <_svfprintf_r+0x1a4>
  4044a8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044aa:	46c8      	mov	r8, r9
  4044ac:	e458      	b.n	403d60 <_svfprintf_r+0x8dc>
  4044ae:	bf00      	nop
  4044b0:	00408414 	.word	0x00408414
  4044b4:	00408400 	.word	0x00408400
  4044b8:	2140      	movs	r1, #64	; 0x40
  4044ba:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044bc:	f001 fa0a 	bl	4058d4 <_malloc_r>
  4044c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4044c2:	6010      	str	r0, [r2, #0]
  4044c4:	6110      	str	r0, [r2, #16]
  4044c6:	2800      	cmp	r0, #0
  4044c8:	f000 81f2 	beq.w	4048b0 <_svfprintf_r+0x142c>
  4044cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4044ce:	2340      	movs	r3, #64	; 0x40
  4044d0:	6153      	str	r3, [r2, #20]
  4044d2:	f7fe bfee 	b.w	4034b2 <_svfprintf_r+0x2e>
  4044d6:	a823      	add	r0, sp, #140	; 0x8c
  4044d8:	a920      	add	r1, sp, #128	; 0x80
  4044da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4044dc:	9004      	str	r0, [sp, #16]
  4044de:	9103      	str	r1, [sp, #12]
  4044e0:	a81f      	add	r0, sp, #124	; 0x7c
  4044e2:	2103      	movs	r1, #3
  4044e4:	9002      	str	r0, [sp, #8]
  4044e6:	9a08      	ldr	r2, [sp, #32]
  4044e8:	9401      	str	r4, [sp, #4]
  4044ea:	463b      	mov	r3, r7
  4044ec:	9100      	str	r1, [sp, #0]
  4044ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044f0:	f000 fa9a 	bl	404a28 <_dtoa_r>
  4044f4:	4625      	mov	r5, r4
  4044f6:	4606      	mov	r6, r0
  4044f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044fa:	2b46      	cmp	r3, #70	; 0x46
  4044fc:	eb06 0405 	add.w	r4, r6, r5
  404500:	f47f af29 	bne.w	404356 <_svfprintf_r+0xed2>
  404504:	7833      	ldrb	r3, [r6, #0]
  404506:	2b30      	cmp	r3, #48	; 0x30
  404508:	f000 8178 	beq.w	4047fc <_svfprintf_r+0x1378>
  40450c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40450e:	442c      	add	r4, r5
  404510:	e721      	b.n	404356 <_svfprintf_r+0xed2>
  404512:	aa25      	add	r2, sp, #148	; 0x94
  404514:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404516:	980c      	ldr	r0, [sp, #48]	; 0x30
  404518:	f002 f920 	bl	40675c <__ssprint_r>
  40451c:	2800      	cmp	r0, #0
  40451e:	f47f a883 	bne.w	403628 <_svfprintf_r+0x1a4>
  404522:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404524:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404526:	46c8      	mov	r8, r9
  404528:	e782      	b.n	404430 <_svfprintf_r+0xfac>
  40452a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40452c:	2b00      	cmp	r3, #0
  40452e:	bf08      	it	eq
  404530:	2301      	moveq	r3, #1
  404532:	930a      	str	r3, [sp, #40]	; 0x28
  404534:	e6db      	b.n	4042ee <_svfprintf_r+0xe6a>
  404536:	4630      	mov	r0, r6
  404538:	940a      	str	r4, [sp, #40]	; 0x28
  40453a:	f002 f8a1 	bl	406680 <strlen>
  40453e:	950f      	str	r5, [sp, #60]	; 0x3c
  404540:	900e      	str	r0, [sp, #56]	; 0x38
  404542:	f8cd b01c 	str.w	fp, [sp, #28]
  404546:	4603      	mov	r3, r0
  404548:	f7ff b9f9 	b.w	40393e <_svfprintf_r+0x4ba>
  40454c:	272d      	movs	r7, #45	; 0x2d
  40454e:	2300      	movs	r3, #0
  404550:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404554:	930a      	str	r3, [sp, #40]	; 0x28
  404556:	f7ff b8ae 	b.w	4036b6 <_svfprintf_r+0x232>
  40455a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40455c:	9312      	str	r3, [sp, #72]	; 0x48
  40455e:	461a      	mov	r2, r3
  404560:	3303      	adds	r3, #3
  404562:	db04      	blt.n	40456e <_svfprintf_r+0x10ea>
  404564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404566:	4619      	mov	r1, r3
  404568:	4291      	cmp	r1, r2
  40456a:	f6bf af17 	bge.w	40439c <_svfprintf_r+0xf18>
  40456e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404570:	3b02      	subs	r3, #2
  404572:	9311      	str	r3, [sp, #68]	; 0x44
  404574:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404578:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  40457c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40457e:	3b01      	subs	r3, #1
  404580:	2b00      	cmp	r3, #0
  404582:	931f      	str	r3, [sp, #124]	; 0x7c
  404584:	bfbd      	ittte	lt
  404586:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404588:	f1c3 0301 	rsblt	r3, r3, #1
  40458c:	222d      	movlt	r2, #45	; 0x2d
  40458e:	222b      	movge	r2, #43	; 0x2b
  404590:	2b09      	cmp	r3, #9
  404592:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404596:	f340 8116 	ble.w	4047c6 <_svfprintf_r+0x1342>
  40459a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40459e:	4620      	mov	r0, r4
  4045a0:	4dab      	ldr	r5, [pc, #684]	; (404850 <_svfprintf_r+0x13cc>)
  4045a2:	e000      	b.n	4045a6 <_svfprintf_r+0x1122>
  4045a4:	4610      	mov	r0, r2
  4045a6:	fb85 1203 	smull	r1, r2, r5, r3
  4045aa:	17d9      	asrs	r1, r3, #31
  4045ac:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4045b0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4045b4:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4045b8:	3230      	adds	r2, #48	; 0x30
  4045ba:	2909      	cmp	r1, #9
  4045bc:	f800 2c01 	strb.w	r2, [r0, #-1]
  4045c0:	460b      	mov	r3, r1
  4045c2:	f100 32ff 	add.w	r2, r0, #4294967295
  4045c6:	dced      	bgt.n	4045a4 <_svfprintf_r+0x1120>
  4045c8:	3330      	adds	r3, #48	; 0x30
  4045ca:	3802      	subs	r0, #2
  4045cc:	b2d9      	uxtb	r1, r3
  4045ce:	4284      	cmp	r4, r0
  4045d0:	f802 1c01 	strb.w	r1, [r2, #-1]
  4045d4:	f240 8165 	bls.w	4048a2 <_svfprintf_r+0x141e>
  4045d8:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4045dc:	4613      	mov	r3, r2
  4045de:	e001      	b.n	4045e4 <_svfprintf_r+0x1160>
  4045e0:	f813 1b01 	ldrb.w	r1, [r3], #1
  4045e4:	f800 1b01 	strb.w	r1, [r0], #1
  4045e8:	42a3      	cmp	r3, r4
  4045ea:	d1f9      	bne.n	4045e0 <_svfprintf_r+0x115c>
  4045ec:	3301      	adds	r3, #1
  4045ee:	1a9b      	subs	r3, r3, r2
  4045f0:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4045f4:	4413      	add	r3, r2
  4045f6:	aa21      	add	r2, sp, #132	; 0x84
  4045f8:	1a9b      	subs	r3, r3, r2
  4045fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4045fc:	931b      	str	r3, [sp, #108]	; 0x6c
  4045fe:	2a01      	cmp	r2, #1
  404600:	4413      	add	r3, r2
  404602:	930e      	str	r3, [sp, #56]	; 0x38
  404604:	f340 8119 	ble.w	40483a <_svfprintf_r+0x13b6>
  404608:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40460a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40460c:	4413      	add	r3, r2
  40460e:	930e      	str	r3, [sp, #56]	; 0x38
  404610:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404614:	9308      	str	r3, [sp, #32]
  404616:	2300      	movs	r3, #0
  404618:	9312      	str	r3, [sp, #72]	; 0x48
  40461a:	e6cf      	b.n	4043bc <_svfprintf_r+0xf38>
  40461c:	aa25      	add	r2, sp, #148	; 0x94
  40461e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404620:	980c      	ldr	r0, [sp, #48]	; 0x30
  404622:	f002 f89b 	bl	40675c <__ssprint_r>
  404626:	2800      	cmp	r0, #0
  404628:	f47e affe 	bne.w	403628 <_svfprintf_r+0x1a4>
  40462c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40462e:	46c8      	mov	r8, r9
  404630:	e4d7      	b.n	403fe2 <_svfprintf_r+0xb5e>
  404632:	4623      	mov	r3, r4
  404634:	e6a2      	b.n	40437c <_svfprintf_r+0xef8>
  404636:	aa25      	add	r2, sp, #148	; 0x94
  404638:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40463a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40463c:	f002 f88e 	bl	40675c <__ssprint_r>
  404640:	2800      	cmp	r0, #0
  404642:	f47e aff1 	bne.w	403628 <_svfprintf_r+0x1a4>
  404646:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404648:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40464a:	46c8      	mov	r8, r9
  40464c:	e5ae      	b.n	4041ac <_svfprintf_r+0xd28>
  40464e:	aa25      	add	r2, sp, #148	; 0x94
  404650:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404652:	980c      	ldr	r0, [sp, #48]	; 0x30
  404654:	f002 f882 	bl	40675c <__ssprint_r>
  404658:	2800      	cmp	r0, #0
  40465a:	f47e afe5 	bne.w	403628 <_svfprintf_r+0x1a4>
  40465e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404660:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404662:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404664:	1a9a      	subs	r2, r3, r2
  404666:	46c8      	mov	r8, r9
  404668:	e5b8      	b.n	4041dc <_svfprintf_r+0xd58>
  40466a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40466c:	9612      	str	r6, [sp, #72]	; 0x48
  40466e:	2b06      	cmp	r3, #6
  404670:	bf28      	it	cs
  404672:	2306      	movcs	r3, #6
  404674:	960a      	str	r6, [sp, #40]	; 0x28
  404676:	4637      	mov	r7, r6
  404678:	9308      	str	r3, [sp, #32]
  40467a:	950f      	str	r5, [sp, #60]	; 0x3c
  40467c:	f8cd b01c 	str.w	fp, [sp, #28]
  404680:	930e      	str	r3, [sp, #56]	; 0x38
  404682:	4e74      	ldr	r6, [pc, #464]	; (404854 <_svfprintf_r+0x13d0>)
  404684:	f7ff b816 	b.w	4036b4 <_svfprintf_r+0x230>
  404688:	a823      	add	r0, sp, #140	; 0x8c
  40468a:	a920      	add	r1, sp, #128	; 0x80
  40468c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40468e:	9004      	str	r0, [sp, #16]
  404690:	9103      	str	r1, [sp, #12]
  404692:	a81f      	add	r0, sp, #124	; 0x7c
  404694:	2103      	movs	r1, #3
  404696:	9002      	str	r0, [sp, #8]
  404698:	9a08      	ldr	r2, [sp, #32]
  40469a:	9501      	str	r5, [sp, #4]
  40469c:	463b      	mov	r3, r7
  40469e:	9100      	str	r1, [sp, #0]
  4046a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4046a2:	f000 f9c1 	bl	404a28 <_dtoa_r>
  4046a6:	4606      	mov	r6, r0
  4046a8:	1944      	adds	r4, r0, r5
  4046aa:	e72b      	b.n	404504 <_svfprintf_r+0x1080>
  4046ac:	2306      	movs	r3, #6
  4046ae:	930a      	str	r3, [sp, #40]	; 0x28
  4046b0:	e61d      	b.n	4042ee <_svfprintf_r+0xe6a>
  4046b2:	272d      	movs	r7, #45	; 0x2d
  4046b4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4046b8:	f7ff bacd 	b.w	403c56 <_svfprintf_r+0x7d2>
  4046bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4046be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4046c0:	4413      	add	r3, r2
  4046c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4046c4:	930e      	str	r3, [sp, #56]	; 0x38
  4046c6:	2a00      	cmp	r2, #0
  4046c8:	f340 80b0 	ble.w	40482c <_svfprintf_r+0x13a8>
  4046cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4046d0:	9308      	str	r3, [sp, #32]
  4046d2:	2367      	movs	r3, #103	; 0x67
  4046d4:	9311      	str	r3, [sp, #68]	; 0x44
  4046d6:	e671      	b.n	4043bc <_svfprintf_r+0xf38>
  4046d8:	2b00      	cmp	r3, #0
  4046da:	f340 80c3 	ble.w	404864 <_svfprintf_r+0x13e0>
  4046de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4046e0:	2a00      	cmp	r2, #0
  4046e2:	f040 8099 	bne.w	404818 <_svfprintf_r+0x1394>
  4046e6:	f01b 0f01 	tst.w	fp, #1
  4046ea:	f040 8095 	bne.w	404818 <_svfprintf_r+0x1394>
  4046ee:	9308      	str	r3, [sp, #32]
  4046f0:	930e      	str	r3, [sp, #56]	; 0x38
  4046f2:	e663      	b.n	4043bc <_svfprintf_r+0xf38>
  4046f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046f6:	9308      	str	r3, [sp, #32]
  4046f8:	930e      	str	r3, [sp, #56]	; 0x38
  4046fa:	900a      	str	r0, [sp, #40]	; 0x28
  4046fc:	950f      	str	r5, [sp, #60]	; 0x3c
  4046fe:	f8cd b01c 	str.w	fp, [sp, #28]
  404702:	9012      	str	r0, [sp, #72]	; 0x48
  404704:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404708:	f7fe bfd4 	b.w	4036b4 <_svfprintf_r+0x230>
  40470c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40470e:	2b47      	cmp	r3, #71	; 0x47
  404710:	f47f ae20 	bne.w	404354 <_svfprintf_r+0xed0>
  404714:	f01b 0f01 	tst.w	fp, #1
  404718:	f47f aeee 	bne.w	4044f8 <_svfprintf_r+0x1074>
  40471c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40471e:	1b9b      	subs	r3, r3, r6
  404720:	9313      	str	r3, [sp, #76]	; 0x4c
  404722:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404724:	2b47      	cmp	r3, #71	; 0x47
  404726:	f43f af18 	beq.w	40455a <_svfprintf_r+0x10d6>
  40472a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40472c:	9312      	str	r3, [sp, #72]	; 0x48
  40472e:	e721      	b.n	404574 <_svfprintf_r+0x10f0>
  404730:	424f      	negs	r7, r1
  404732:	3110      	adds	r1, #16
  404734:	4d48      	ldr	r5, [pc, #288]	; (404858 <_svfprintf_r+0x13d4>)
  404736:	da2f      	bge.n	404798 <_svfprintf_r+0x1314>
  404738:	2410      	movs	r4, #16
  40473a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40473e:	e004      	b.n	40474a <_svfprintf_r+0x12c6>
  404740:	f108 0808 	add.w	r8, r8, #8
  404744:	3f10      	subs	r7, #16
  404746:	2f10      	cmp	r7, #16
  404748:	dd26      	ble.n	404798 <_svfprintf_r+0x1314>
  40474a:	3301      	adds	r3, #1
  40474c:	3210      	adds	r2, #16
  40474e:	2b07      	cmp	r3, #7
  404750:	9227      	str	r2, [sp, #156]	; 0x9c
  404752:	9326      	str	r3, [sp, #152]	; 0x98
  404754:	f8c8 5000 	str.w	r5, [r8]
  404758:	f8c8 4004 	str.w	r4, [r8, #4]
  40475c:	ddf0      	ble.n	404740 <_svfprintf_r+0x12bc>
  40475e:	aa25      	add	r2, sp, #148	; 0x94
  404760:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404762:	4658      	mov	r0, fp
  404764:	f001 fffa 	bl	40675c <__ssprint_r>
  404768:	2800      	cmp	r0, #0
  40476a:	f47e af5d 	bne.w	403628 <_svfprintf_r+0x1a4>
  40476e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404770:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404772:	46c8      	mov	r8, r9
  404774:	e7e6      	b.n	404744 <_svfprintf_r+0x12c0>
  404776:	aa25      	add	r2, sp, #148	; 0x94
  404778:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40477a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40477c:	f001 ffee 	bl	40675c <__ssprint_r>
  404780:	2800      	cmp	r0, #0
  404782:	f47e af51 	bne.w	403628 <_svfprintf_r+0x1a4>
  404786:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404788:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40478a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40478c:	46c8      	mov	r8, r9
  40478e:	e667      	b.n	404460 <_svfprintf_r+0xfdc>
  404790:	2000      	movs	r0, #0
  404792:	900a      	str	r0, [sp, #40]	; 0x28
  404794:	f7fe bed0 	b.w	403538 <_svfprintf_r+0xb4>
  404798:	3301      	adds	r3, #1
  40479a:	443a      	add	r2, r7
  40479c:	2b07      	cmp	r3, #7
  40479e:	e888 00a0 	stmia.w	r8, {r5, r7}
  4047a2:	9227      	str	r2, [sp, #156]	; 0x9c
  4047a4:	9326      	str	r3, [sp, #152]	; 0x98
  4047a6:	f108 0808 	add.w	r8, r8, #8
  4047aa:	f77f ae5c 	ble.w	404466 <_svfprintf_r+0xfe2>
  4047ae:	aa25      	add	r2, sp, #148	; 0x94
  4047b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047b2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047b4:	f001 ffd2 	bl	40675c <__ssprint_r>
  4047b8:	2800      	cmp	r0, #0
  4047ba:	f47e af35 	bne.w	403628 <_svfprintf_r+0x1a4>
  4047be:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4047c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047c2:	46c8      	mov	r8, r9
  4047c4:	e64f      	b.n	404466 <_svfprintf_r+0xfe2>
  4047c6:	3330      	adds	r3, #48	; 0x30
  4047c8:	2230      	movs	r2, #48	; 0x30
  4047ca:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4047ce:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4047d2:	ab22      	add	r3, sp, #136	; 0x88
  4047d4:	e70f      	b.n	4045f6 <_svfprintf_r+0x1172>
  4047d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4047da:	4413      	add	r3, r2
  4047dc:	930e      	str	r3, [sp, #56]	; 0x38
  4047de:	e775      	b.n	4046cc <_svfprintf_r+0x1248>
  4047e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4047e2:	e5cb      	b.n	40437c <_svfprintf_r+0xef8>
  4047e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4047e6:	4e1d      	ldr	r6, [pc, #116]	; (40485c <_svfprintf_r+0x13d8>)
  4047e8:	2b00      	cmp	r3, #0
  4047ea:	bfb6      	itet	lt
  4047ec:	272d      	movlt	r7, #45	; 0x2d
  4047ee:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4047f2:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4047f6:	4b1a      	ldr	r3, [pc, #104]	; (404860 <_svfprintf_r+0x13dc>)
  4047f8:	f7ff ba2f 	b.w	403c5a <_svfprintf_r+0x7d6>
  4047fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4047fe:	9808      	ldr	r0, [sp, #32]
  404800:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404802:	4639      	mov	r1, r7
  404804:	f003 f83e 	bl	407884 <__aeabi_dcmpeq>
  404808:	2800      	cmp	r0, #0
  40480a:	f47f ae7f 	bne.w	40450c <_svfprintf_r+0x1088>
  40480e:	f1c5 0501 	rsb	r5, r5, #1
  404812:	951f      	str	r5, [sp, #124]	; 0x7c
  404814:	442c      	add	r4, r5
  404816:	e59e      	b.n	404356 <_svfprintf_r+0xed2>
  404818:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40481a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40481c:	4413      	add	r3, r2
  40481e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404820:	441a      	add	r2, r3
  404822:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404826:	920e      	str	r2, [sp, #56]	; 0x38
  404828:	9308      	str	r3, [sp, #32]
  40482a:	e5c7      	b.n	4043bc <_svfprintf_r+0xf38>
  40482c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40482e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404830:	f1c3 0301 	rsb	r3, r3, #1
  404834:	441a      	add	r2, r3
  404836:	4613      	mov	r3, r2
  404838:	e7d0      	b.n	4047dc <_svfprintf_r+0x1358>
  40483a:	f01b 0301 	ands.w	r3, fp, #1
  40483e:	9312      	str	r3, [sp, #72]	; 0x48
  404840:	f47f aee2 	bne.w	404608 <_svfprintf_r+0x1184>
  404844:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404846:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40484a:	9308      	str	r3, [sp, #32]
  40484c:	e5b6      	b.n	4043bc <_svfprintf_r+0xf38>
  40484e:	bf00      	nop
  404850:	66666667 	.word	0x66666667
  404854:	004083f8 	.word	0x004083f8
  404858:	00408414 	.word	0x00408414
  40485c:	004083cc 	.word	0x004083cc
  404860:	004083c8 	.word	0x004083c8
  404864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404866:	b913      	cbnz	r3, 40486e <_svfprintf_r+0x13ea>
  404868:	f01b 0f01 	tst.w	fp, #1
  40486c:	d002      	beq.n	404874 <_svfprintf_r+0x13f0>
  40486e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404870:	3301      	adds	r3, #1
  404872:	e7d4      	b.n	40481e <_svfprintf_r+0x139a>
  404874:	2301      	movs	r3, #1
  404876:	e73a      	b.n	4046ee <_svfprintf_r+0x126a>
  404878:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40487a:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40487e:	6828      	ldr	r0, [r5, #0]
  404880:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  404884:	900a      	str	r0, [sp, #40]	; 0x28
  404886:	4628      	mov	r0, r5
  404888:	3004      	adds	r0, #4
  40488a:	46a2      	mov	sl, r4
  40488c:	900f      	str	r0, [sp, #60]	; 0x3c
  40488e:	f7fe be51 	b.w	403534 <_svfprintf_r+0xb0>
  404892:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404896:	f7ff b867 	b.w	403968 <_svfprintf_r+0x4e4>
  40489a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40489e:	f7ff ba15 	b.w	403ccc <_svfprintf_r+0x848>
  4048a2:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4048a6:	e6a6      	b.n	4045f6 <_svfprintf_r+0x1172>
  4048a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4048ac:	f7ff b8eb 	b.w	403a86 <_svfprintf_r+0x602>
  4048b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4048b2:	230c      	movs	r3, #12
  4048b4:	6013      	str	r3, [r2, #0]
  4048b6:	f04f 33ff 	mov.w	r3, #4294967295
  4048ba:	9309      	str	r3, [sp, #36]	; 0x24
  4048bc:	f7fe bebd 	b.w	40363a <_svfprintf_r+0x1b6>
  4048c0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4048c4:	f7ff b99a 	b.w	403bfc <_svfprintf_r+0x778>
  4048c8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4048cc:	f7ff b976 	b.w	403bbc <_svfprintf_r+0x738>
  4048d0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4048d4:	f7ff b959 	b.w	403b8a <_svfprintf_r+0x706>
  4048d8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4048dc:	f7ff b912 	b.w	403b04 <_svfprintf_r+0x680>

004048e0 <register_fini>:
  4048e0:	4b02      	ldr	r3, [pc, #8]	; (4048ec <register_fini+0xc>)
  4048e2:	b113      	cbz	r3, 4048ea <register_fini+0xa>
  4048e4:	4802      	ldr	r0, [pc, #8]	; (4048f0 <register_fini+0x10>)
  4048e6:	f000 b805 	b.w	4048f4 <atexit>
  4048ea:	4770      	bx	lr
  4048ec:	00000000 	.word	0x00000000
  4048f0:	0040587d 	.word	0x0040587d

004048f4 <atexit>:
  4048f4:	2300      	movs	r3, #0
  4048f6:	4601      	mov	r1, r0
  4048f8:	461a      	mov	r2, r3
  4048fa:	4618      	mov	r0, r3
  4048fc:	f001 bfac 	b.w	406858 <__register_exitproc>

00404900 <quorem>:
  404900:	6902      	ldr	r2, [r0, #16]
  404902:	690b      	ldr	r3, [r1, #16]
  404904:	4293      	cmp	r3, r2
  404906:	f300 808d 	bgt.w	404a24 <quorem+0x124>
  40490a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40490e:	f103 38ff 	add.w	r8, r3, #4294967295
  404912:	f101 0714 	add.w	r7, r1, #20
  404916:	f100 0b14 	add.w	fp, r0, #20
  40491a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40491e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404922:	ea4f 0488 	mov.w	r4, r8, lsl #2
  404926:	b083      	sub	sp, #12
  404928:	3201      	adds	r2, #1
  40492a:	fbb3 f9f2 	udiv	r9, r3, r2
  40492e:	eb0b 0304 	add.w	r3, fp, r4
  404932:	9400      	str	r4, [sp, #0]
  404934:	eb07 0a04 	add.w	sl, r7, r4
  404938:	9301      	str	r3, [sp, #4]
  40493a:	f1b9 0f00 	cmp.w	r9, #0
  40493e:	d039      	beq.n	4049b4 <quorem+0xb4>
  404940:	2500      	movs	r5, #0
  404942:	462e      	mov	r6, r5
  404944:	46bc      	mov	ip, r7
  404946:	46de      	mov	lr, fp
  404948:	f85c 4b04 	ldr.w	r4, [ip], #4
  40494c:	f8de 3000 	ldr.w	r3, [lr]
  404950:	b2a2      	uxth	r2, r4
  404952:	fb09 5502 	mla	r5, r9, r2, r5
  404956:	0c22      	lsrs	r2, r4, #16
  404958:	0c2c      	lsrs	r4, r5, #16
  40495a:	fb09 4202 	mla	r2, r9, r2, r4
  40495e:	b2ad      	uxth	r5, r5
  404960:	1b75      	subs	r5, r6, r5
  404962:	b296      	uxth	r6, r2
  404964:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  404968:	fa15 f383 	uxtah	r3, r5, r3
  40496c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404970:	b29b      	uxth	r3, r3
  404972:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  404976:	45e2      	cmp	sl, ip
  404978:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40497c:	f84e 3b04 	str.w	r3, [lr], #4
  404980:	ea4f 4626 	mov.w	r6, r6, asr #16
  404984:	d2e0      	bcs.n	404948 <quorem+0x48>
  404986:	9b00      	ldr	r3, [sp, #0]
  404988:	f85b 3003 	ldr.w	r3, [fp, r3]
  40498c:	b993      	cbnz	r3, 4049b4 <quorem+0xb4>
  40498e:	9c01      	ldr	r4, [sp, #4]
  404990:	1f23      	subs	r3, r4, #4
  404992:	459b      	cmp	fp, r3
  404994:	d20c      	bcs.n	4049b0 <quorem+0xb0>
  404996:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40499a:	b94b      	cbnz	r3, 4049b0 <quorem+0xb0>
  40499c:	f1a4 0308 	sub.w	r3, r4, #8
  4049a0:	e002      	b.n	4049a8 <quorem+0xa8>
  4049a2:	681a      	ldr	r2, [r3, #0]
  4049a4:	3b04      	subs	r3, #4
  4049a6:	b91a      	cbnz	r2, 4049b0 <quorem+0xb0>
  4049a8:	459b      	cmp	fp, r3
  4049aa:	f108 38ff 	add.w	r8, r8, #4294967295
  4049ae:	d3f8      	bcc.n	4049a2 <quorem+0xa2>
  4049b0:	f8c0 8010 	str.w	r8, [r0, #16]
  4049b4:	4604      	mov	r4, r0
  4049b6:	f001 fd37 	bl	406428 <__mcmp>
  4049ba:	2800      	cmp	r0, #0
  4049bc:	db2e      	blt.n	404a1c <quorem+0x11c>
  4049be:	f109 0901 	add.w	r9, r9, #1
  4049c2:	465d      	mov	r5, fp
  4049c4:	2300      	movs	r3, #0
  4049c6:	f857 1b04 	ldr.w	r1, [r7], #4
  4049ca:	6828      	ldr	r0, [r5, #0]
  4049cc:	b28a      	uxth	r2, r1
  4049ce:	1a9a      	subs	r2, r3, r2
  4049d0:	0c0b      	lsrs	r3, r1, #16
  4049d2:	fa12 f280 	uxtah	r2, r2, r0
  4049d6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4049da:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4049de:	b292      	uxth	r2, r2
  4049e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4049e4:	45ba      	cmp	sl, r7
  4049e6:	f845 2b04 	str.w	r2, [r5], #4
  4049ea:	ea4f 4323 	mov.w	r3, r3, asr #16
  4049ee:	d2ea      	bcs.n	4049c6 <quorem+0xc6>
  4049f0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4049f4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4049f8:	b982      	cbnz	r2, 404a1c <quorem+0x11c>
  4049fa:	1f1a      	subs	r2, r3, #4
  4049fc:	4593      	cmp	fp, r2
  4049fe:	d20b      	bcs.n	404a18 <quorem+0x118>
  404a00:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404a04:	b942      	cbnz	r2, 404a18 <quorem+0x118>
  404a06:	3b08      	subs	r3, #8
  404a08:	e002      	b.n	404a10 <quorem+0x110>
  404a0a:	681a      	ldr	r2, [r3, #0]
  404a0c:	3b04      	subs	r3, #4
  404a0e:	b91a      	cbnz	r2, 404a18 <quorem+0x118>
  404a10:	459b      	cmp	fp, r3
  404a12:	f108 38ff 	add.w	r8, r8, #4294967295
  404a16:	d3f8      	bcc.n	404a0a <quorem+0x10a>
  404a18:	f8c4 8010 	str.w	r8, [r4, #16]
  404a1c:	4648      	mov	r0, r9
  404a1e:	b003      	add	sp, #12
  404a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a24:	2000      	movs	r0, #0
  404a26:	4770      	bx	lr

00404a28 <_dtoa_r>:
  404a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a2c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404a2e:	b09b      	sub	sp, #108	; 0x6c
  404a30:	4604      	mov	r4, r0
  404a32:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  404a34:	4692      	mov	sl, r2
  404a36:	469b      	mov	fp, r3
  404a38:	b141      	cbz	r1, 404a4c <_dtoa_r+0x24>
  404a3a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404a3c:	604a      	str	r2, [r1, #4]
  404a3e:	2301      	movs	r3, #1
  404a40:	4093      	lsls	r3, r2
  404a42:	608b      	str	r3, [r1, #8]
  404a44:	f001 fb18 	bl	406078 <_Bfree>
  404a48:	2300      	movs	r3, #0
  404a4a:	6423      	str	r3, [r4, #64]	; 0x40
  404a4c:	f1bb 0f00 	cmp.w	fp, #0
  404a50:	465d      	mov	r5, fp
  404a52:	db35      	blt.n	404ac0 <_dtoa_r+0x98>
  404a54:	2300      	movs	r3, #0
  404a56:	6033      	str	r3, [r6, #0]
  404a58:	4b9d      	ldr	r3, [pc, #628]	; (404cd0 <_dtoa_r+0x2a8>)
  404a5a:	43ab      	bics	r3, r5
  404a5c:	d015      	beq.n	404a8a <_dtoa_r+0x62>
  404a5e:	4650      	mov	r0, sl
  404a60:	4659      	mov	r1, fp
  404a62:	2200      	movs	r2, #0
  404a64:	2300      	movs	r3, #0
  404a66:	f002 ff0d 	bl	407884 <__aeabi_dcmpeq>
  404a6a:	4680      	mov	r8, r0
  404a6c:	2800      	cmp	r0, #0
  404a6e:	d02d      	beq.n	404acc <_dtoa_r+0xa4>
  404a70:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404a72:	2301      	movs	r3, #1
  404a74:	6013      	str	r3, [r2, #0]
  404a76:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404a78:	2b00      	cmp	r3, #0
  404a7a:	f000 80bd 	beq.w	404bf8 <_dtoa_r+0x1d0>
  404a7e:	4895      	ldr	r0, [pc, #596]	; (404cd4 <_dtoa_r+0x2ac>)
  404a80:	6018      	str	r0, [r3, #0]
  404a82:	3801      	subs	r0, #1
  404a84:	b01b      	add	sp, #108	; 0x6c
  404a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a8a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404a8c:	f242 730f 	movw	r3, #9999	; 0x270f
  404a90:	6013      	str	r3, [r2, #0]
  404a92:	f1ba 0f00 	cmp.w	sl, #0
  404a96:	d10d      	bne.n	404ab4 <_dtoa_r+0x8c>
  404a98:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404a9c:	b955      	cbnz	r5, 404ab4 <_dtoa_r+0x8c>
  404a9e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404aa0:	488d      	ldr	r0, [pc, #564]	; (404cd8 <_dtoa_r+0x2b0>)
  404aa2:	2b00      	cmp	r3, #0
  404aa4:	d0ee      	beq.n	404a84 <_dtoa_r+0x5c>
  404aa6:	f100 0308 	add.w	r3, r0, #8
  404aaa:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404aac:	6013      	str	r3, [r2, #0]
  404aae:	b01b      	add	sp, #108	; 0x6c
  404ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ab4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404ab6:	4889      	ldr	r0, [pc, #548]	; (404cdc <_dtoa_r+0x2b4>)
  404ab8:	2b00      	cmp	r3, #0
  404aba:	d0e3      	beq.n	404a84 <_dtoa_r+0x5c>
  404abc:	1cc3      	adds	r3, r0, #3
  404abe:	e7f4      	b.n	404aaa <_dtoa_r+0x82>
  404ac0:	2301      	movs	r3, #1
  404ac2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  404ac6:	6033      	str	r3, [r6, #0]
  404ac8:	46ab      	mov	fp, r5
  404aca:	e7c5      	b.n	404a58 <_dtoa_r+0x30>
  404acc:	aa18      	add	r2, sp, #96	; 0x60
  404ace:	ab19      	add	r3, sp, #100	; 0x64
  404ad0:	9201      	str	r2, [sp, #4]
  404ad2:	9300      	str	r3, [sp, #0]
  404ad4:	4652      	mov	r2, sl
  404ad6:	465b      	mov	r3, fp
  404ad8:	4620      	mov	r0, r4
  404ada:	f001 fd45 	bl	406568 <__d2b>
  404ade:	0d2b      	lsrs	r3, r5, #20
  404ae0:	4681      	mov	r9, r0
  404ae2:	d071      	beq.n	404bc8 <_dtoa_r+0x1a0>
  404ae4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404ae8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404aec:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404aee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  404af2:	4650      	mov	r0, sl
  404af4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404af8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404afc:	2200      	movs	r2, #0
  404afe:	4b78      	ldr	r3, [pc, #480]	; (404ce0 <_dtoa_r+0x2b8>)
  404b00:	f002 faa4 	bl	40704c <__aeabi_dsub>
  404b04:	a36c      	add	r3, pc, #432	; (adr r3, 404cb8 <_dtoa_r+0x290>)
  404b06:	e9d3 2300 	ldrd	r2, r3, [r3]
  404b0a:	f002 fc53 	bl	4073b4 <__aeabi_dmul>
  404b0e:	a36c      	add	r3, pc, #432	; (adr r3, 404cc0 <_dtoa_r+0x298>)
  404b10:	e9d3 2300 	ldrd	r2, r3, [r3]
  404b14:	f002 fa9c 	bl	407050 <__adddf3>
  404b18:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404b1c:	4630      	mov	r0, r6
  404b1e:	f002 fbe3 	bl	4072e8 <__aeabi_i2d>
  404b22:	a369      	add	r3, pc, #420	; (adr r3, 404cc8 <_dtoa_r+0x2a0>)
  404b24:	e9d3 2300 	ldrd	r2, r3, [r3]
  404b28:	f002 fc44 	bl	4073b4 <__aeabi_dmul>
  404b2c:	4602      	mov	r2, r0
  404b2e:	460b      	mov	r3, r1
  404b30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404b34:	f002 fa8c 	bl	407050 <__adddf3>
  404b38:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404b3c:	f002 feea 	bl	407914 <__aeabi_d2iz>
  404b40:	2200      	movs	r2, #0
  404b42:	9002      	str	r0, [sp, #8]
  404b44:	2300      	movs	r3, #0
  404b46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404b4a:	f002 fea5 	bl	407898 <__aeabi_dcmplt>
  404b4e:	2800      	cmp	r0, #0
  404b50:	f040 8173 	bne.w	404e3a <_dtoa_r+0x412>
  404b54:	9d02      	ldr	r5, [sp, #8]
  404b56:	2d16      	cmp	r5, #22
  404b58:	f200 815d 	bhi.w	404e16 <_dtoa_r+0x3ee>
  404b5c:	4b61      	ldr	r3, [pc, #388]	; (404ce4 <_dtoa_r+0x2bc>)
  404b5e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  404b62:	e9d3 0100 	ldrd	r0, r1, [r3]
  404b66:	4652      	mov	r2, sl
  404b68:	465b      	mov	r3, fp
  404b6a:	f002 feb3 	bl	4078d4 <__aeabi_dcmpgt>
  404b6e:	2800      	cmp	r0, #0
  404b70:	f000 81c5 	beq.w	404efe <_dtoa_r+0x4d6>
  404b74:	1e6b      	subs	r3, r5, #1
  404b76:	9302      	str	r3, [sp, #8]
  404b78:	2300      	movs	r3, #0
  404b7a:	930e      	str	r3, [sp, #56]	; 0x38
  404b7c:	1bbf      	subs	r7, r7, r6
  404b7e:	1e7b      	subs	r3, r7, #1
  404b80:	9306      	str	r3, [sp, #24]
  404b82:	f100 8154 	bmi.w	404e2e <_dtoa_r+0x406>
  404b86:	2300      	movs	r3, #0
  404b88:	9308      	str	r3, [sp, #32]
  404b8a:	9b02      	ldr	r3, [sp, #8]
  404b8c:	2b00      	cmp	r3, #0
  404b8e:	f2c0 8145 	blt.w	404e1c <_dtoa_r+0x3f4>
  404b92:	9a06      	ldr	r2, [sp, #24]
  404b94:	930d      	str	r3, [sp, #52]	; 0x34
  404b96:	4611      	mov	r1, r2
  404b98:	4419      	add	r1, r3
  404b9a:	2300      	movs	r3, #0
  404b9c:	9106      	str	r1, [sp, #24]
  404b9e:	930c      	str	r3, [sp, #48]	; 0x30
  404ba0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ba2:	2b09      	cmp	r3, #9
  404ba4:	d82a      	bhi.n	404bfc <_dtoa_r+0x1d4>
  404ba6:	2b05      	cmp	r3, #5
  404ba8:	f340 865b 	ble.w	405862 <_dtoa_r+0xe3a>
  404bac:	3b04      	subs	r3, #4
  404bae:	9324      	str	r3, [sp, #144]	; 0x90
  404bb0:	2500      	movs	r5, #0
  404bb2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404bb4:	3b02      	subs	r3, #2
  404bb6:	2b03      	cmp	r3, #3
  404bb8:	f200 8642 	bhi.w	405840 <_dtoa_r+0xe18>
  404bbc:	e8df f013 	tbh	[pc, r3, lsl #1]
  404bc0:	02c903d4 	.word	0x02c903d4
  404bc4:	046103df 	.word	0x046103df
  404bc8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404bca:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404bcc:	443e      	add	r6, r7
  404bce:	f206 4332 	addw	r3, r6, #1074	; 0x432
  404bd2:	2b20      	cmp	r3, #32
  404bd4:	f340 818e 	ble.w	404ef4 <_dtoa_r+0x4cc>
  404bd8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404bdc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404be0:	409d      	lsls	r5, r3
  404be2:	fa2a f000 	lsr.w	r0, sl, r0
  404be6:	4328      	orrs	r0, r5
  404be8:	f002 fb6e 	bl	4072c8 <__aeabi_ui2d>
  404bec:	2301      	movs	r3, #1
  404bee:	3e01      	subs	r6, #1
  404bf0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404bf4:	9314      	str	r3, [sp, #80]	; 0x50
  404bf6:	e781      	b.n	404afc <_dtoa_r+0xd4>
  404bf8:	483b      	ldr	r0, [pc, #236]	; (404ce8 <_dtoa_r+0x2c0>)
  404bfa:	e743      	b.n	404a84 <_dtoa_r+0x5c>
  404bfc:	2100      	movs	r1, #0
  404bfe:	6461      	str	r1, [r4, #68]	; 0x44
  404c00:	4620      	mov	r0, r4
  404c02:	9125      	str	r1, [sp, #148]	; 0x94
  404c04:	f001 fa12 	bl	40602c <_Balloc>
  404c08:	f04f 33ff 	mov.w	r3, #4294967295
  404c0c:	930a      	str	r3, [sp, #40]	; 0x28
  404c0e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404c10:	930f      	str	r3, [sp, #60]	; 0x3c
  404c12:	2301      	movs	r3, #1
  404c14:	9004      	str	r0, [sp, #16]
  404c16:	6420      	str	r0, [r4, #64]	; 0x40
  404c18:	9224      	str	r2, [sp, #144]	; 0x90
  404c1a:	930b      	str	r3, [sp, #44]	; 0x2c
  404c1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404c1e:	2b00      	cmp	r3, #0
  404c20:	f2c0 80d9 	blt.w	404dd6 <_dtoa_r+0x3ae>
  404c24:	9a02      	ldr	r2, [sp, #8]
  404c26:	2a0e      	cmp	r2, #14
  404c28:	f300 80d5 	bgt.w	404dd6 <_dtoa_r+0x3ae>
  404c2c:	4b2d      	ldr	r3, [pc, #180]	; (404ce4 <_dtoa_r+0x2bc>)
  404c2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404c32:	e9d3 2300 	ldrd	r2, r3, [r3]
  404c36:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404c3a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404c3c:	2b00      	cmp	r3, #0
  404c3e:	f2c0 83ba 	blt.w	4053b6 <_dtoa_r+0x98e>
  404c42:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  404c46:	4650      	mov	r0, sl
  404c48:	462a      	mov	r2, r5
  404c4a:	4633      	mov	r3, r6
  404c4c:	4659      	mov	r1, fp
  404c4e:	f002 fcdb 	bl	407608 <__aeabi_ddiv>
  404c52:	f002 fe5f 	bl	407914 <__aeabi_d2iz>
  404c56:	4680      	mov	r8, r0
  404c58:	f002 fb46 	bl	4072e8 <__aeabi_i2d>
  404c5c:	462a      	mov	r2, r5
  404c5e:	4633      	mov	r3, r6
  404c60:	f002 fba8 	bl	4073b4 <__aeabi_dmul>
  404c64:	460b      	mov	r3, r1
  404c66:	4602      	mov	r2, r0
  404c68:	4659      	mov	r1, fp
  404c6a:	4650      	mov	r0, sl
  404c6c:	f002 f9ee 	bl	40704c <__aeabi_dsub>
  404c70:	9d04      	ldr	r5, [sp, #16]
  404c72:	f108 0330 	add.w	r3, r8, #48	; 0x30
  404c76:	702b      	strb	r3, [r5, #0]
  404c78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c7a:	2b01      	cmp	r3, #1
  404c7c:	4606      	mov	r6, r0
  404c7e:	460f      	mov	r7, r1
  404c80:	f105 0501 	add.w	r5, r5, #1
  404c84:	d068      	beq.n	404d58 <_dtoa_r+0x330>
  404c86:	2200      	movs	r2, #0
  404c88:	4b18      	ldr	r3, [pc, #96]	; (404cec <_dtoa_r+0x2c4>)
  404c8a:	f002 fb93 	bl	4073b4 <__aeabi_dmul>
  404c8e:	2200      	movs	r2, #0
  404c90:	2300      	movs	r3, #0
  404c92:	4606      	mov	r6, r0
  404c94:	460f      	mov	r7, r1
  404c96:	f002 fdf5 	bl	407884 <__aeabi_dcmpeq>
  404c9a:	2800      	cmp	r0, #0
  404c9c:	f040 8088 	bne.w	404db0 <_dtoa_r+0x388>
  404ca0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  404ca4:	f04f 0a00 	mov.w	sl, #0
  404ca8:	f8df b040 	ldr.w	fp, [pc, #64]	; 404cec <_dtoa_r+0x2c4>
  404cac:	940c      	str	r4, [sp, #48]	; 0x30
  404cae:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  404cb2:	e028      	b.n	404d06 <_dtoa_r+0x2de>
  404cb4:	f3af 8000 	nop.w
  404cb8:	636f4361 	.word	0x636f4361
  404cbc:	3fd287a7 	.word	0x3fd287a7
  404cc0:	8b60c8b3 	.word	0x8b60c8b3
  404cc4:	3fc68a28 	.word	0x3fc68a28
  404cc8:	509f79fb 	.word	0x509f79fb
  404ccc:	3fd34413 	.word	0x3fd34413
  404cd0:	7ff00000 	.word	0x7ff00000
  404cd4:	00408401 	.word	0x00408401
  404cd8:	00408424 	.word	0x00408424
  404cdc:	00408430 	.word	0x00408430
  404ce0:	3ff80000 	.word	0x3ff80000
  404ce4:	00408460 	.word	0x00408460
  404ce8:	00408400 	.word	0x00408400
  404cec:	40240000 	.word	0x40240000
  404cf0:	f002 fb60 	bl	4073b4 <__aeabi_dmul>
  404cf4:	2200      	movs	r2, #0
  404cf6:	2300      	movs	r3, #0
  404cf8:	4606      	mov	r6, r0
  404cfa:	460f      	mov	r7, r1
  404cfc:	f002 fdc2 	bl	407884 <__aeabi_dcmpeq>
  404d00:	2800      	cmp	r0, #0
  404d02:	f040 83c1 	bne.w	405488 <_dtoa_r+0xa60>
  404d06:	4642      	mov	r2, r8
  404d08:	464b      	mov	r3, r9
  404d0a:	4630      	mov	r0, r6
  404d0c:	4639      	mov	r1, r7
  404d0e:	f002 fc7b 	bl	407608 <__aeabi_ddiv>
  404d12:	f002 fdff 	bl	407914 <__aeabi_d2iz>
  404d16:	4604      	mov	r4, r0
  404d18:	f002 fae6 	bl	4072e8 <__aeabi_i2d>
  404d1c:	4642      	mov	r2, r8
  404d1e:	464b      	mov	r3, r9
  404d20:	f002 fb48 	bl	4073b4 <__aeabi_dmul>
  404d24:	4602      	mov	r2, r0
  404d26:	460b      	mov	r3, r1
  404d28:	4630      	mov	r0, r6
  404d2a:	4639      	mov	r1, r7
  404d2c:	f002 f98e 	bl	40704c <__aeabi_dsub>
  404d30:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  404d34:	9e04      	ldr	r6, [sp, #16]
  404d36:	f805 eb01 	strb.w	lr, [r5], #1
  404d3a:	eba5 0e06 	sub.w	lr, r5, r6
  404d3e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404d40:	45b6      	cmp	lr, r6
  404d42:	e9cd 0106 	strd	r0, r1, [sp, #24]
  404d46:	4652      	mov	r2, sl
  404d48:	465b      	mov	r3, fp
  404d4a:	d1d1      	bne.n	404cf0 <_dtoa_r+0x2c8>
  404d4c:	46a0      	mov	r8, r4
  404d4e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404d52:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404d54:	4606      	mov	r6, r0
  404d56:	460f      	mov	r7, r1
  404d58:	4632      	mov	r2, r6
  404d5a:	463b      	mov	r3, r7
  404d5c:	4630      	mov	r0, r6
  404d5e:	4639      	mov	r1, r7
  404d60:	f002 f976 	bl	407050 <__adddf3>
  404d64:	4606      	mov	r6, r0
  404d66:	460f      	mov	r7, r1
  404d68:	4602      	mov	r2, r0
  404d6a:	460b      	mov	r3, r1
  404d6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404d70:	f002 fd92 	bl	407898 <__aeabi_dcmplt>
  404d74:	b948      	cbnz	r0, 404d8a <_dtoa_r+0x362>
  404d76:	4632      	mov	r2, r6
  404d78:	463b      	mov	r3, r7
  404d7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404d7e:	f002 fd81 	bl	407884 <__aeabi_dcmpeq>
  404d82:	b1a8      	cbz	r0, 404db0 <_dtoa_r+0x388>
  404d84:	f018 0f01 	tst.w	r8, #1
  404d88:	d012      	beq.n	404db0 <_dtoa_r+0x388>
  404d8a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404d8e:	9a04      	ldr	r2, [sp, #16]
  404d90:	1e6b      	subs	r3, r5, #1
  404d92:	e004      	b.n	404d9e <_dtoa_r+0x376>
  404d94:	429a      	cmp	r2, r3
  404d96:	f000 8401 	beq.w	40559c <_dtoa_r+0xb74>
  404d9a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404d9e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  404da2:	f103 0501 	add.w	r5, r3, #1
  404da6:	d0f5      	beq.n	404d94 <_dtoa_r+0x36c>
  404da8:	f108 0801 	add.w	r8, r8, #1
  404dac:	f883 8000 	strb.w	r8, [r3]
  404db0:	4649      	mov	r1, r9
  404db2:	4620      	mov	r0, r4
  404db4:	f001 f960 	bl	406078 <_Bfree>
  404db8:	2200      	movs	r2, #0
  404dba:	9b02      	ldr	r3, [sp, #8]
  404dbc:	702a      	strb	r2, [r5, #0]
  404dbe:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404dc0:	3301      	adds	r3, #1
  404dc2:	6013      	str	r3, [r2, #0]
  404dc4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404dc6:	2b00      	cmp	r3, #0
  404dc8:	f000 839e 	beq.w	405508 <_dtoa_r+0xae0>
  404dcc:	9804      	ldr	r0, [sp, #16]
  404dce:	601d      	str	r5, [r3, #0]
  404dd0:	b01b      	add	sp, #108	; 0x6c
  404dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404dd8:	2a00      	cmp	r2, #0
  404dda:	d03e      	beq.n	404e5a <_dtoa_r+0x432>
  404ddc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404dde:	2a01      	cmp	r2, #1
  404de0:	f340 8311 	ble.w	405406 <_dtoa_r+0x9de>
  404de4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404de6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404de8:	1e5f      	subs	r7, r3, #1
  404dea:	42ba      	cmp	r2, r7
  404dec:	f2c0 838f 	blt.w	40550e <_dtoa_r+0xae6>
  404df0:	1bd7      	subs	r7, r2, r7
  404df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404df4:	2b00      	cmp	r3, #0
  404df6:	f2c0 848b 	blt.w	405710 <_dtoa_r+0xce8>
  404dfa:	9d08      	ldr	r5, [sp, #32]
  404dfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404dfe:	9a08      	ldr	r2, [sp, #32]
  404e00:	441a      	add	r2, r3
  404e02:	9208      	str	r2, [sp, #32]
  404e04:	9a06      	ldr	r2, [sp, #24]
  404e06:	2101      	movs	r1, #1
  404e08:	441a      	add	r2, r3
  404e0a:	4620      	mov	r0, r4
  404e0c:	9206      	str	r2, [sp, #24]
  404e0e:	f001 f9cd 	bl	4061ac <__i2b>
  404e12:	4606      	mov	r6, r0
  404e14:	e024      	b.n	404e60 <_dtoa_r+0x438>
  404e16:	2301      	movs	r3, #1
  404e18:	930e      	str	r3, [sp, #56]	; 0x38
  404e1a:	e6af      	b.n	404b7c <_dtoa_r+0x154>
  404e1c:	9a08      	ldr	r2, [sp, #32]
  404e1e:	9b02      	ldr	r3, [sp, #8]
  404e20:	1ad2      	subs	r2, r2, r3
  404e22:	425b      	negs	r3, r3
  404e24:	930c      	str	r3, [sp, #48]	; 0x30
  404e26:	2300      	movs	r3, #0
  404e28:	9208      	str	r2, [sp, #32]
  404e2a:	930d      	str	r3, [sp, #52]	; 0x34
  404e2c:	e6b8      	b.n	404ba0 <_dtoa_r+0x178>
  404e2e:	f1c7 0301 	rsb	r3, r7, #1
  404e32:	9308      	str	r3, [sp, #32]
  404e34:	2300      	movs	r3, #0
  404e36:	9306      	str	r3, [sp, #24]
  404e38:	e6a7      	b.n	404b8a <_dtoa_r+0x162>
  404e3a:	9d02      	ldr	r5, [sp, #8]
  404e3c:	4628      	mov	r0, r5
  404e3e:	f002 fa53 	bl	4072e8 <__aeabi_i2d>
  404e42:	4602      	mov	r2, r0
  404e44:	460b      	mov	r3, r1
  404e46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404e4a:	f002 fd1b 	bl	407884 <__aeabi_dcmpeq>
  404e4e:	2800      	cmp	r0, #0
  404e50:	f47f ae80 	bne.w	404b54 <_dtoa_r+0x12c>
  404e54:	1e6b      	subs	r3, r5, #1
  404e56:	9302      	str	r3, [sp, #8]
  404e58:	e67c      	b.n	404b54 <_dtoa_r+0x12c>
  404e5a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404e5c:	9d08      	ldr	r5, [sp, #32]
  404e5e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  404e60:	2d00      	cmp	r5, #0
  404e62:	dd0c      	ble.n	404e7e <_dtoa_r+0x456>
  404e64:	9906      	ldr	r1, [sp, #24]
  404e66:	2900      	cmp	r1, #0
  404e68:	460b      	mov	r3, r1
  404e6a:	dd08      	ble.n	404e7e <_dtoa_r+0x456>
  404e6c:	42a9      	cmp	r1, r5
  404e6e:	9a08      	ldr	r2, [sp, #32]
  404e70:	bfa8      	it	ge
  404e72:	462b      	movge	r3, r5
  404e74:	1ad2      	subs	r2, r2, r3
  404e76:	1aed      	subs	r5, r5, r3
  404e78:	1acb      	subs	r3, r1, r3
  404e7a:	9208      	str	r2, [sp, #32]
  404e7c:	9306      	str	r3, [sp, #24]
  404e7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404e80:	b1d3      	cbz	r3, 404eb8 <_dtoa_r+0x490>
  404e82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404e84:	2b00      	cmp	r3, #0
  404e86:	f000 82b7 	beq.w	4053f8 <_dtoa_r+0x9d0>
  404e8a:	2f00      	cmp	r7, #0
  404e8c:	dd10      	ble.n	404eb0 <_dtoa_r+0x488>
  404e8e:	4631      	mov	r1, r6
  404e90:	463a      	mov	r2, r7
  404e92:	4620      	mov	r0, r4
  404e94:	f001 fa26 	bl	4062e4 <__pow5mult>
  404e98:	464a      	mov	r2, r9
  404e9a:	4601      	mov	r1, r0
  404e9c:	4606      	mov	r6, r0
  404e9e:	4620      	mov	r0, r4
  404ea0:	f001 f98e 	bl	4061c0 <__multiply>
  404ea4:	4649      	mov	r1, r9
  404ea6:	4680      	mov	r8, r0
  404ea8:	4620      	mov	r0, r4
  404eaa:	f001 f8e5 	bl	406078 <_Bfree>
  404eae:	46c1      	mov	r9, r8
  404eb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404eb2:	1bda      	subs	r2, r3, r7
  404eb4:	f040 82a1 	bne.w	4053fa <_dtoa_r+0x9d2>
  404eb8:	2101      	movs	r1, #1
  404eba:	4620      	mov	r0, r4
  404ebc:	f001 f976 	bl	4061ac <__i2b>
  404ec0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404ec2:	2b00      	cmp	r3, #0
  404ec4:	4680      	mov	r8, r0
  404ec6:	dd1c      	ble.n	404f02 <_dtoa_r+0x4da>
  404ec8:	4601      	mov	r1, r0
  404eca:	461a      	mov	r2, r3
  404ecc:	4620      	mov	r0, r4
  404ece:	f001 fa09 	bl	4062e4 <__pow5mult>
  404ed2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ed4:	2b01      	cmp	r3, #1
  404ed6:	4680      	mov	r8, r0
  404ed8:	f340 8254 	ble.w	405384 <_dtoa_r+0x95c>
  404edc:	2300      	movs	r3, #0
  404ede:	930c      	str	r3, [sp, #48]	; 0x30
  404ee0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404ee4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404ee8:	6918      	ldr	r0, [r3, #16]
  404eea:	f001 f90f 	bl	40610c <__hi0bits>
  404eee:	f1c0 0020 	rsb	r0, r0, #32
  404ef2:	e010      	b.n	404f16 <_dtoa_r+0x4ee>
  404ef4:	f1c3 0520 	rsb	r5, r3, #32
  404ef8:	fa0a f005 	lsl.w	r0, sl, r5
  404efc:	e674      	b.n	404be8 <_dtoa_r+0x1c0>
  404efe:	900e      	str	r0, [sp, #56]	; 0x38
  404f00:	e63c      	b.n	404b7c <_dtoa_r+0x154>
  404f02:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f04:	2b01      	cmp	r3, #1
  404f06:	f340 8287 	ble.w	405418 <_dtoa_r+0x9f0>
  404f0a:	2300      	movs	r3, #0
  404f0c:	930c      	str	r3, [sp, #48]	; 0x30
  404f0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404f10:	2001      	movs	r0, #1
  404f12:	2b00      	cmp	r3, #0
  404f14:	d1e4      	bne.n	404ee0 <_dtoa_r+0x4b8>
  404f16:	9a06      	ldr	r2, [sp, #24]
  404f18:	4410      	add	r0, r2
  404f1a:	f010 001f 	ands.w	r0, r0, #31
  404f1e:	f000 80a1 	beq.w	405064 <_dtoa_r+0x63c>
  404f22:	f1c0 0320 	rsb	r3, r0, #32
  404f26:	2b04      	cmp	r3, #4
  404f28:	f340 849e 	ble.w	405868 <_dtoa_r+0xe40>
  404f2c:	9b08      	ldr	r3, [sp, #32]
  404f2e:	f1c0 001c 	rsb	r0, r0, #28
  404f32:	4403      	add	r3, r0
  404f34:	9308      	str	r3, [sp, #32]
  404f36:	4613      	mov	r3, r2
  404f38:	4403      	add	r3, r0
  404f3a:	4405      	add	r5, r0
  404f3c:	9306      	str	r3, [sp, #24]
  404f3e:	9b08      	ldr	r3, [sp, #32]
  404f40:	2b00      	cmp	r3, #0
  404f42:	dd05      	ble.n	404f50 <_dtoa_r+0x528>
  404f44:	4649      	mov	r1, r9
  404f46:	461a      	mov	r2, r3
  404f48:	4620      	mov	r0, r4
  404f4a:	f001 fa1b 	bl	406384 <__lshift>
  404f4e:	4681      	mov	r9, r0
  404f50:	9b06      	ldr	r3, [sp, #24]
  404f52:	2b00      	cmp	r3, #0
  404f54:	dd05      	ble.n	404f62 <_dtoa_r+0x53a>
  404f56:	4641      	mov	r1, r8
  404f58:	461a      	mov	r2, r3
  404f5a:	4620      	mov	r0, r4
  404f5c:	f001 fa12 	bl	406384 <__lshift>
  404f60:	4680      	mov	r8, r0
  404f62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404f64:	2b00      	cmp	r3, #0
  404f66:	f040 8086 	bne.w	405076 <_dtoa_r+0x64e>
  404f6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f6c:	2b00      	cmp	r3, #0
  404f6e:	f340 8266 	ble.w	40543e <_dtoa_r+0xa16>
  404f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404f74:	2b00      	cmp	r3, #0
  404f76:	f000 8098 	beq.w	4050aa <_dtoa_r+0x682>
  404f7a:	2d00      	cmp	r5, #0
  404f7c:	dd05      	ble.n	404f8a <_dtoa_r+0x562>
  404f7e:	4631      	mov	r1, r6
  404f80:	462a      	mov	r2, r5
  404f82:	4620      	mov	r0, r4
  404f84:	f001 f9fe 	bl	406384 <__lshift>
  404f88:	4606      	mov	r6, r0
  404f8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404f8c:	2b00      	cmp	r3, #0
  404f8e:	f040 8337 	bne.w	405600 <_dtoa_r+0xbd8>
  404f92:	9606      	str	r6, [sp, #24]
  404f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f96:	9a04      	ldr	r2, [sp, #16]
  404f98:	f8dd b018 	ldr.w	fp, [sp, #24]
  404f9c:	3b01      	subs	r3, #1
  404f9e:	18d3      	adds	r3, r2, r3
  404fa0:	930b      	str	r3, [sp, #44]	; 0x2c
  404fa2:	f00a 0301 	and.w	r3, sl, #1
  404fa6:	930c      	str	r3, [sp, #48]	; 0x30
  404fa8:	4617      	mov	r7, r2
  404faa:	46c2      	mov	sl, r8
  404fac:	4651      	mov	r1, sl
  404fae:	4648      	mov	r0, r9
  404fb0:	f7ff fca6 	bl	404900 <quorem>
  404fb4:	4631      	mov	r1, r6
  404fb6:	4605      	mov	r5, r0
  404fb8:	4648      	mov	r0, r9
  404fba:	f001 fa35 	bl	406428 <__mcmp>
  404fbe:	465a      	mov	r2, fp
  404fc0:	900a      	str	r0, [sp, #40]	; 0x28
  404fc2:	4651      	mov	r1, sl
  404fc4:	4620      	mov	r0, r4
  404fc6:	f001 fa4b 	bl	406460 <__mdiff>
  404fca:	68c2      	ldr	r2, [r0, #12]
  404fcc:	4680      	mov	r8, r0
  404fce:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404fd2:	2a00      	cmp	r2, #0
  404fd4:	f040 822b 	bne.w	40542e <_dtoa_r+0xa06>
  404fd8:	4601      	mov	r1, r0
  404fda:	4648      	mov	r0, r9
  404fdc:	9308      	str	r3, [sp, #32]
  404fde:	f001 fa23 	bl	406428 <__mcmp>
  404fe2:	4641      	mov	r1, r8
  404fe4:	9006      	str	r0, [sp, #24]
  404fe6:	4620      	mov	r0, r4
  404fe8:	f001 f846 	bl	406078 <_Bfree>
  404fec:	9a06      	ldr	r2, [sp, #24]
  404fee:	9b08      	ldr	r3, [sp, #32]
  404ff0:	b932      	cbnz	r2, 405000 <_dtoa_r+0x5d8>
  404ff2:	9924      	ldr	r1, [sp, #144]	; 0x90
  404ff4:	b921      	cbnz	r1, 405000 <_dtoa_r+0x5d8>
  404ff6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404ff8:	2a00      	cmp	r2, #0
  404ffa:	f000 83ef 	beq.w	4057dc <_dtoa_r+0xdb4>
  404ffe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405000:	990a      	ldr	r1, [sp, #40]	; 0x28
  405002:	2900      	cmp	r1, #0
  405004:	f2c0 829f 	blt.w	405546 <_dtoa_r+0xb1e>
  405008:	d105      	bne.n	405016 <_dtoa_r+0x5ee>
  40500a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40500c:	b919      	cbnz	r1, 405016 <_dtoa_r+0x5ee>
  40500e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405010:	2900      	cmp	r1, #0
  405012:	f000 8298 	beq.w	405546 <_dtoa_r+0xb1e>
  405016:	2a00      	cmp	r2, #0
  405018:	f300 8306 	bgt.w	405628 <_dtoa_r+0xc00>
  40501c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40501e:	703b      	strb	r3, [r7, #0]
  405020:	f107 0801 	add.w	r8, r7, #1
  405024:	4297      	cmp	r7, r2
  405026:	4645      	mov	r5, r8
  405028:	f000 830c 	beq.w	405644 <_dtoa_r+0xc1c>
  40502c:	4649      	mov	r1, r9
  40502e:	2300      	movs	r3, #0
  405030:	220a      	movs	r2, #10
  405032:	4620      	mov	r0, r4
  405034:	f001 f82a 	bl	40608c <__multadd>
  405038:	455e      	cmp	r6, fp
  40503a:	4681      	mov	r9, r0
  40503c:	4631      	mov	r1, r6
  40503e:	f04f 0300 	mov.w	r3, #0
  405042:	f04f 020a 	mov.w	r2, #10
  405046:	4620      	mov	r0, r4
  405048:	f000 81eb 	beq.w	405422 <_dtoa_r+0x9fa>
  40504c:	f001 f81e 	bl	40608c <__multadd>
  405050:	4659      	mov	r1, fp
  405052:	4606      	mov	r6, r0
  405054:	2300      	movs	r3, #0
  405056:	220a      	movs	r2, #10
  405058:	4620      	mov	r0, r4
  40505a:	f001 f817 	bl	40608c <__multadd>
  40505e:	4647      	mov	r7, r8
  405060:	4683      	mov	fp, r0
  405062:	e7a3      	b.n	404fac <_dtoa_r+0x584>
  405064:	201c      	movs	r0, #28
  405066:	9b08      	ldr	r3, [sp, #32]
  405068:	4403      	add	r3, r0
  40506a:	9308      	str	r3, [sp, #32]
  40506c:	9b06      	ldr	r3, [sp, #24]
  40506e:	4403      	add	r3, r0
  405070:	4405      	add	r5, r0
  405072:	9306      	str	r3, [sp, #24]
  405074:	e763      	b.n	404f3e <_dtoa_r+0x516>
  405076:	4641      	mov	r1, r8
  405078:	4648      	mov	r0, r9
  40507a:	f001 f9d5 	bl	406428 <__mcmp>
  40507e:	2800      	cmp	r0, #0
  405080:	f6bf af73 	bge.w	404f6a <_dtoa_r+0x542>
  405084:	9f02      	ldr	r7, [sp, #8]
  405086:	4649      	mov	r1, r9
  405088:	2300      	movs	r3, #0
  40508a:	220a      	movs	r2, #10
  40508c:	4620      	mov	r0, r4
  40508e:	3f01      	subs	r7, #1
  405090:	9702      	str	r7, [sp, #8]
  405092:	f000 fffb 	bl	40608c <__multadd>
  405096:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405098:	4681      	mov	r9, r0
  40509a:	2b00      	cmp	r3, #0
  40509c:	f040 83b6 	bne.w	40580c <_dtoa_r+0xde4>
  4050a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4050a2:	2b00      	cmp	r3, #0
  4050a4:	f340 83bf 	ble.w	405826 <_dtoa_r+0xdfe>
  4050a8:	930a      	str	r3, [sp, #40]	; 0x28
  4050aa:	f8dd b010 	ldr.w	fp, [sp, #16]
  4050ae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4050b0:	465d      	mov	r5, fp
  4050b2:	e002      	b.n	4050ba <_dtoa_r+0x692>
  4050b4:	f000 ffea 	bl	40608c <__multadd>
  4050b8:	4681      	mov	r9, r0
  4050ba:	4641      	mov	r1, r8
  4050bc:	4648      	mov	r0, r9
  4050be:	f7ff fc1f 	bl	404900 <quorem>
  4050c2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4050c6:	f805 ab01 	strb.w	sl, [r5], #1
  4050ca:	eba5 030b 	sub.w	r3, r5, fp
  4050ce:	42bb      	cmp	r3, r7
  4050d0:	f04f 020a 	mov.w	r2, #10
  4050d4:	f04f 0300 	mov.w	r3, #0
  4050d8:	4649      	mov	r1, r9
  4050da:	4620      	mov	r0, r4
  4050dc:	dbea      	blt.n	4050b4 <_dtoa_r+0x68c>
  4050de:	9b04      	ldr	r3, [sp, #16]
  4050e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4050e2:	2a01      	cmp	r2, #1
  4050e4:	bfac      	ite	ge
  4050e6:	189b      	addge	r3, r3, r2
  4050e8:	3301      	addlt	r3, #1
  4050ea:	461d      	mov	r5, r3
  4050ec:	f04f 0b00 	mov.w	fp, #0
  4050f0:	4649      	mov	r1, r9
  4050f2:	2201      	movs	r2, #1
  4050f4:	4620      	mov	r0, r4
  4050f6:	f001 f945 	bl	406384 <__lshift>
  4050fa:	4641      	mov	r1, r8
  4050fc:	4681      	mov	r9, r0
  4050fe:	f001 f993 	bl	406428 <__mcmp>
  405102:	2800      	cmp	r0, #0
  405104:	f340 823d 	ble.w	405582 <_dtoa_r+0xb5a>
  405108:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40510c:	9904      	ldr	r1, [sp, #16]
  40510e:	1e6b      	subs	r3, r5, #1
  405110:	e004      	b.n	40511c <_dtoa_r+0x6f4>
  405112:	428b      	cmp	r3, r1
  405114:	f000 81ae 	beq.w	405474 <_dtoa_r+0xa4c>
  405118:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40511c:	2a39      	cmp	r2, #57	; 0x39
  40511e:	f103 0501 	add.w	r5, r3, #1
  405122:	d0f6      	beq.n	405112 <_dtoa_r+0x6ea>
  405124:	3201      	adds	r2, #1
  405126:	701a      	strb	r2, [r3, #0]
  405128:	4641      	mov	r1, r8
  40512a:	4620      	mov	r0, r4
  40512c:	f000 ffa4 	bl	406078 <_Bfree>
  405130:	2e00      	cmp	r6, #0
  405132:	f43f ae3d 	beq.w	404db0 <_dtoa_r+0x388>
  405136:	f1bb 0f00 	cmp.w	fp, #0
  40513a:	d005      	beq.n	405148 <_dtoa_r+0x720>
  40513c:	45b3      	cmp	fp, r6
  40513e:	d003      	beq.n	405148 <_dtoa_r+0x720>
  405140:	4659      	mov	r1, fp
  405142:	4620      	mov	r0, r4
  405144:	f000 ff98 	bl	406078 <_Bfree>
  405148:	4631      	mov	r1, r6
  40514a:	4620      	mov	r0, r4
  40514c:	f000 ff94 	bl	406078 <_Bfree>
  405150:	e62e      	b.n	404db0 <_dtoa_r+0x388>
  405152:	2300      	movs	r3, #0
  405154:	930b      	str	r3, [sp, #44]	; 0x2c
  405156:	9b02      	ldr	r3, [sp, #8]
  405158:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40515a:	4413      	add	r3, r2
  40515c:	930f      	str	r3, [sp, #60]	; 0x3c
  40515e:	3301      	adds	r3, #1
  405160:	2b01      	cmp	r3, #1
  405162:	461f      	mov	r7, r3
  405164:	461e      	mov	r6, r3
  405166:	930a      	str	r3, [sp, #40]	; 0x28
  405168:	bfb8      	it	lt
  40516a:	2701      	movlt	r7, #1
  40516c:	2100      	movs	r1, #0
  40516e:	2f17      	cmp	r7, #23
  405170:	6461      	str	r1, [r4, #68]	; 0x44
  405172:	d90a      	bls.n	40518a <_dtoa_r+0x762>
  405174:	2201      	movs	r2, #1
  405176:	2304      	movs	r3, #4
  405178:	005b      	lsls	r3, r3, #1
  40517a:	f103 0014 	add.w	r0, r3, #20
  40517e:	4287      	cmp	r7, r0
  405180:	4611      	mov	r1, r2
  405182:	f102 0201 	add.w	r2, r2, #1
  405186:	d2f7      	bcs.n	405178 <_dtoa_r+0x750>
  405188:	6461      	str	r1, [r4, #68]	; 0x44
  40518a:	4620      	mov	r0, r4
  40518c:	f000 ff4e 	bl	40602c <_Balloc>
  405190:	2e0e      	cmp	r6, #14
  405192:	9004      	str	r0, [sp, #16]
  405194:	6420      	str	r0, [r4, #64]	; 0x40
  405196:	f63f ad41 	bhi.w	404c1c <_dtoa_r+0x1f4>
  40519a:	2d00      	cmp	r5, #0
  40519c:	f43f ad3e 	beq.w	404c1c <_dtoa_r+0x1f4>
  4051a0:	9902      	ldr	r1, [sp, #8]
  4051a2:	2900      	cmp	r1, #0
  4051a4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4051a8:	f340 8202 	ble.w	4055b0 <_dtoa_r+0xb88>
  4051ac:	4bb8      	ldr	r3, [pc, #736]	; (405490 <_dtoa_r+0xa68>)
  4051ae:	f001 020f 	and.w	r2, r1, #15
  4051b2:	110d      	asrs	r5, r1, #4
  4051b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4051b8:	06e9      	lsls	r1, r5, #27
  4051ba:	e9d3 6700 	ldrd	r6, r7, [r3]
  4051be:	f140 81ae 	bpl.w	40551e <_dtoa_r+0xaf6>
  4051c2:	4bb4      	ldr	r3, [pc, #720]	; (405494 <_dtoa_r+0xa6c>)
  4051c4:	4650      	mov	r0, sl
  4051c6:	4659      	mov	r1, fp
  4051c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4051cc:	f002 fa1c 	bl	407608 <__aeabi_ddiv>
  4051d0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4051d4:	f005 050f 	and.w	r5, r5, #15
  4051d8:	f04f 0a03 	mov.w	sl, #3
  4051dc:	b18d      	cbz	r5, 405202 <_dtoa_r+0x7da>
  4051de:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405494 <_dtoa_r+0xa6c>
  4051e2:	07ea      	lsls	r2, r5, #31
  4051e4:	d509      	bpl.n	4051fa <_dtoa_r+0x7d2>
  4051e6:	4630      	mov	r0, r6
  4051e8:	4639      	mov	r1, r7
  4051ea:	e9d8 2300 	ldrd	r2, r3, [r8]
  4051ee:	f002 f8e1 	bl	4073b4 <__aeabi_dmul>
  4051f2:	f10a 0a01 	add.w	sl, sl, #1
  4051f6:	4606      	mov	r6, r0
  4051f8:	460f      	mov	r7, r1
  4051fa:	106d      	asrs	r5, r5, #1
  4051fc:	f108 0808 	add.w	r8, r8, #8
  405200:	d1ef      	bne.n	4051e2 <_dtoa_r+0x7ba>
  405202:	463b      	mov	r3, r7
  405204:	4632      	mov	r2, r6
  405206:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40520a:	f002 f9fd 	bl	407608 <__aeabi_ddiv>
  40520e:	4607      	mov	r7, r0
  405210:	4688      	mov	r8, r1
  405212:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405214:	b143      	cbz	r3, 405228 <_dtoa_r+0x800>
  405216:	2200      	movs	r2, #0
  405218:	4b9f      	ldr	r3, [pc, #636]	; (405498 <_dtoa_r+0xa70>)
  40521a:	4638      	mov	r0, r7
  40521c:	4641      	mov	r1, r8
  40521e:	f002 fb3b 	bl	407898 <__aeabi_dcmplt>
  405222:	2800      	cmp	r0, #0
  405224:	f040 8286 	bne.w	405734 <_dtoa_r+0xd0c>
  405228:	4650      	mov	r0, sl
  40522a:	f002 f85d 	bl	4072e8 <__aeabi_i2d>
  40522e:	463a      	mov	r2, r7
  405230:	4643      	mov	r3, r8
  405232:	f002 f8bf 	bl	4073b4 <__aeabi_dmul>
  405236:	4b99      	ldr	r3, [pc, #612]	; (40549c <_dtoa_r+0xa74>)
  405238:	2200      	movs	r2, #0
  40523a:	f001 ff09 	bl	407050 <__adddf3>
  40523e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405240:	4605      	mov	r5, r0
  405242:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405246:	2b00      	cmp	r3, #0
  405248:	f000 813e 	beq.w	4054c8 <_dtoa_r+0xaa0>
  40524c:	9b02      	ldr	r3, [sp, #8]
  40524e:	9315      	str	r3, [sp, #84]	; 0x54
  405250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405252:	9312      	str	r3, [sp, #72]	; 0x48
  405254:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405256:	2b00      	cmp	r3, #0
  405258:	f000 81fa 	beq.w	405650 <_dtoa_r+0xc28>
  40525c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40525e:	4b8c      	ldr	r3, [pc, #560]	; (405490 <_dtoa_r+0xa68>)
  405260:	498f      	ldr	r1, [pc, #572]	; (4054a0 <_dtoa_r+0xa78>)
  405262:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405266:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40526a:	2000      	movs	r0, #0
  40526c:	f002 f9cc 	bl	407608 <__aeabi_ddiv>
  405270:	462a      	mov	r2, r5
  405272:	4633      	mov	r3, r6
  405274:	f001 feea 	bl	40704c <__aeabi_dsub>
  405278:	4682      	mov	sl, r0
  40527a:	468b      	mov	fp, r1
  40527c:	4638      	mov	r0, r7
  40527e:	4641      	mov	r1, r8
  405280:	f002 fb48 	bl	407914 <__aeabi_d2iz>
  405284:	4605      	mov	r5, r0
  405286:	f002 f82f 	bl	4072e8 <__aeabi_i2d>
  40528a:	4602      	mov	r2, r0
  40528c:	460b      	mov	r3, r1
  40528e:	4638      	mov	r0, r7
  405290:	4641      	mov	r1, r8
  405292:	f001 fedb 	bl	40704c <__aeabi_dsub>
  405296:	3530      	adds	r5, #48	; 0x30
  405298:	fa5f f885 	uxtb.w	r8, r5
  40529c:	9d04      	ldr	r5, [sp, #16]
  40529e:	4606      	mov	r6, r0
  4052a0:	460f      	mov	r7, r1
  4052a2:	f885 8000 	strb.w	r8, [r5]
  4052a6:	4602      	mov	r2, r0
  4052a8:	460b      	mov	r3, r1
  4052aa:	4650      	mov	r0, sl
  4052ac:	4659      	mov	r1, fp
  4052ae:	3501      	adds	r5, #1
  4052b0:	f002 fb10 	bl	4078d4 <__aeabi_dcmpgt>
  4052b4:	2800      	cmp	r0, #0
  4052b6:	d154      	bne.n	405362 <_dtoa_r+0x93a>
  4052b8:	4632      	mov	r2, r6
  4052ba:	463b      	mov	r3, r7
  4052bc:	2000      	movs	r0, #0
  4052be:	4976      	ldr	r1, [pc, #472]	; (405498 <_dtoa_r+0xa70>)
  4052c0:	f001 fec4 	bl	40704c <__aeabi_dsub>
  4052c4:	4602      	mov	r2, r0
  4052c6:	460b      	mov	r3, r1
  4052c8:	4650      	mov	r0, sl
  4052ca:	4659      	mov	r1, fp
  4052cc:	f002 fb02 	bl	4078d4 <__aeabi_dcmpgt>
  4052d0:	2800      	cmp	r0, #0
  4052d2:	f040 8270 	bne.w	4057b6 <_dtoa_r+0xd8e>
  4052d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4052d8:	2a01      	cmp	r2, #1
  4052da:	f000 8111 	beq.w	405500 <_dtoa_r+0xad8>
  4052de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4052e0:	9a04      	ldr	r2, [sp, #16]
  4052e2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4052e6:	4413      	add	r3, r2
  4052e8:	4699      	mov	r9, r3
  4052ea:	e00d      	b.n	405308 <_dtoa_r+0x8e0>
  4052ec:	2000      	movs	r0, #0
  4052ee:	496a      	ldr	r1, [pc, #424]	; (405498 <_dtoa_r+0xa70>)
  4052f0:	f001 feac 	bl	40704c <__aeabi_dsub>
  4052f4:	4652      	mov	r2, sl
  4052f6:	465b      	mov	r3, fp
  4052f8:	f002 face 	bl	407898 <__aeabi_dcmplt>
  4052fc:	2800      	cmp	r0, #0
  4052fe:	f040 8258 	bne.w	4057b2 <_dtoa_r+0xd8a>
  405302:	454d      	cmp	r5, r9
  405304:	f000 80fa 	beq.w	4054fc <_dtoa_r+0xad4>
  405308:	4650      	mov	r0, sl
  40530a:	4659      	mov	r1, fp
  40530c:	2200      	movs	r2, #0
  40530e:	4b65      	ldr	r3, [pc, #404]	; (4054a4 <_dtoa_r+0xa7c>)
  405310:	f002 f850 	bl	4073b4 <__aeabi_dmul>
  405314:	2200      	movs	r2, #0
  405316:	4b63      	ldr	r3, [pc, #396]	; (4054a4 <_dtoa_r+0xa7c>)
  405318:	4682      	mov	sl, r0
  40531a:	468b      	mov	fp, r1
  40531c:	4630      	mov	r0, r6
  40531e:	4639      	mov	r1, r7
  405320:	f002 f848 	bl	4073b4 <__aeabi_dmul>
  405324:	460f      	mov	r7, r1
  405326:	4606      	mov	r6, r0
  405328:	f002 faf4 	bl	407914 <__aeabi_d2iz>
  40532c:	4680      	mov	r8, r0
  40532e:	f001 ffdb 	bl	4072e8 <__aeabi_i2d>
  405332:	4602      	mov	r2, r0
  405334:	460b      	mov	r3, r1
  405336:	4630      	mov	r0, r6
  405338:	4639      	mov	r1, r7
  40533a:	f001 fe87 	bl	40704c <__aeabi_dsub>
  40533e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405342:	fa5f f888 	uxtb.w	r8, r8
  405346:	4652      	mov	r2, sl
  405348:	465b      	mov	r3, fp
  40534a:	f805 8b01 	strb.w	r8, [r5], #1
  40534e:	4606      	mov	r6, r0
  405350:	460f      	mov	r7, r1
  405352:	f002 faa1 	bl	407898 <__aeabi_dcmplt>
  405356:	4632      	mov	r2, r6
  405358:	463b      	mov	r3, r7
  40535a:	2800      	cmp	r0, #0
  40535c:	d0c6      	beq.n	4052ec <_dtoa_r+0x8c4>
  40535e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405362:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405364:	9302      	str	r3, [sp, #8]
  405366:	e523      	b.n	404db0 <_dtoa_r+0x388>
  405368:	2300      	movs	r3, #0
  40536a:	930b      	str	r3, [sp, #44]	; 0x2c
  40536c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40536e:	2b00      	cmp	r3, #0
  405370:	f340 80dc 	ble.w	40552c <_dtoa_r+0xb04>
  405374:	461f      	mov	r7, r3
  405376:	461e      	mov	r6, r3
  405378:	930f      	str	r3, [sp, #60]	; 0x3c
  40537a:	930a      	str	r3, [sp, #40]	; 0x28
  40537c:	e6f6      	b.n	40516c <_dtoa_r+0x744>
  40537e:	2301      	movs	r3, #1
  405380:	930b      	str	r3, [sp, #44]	; 0x2c
  405382:	e7f3      	b.n	40536c <_dtoa_r+0x944>
  405384:	f1ba 0f00 	cmp.w	sl, #0
  405388:	f47f ada8 	bne.w	404edc <_dtoa_r+0x4b4>
  40538c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405390:	2b00      	cmp	r3, #0
  405392:	f47f adba 	bne.w	404f0a <_dtoa_r+0x4e2>
  405396:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40539a:	0d3f      	lsrs	r7, r7, #20
  40539c:	053f      	lsls	r7, r7, #20
  40539e:	2f00      	cmp	r7, #0
  4053a0:	f000 820d 	beq.w	4057be <_dtoa_r+0xd96>
  4053a4:	9b08      	ldr	r3, [sp, #32]
  4053a6:	3301      	adds	r3, #1
  4053a8:	9308      	str	r3, [sp, #32]
  4053aa:	9b06      	ldr	r3, [sp, #24]
  4053ac:	3301      	adds	r3, #1
  4053ae:	9306      	str	r3, [sp, #24]
  4053b0:	2301      	movs	r3, #1
  4053b2:	930c      	str	r3, [sp, #48]	; 0x30
  4053b4:	e5ab      	b.n	404f0e <_dtoa_r+0x4e6>
  4053b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053b8:	2b00      	cmp	r3, #0
  4053ba:	f73f ac42 	bgt.w	404c42 <_dtoa_r+0x21a>
  4053be:	f040 8221 	bne.w	405804 <_dtoa_r+0xddc>
  4053c2:	2200      	movs	r2, #0
  4053c4:	4b38      	ldr	r3, [pc, #224]	; (4054a8 <_dtoa_r+0xa80>)
  4053c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4053ca:	f001 fff3 	bl	4073b4 <__aeabi_dmul>
  4053ce:	4652      	mov	r2, sl
  4053d0:	465b      	mov	r3, fp
  4053d2:	f002 fa75 	bl	4078c0 <__aeabi_dcmpge>
  4053d6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4053da:	4646      	mov	r6, r8
  4053dc:	2800      	cmp	r0, #0
  4053de:	d041      	beq.n	405464 <_dtoa_r+0xa3c>
  4053e0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4053e2:	9d04      	ldr	r5, [sp, #16]
  4053e4:	43db      	mvns	r3, r3
  4053e6:	9302      	str	r3, [sp, #8]
  4053e8:	4641      	mov	r1, r8
  4053ea:	4620      	mov	r0, r4
  4053ec:	f000 fe44 	bl	406078 <_Bfree>
  4053f0:	2e00      	cmp	r6, #0
  4053f2:	f43f acdd 	beq.w	404db0 <_dtoa_r+0x388>
  4053f6:	e6a7      	b.n	405148 <_dtoa_r+0x720>
  4053f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4053fa:	4649      	mov	r1, r9
  4053fc:	4620      	mov	r0, r4
  4053fe:	f000 ff71 	bl	4062e4 <__pow5mult>
  405402:	4681      	mov	r9, r0
  405404:	e558      	b.n	404eb8 <_dtoa_r+0x490>
  405406:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405408:	2a00      	cmp	r2, #0
  40540a:	f000 8187 	beq.w	40571c <_dtoa_r+0xcf4>
  40540e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405412:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405414:	9d08      	ldr	r5, [sp, #32]
  405416:	e4f2      	b.n	404dfe <_dtoa_r+0x3d6>
  405418:	f1ba 0f00 	cmp.w	sl, #0
  40541c:	f47f ad75 	bne.w	404f0a <_dtoa_r+0x4e2>
  405420:	e7b4      	b.n	40538c <_dtoa_r+0x964>
  405422:	f000 fe33 	bl	40608c <__multadd>
  405426:	4647      	mov	r7, r8
  405428:	4606      	mov	r6, r0
  40542a:	4683      	mov	fp, r0
  40542c:	e5be      	b.n	404fac <_dtoa_r+0x584>
  40542e:	4601      	mov	r1, r0
  405430:	4620      	mov	r0, r4
  405432:	9306      	str	r3, [sp, #24]
  405434:	f000 fe20 	bl	406078 <_Bfree>
  405438:	2201      	movs	r2, #1
  40543a:	9b06      	ldr	r3, [sp, #24]
  40543c:	e5e0      	b.n	405000 <_dtoa_r+0x5d8>
  40543e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405440:	2b02      	cmp	r3, #2
  405442:	f77f ad96 	ble.w	404f72 <_dtoa_r+0x54a>
  405446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405448:	2b00      	cmp	r3, #0
  40544a:	d1c9      	bne.n	4053e0 <_dtoa_r+0x9b8>
  40544c:	4641      	mov	r1, r8
  40544e:	2205      	movs	r2, #5
  405450:	4620      	mov	r0, r4
  405452:	f000 fe1b 	bl	40608c <__multadd>
  405456:	4601      	mov	r1, r0
  405458:	4680      	mov	r8, r0
  40545a:	4648      	mov	r0, r9
  40545c:	f000 ffe4 	bl	406428 <__mcmp>
  405460:	2800      	cmp	r0, #0
  405462:	ddbd      	ble.n	4053e0 <_dtoa_r+0x9b8>
  405464:	9a02      	ldr	r2, [sp, #8]
  405466:	9904      	ldr	r1, [sp, #16]
  405468:	2331      	movs	r3, #49	; 0x31
  40546a:	3201      	adds	r2, #1
  40546c:	9202      	str	r2, [sp, #8]
  40546e:	700b      	strb	r3, [r1, #0]
  405470:	1c4d      	adds	r5, r1, #1
  405472:	e7b9      	b.n	4053e8 <_dtoa_r+0x9c0>
  405474:	9a02      	ldr	r2, [sp, #8]
  405476:	3201      	adds	r2, #1
  405478:	9202      	str	r2, [sp, #8]
  40547a:	9a04      	ldr	r2, [sp, #16]
  40547c:	2331      	movs	r3, #49	; 0x31
  40547e:	7013      	strb	r3, [r2, #0]
  405480:	e652      	b.n	405128 <_dtoa_r+0x700>
  405482:	2301      	movs	r3, #1
  405484:	930b      	str	r3, [sp, #44]	; 0x2c
  405486:	e666      	b.n	405156 <_dtoa_r+0x72e>
  405488:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40548c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40548e:	e48f      	b.n	404db0 <_dtoa_r+0x388>
  405490:	00408460 	.word	0x00408460
  405494:	00408438 	.word	0x00408438
  405498:	3ff00000 	.word	0x3ff00000
  40549c:	401c0000 	.word	0x401c0000
  4054a0:	3fe00000 	.word	0x3fe00000
  4054a4:	40240000 	.word	0x40240000
  4054a8:	40140000 	.word	0x40140000
  4054ac:	4650      	mov	r0, sl
  4054ae:	f001 ff1b 	bl	4072e8 <__aeabi_i2d>
  4054b2:	463a      	mov	r2, r7
  4054b4:	4643      	mov	r3, r8
  4054b6:	f001 ff7d 	bl	4073b4 <__aeabi_dmul>
  4054ba:	2200      	movs	r2, #0
  4054bc:	4bc1      	ldr	r3, [pc, #772]	; (4057c4 <_dtoa_r+0xd9c>)
  4054be:	f001 fdc7 	bl	407050 <__adddf3>
  4054c2:	4605      	mov	r5, r0
  4054c4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4054c8:	4641      	mov	r1, r8
  4054ca:	2200      	movs	r2, #0
  4054cc:	4bbe      	ldr	r3, [pc, #760]	; (4057c8 <_dtoa_r+0xda0>)
  4054ce:	4638      	mov	r0, r7
  4054d0:	f001 fdbc 	bl	40704c <__aeabi_dsub>
  4054d4:	462a      	mov	r2, r5
  4054d6:	4633      	mov	r3, r6
  4054d8:	4682      	mov	sl, r0
  4054da:	468b      	mov	fp, r1
  4054dc:	f002 f9fa 	bl	4078d4 <__aeabi_dcmpgt>
  4054e0:	4680      	mov	r8, r0
  4054e2:	2800      	cmp	r0, #0
  4054e4:	f040 8110 	bne.w	405708 <_dtoa_r+0xce0>
  4054e8:	462a      	mov	r2, r5
  4054ea:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4054ee:	4650      	mov	r0, sl
  4054f0:	4659      	mov	r1, fp
  4054f2:	f002 f9d1 	bl	407898 <__aeabi_dcmplt>
  4054f6:	b118      	cbz	r0, 405500 <_dtoa_r+0xad8>
  4054f8:	4646      	mov	r6, r8
  4054fa:	e771      	b.n	4053e0 <_dtoa_r+0x9b8>
  4054fc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405500:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405504:	f7ff bb8a 	b.w	404c1c <_dtoa_r+0x1f4>
  405508:	9804      	ldr	r0, [sp, #16]
  40550a:	f7ff babb 	b.w	404a84 <_dtoa_r+0x5c>
  40550e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405510:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405512:	970c      	str	r7, [sp, #48]	; 0x30
  405514:	1afb      	subs	r3, r7, r3
  405516:	441a      	add	r2, r3
  405518:	920d      	str	r2, [sp, #52]	; 0x34
  40551a:	2700      	movs	r7, #0
  40551c:	e469      	b.n	404df2 <_dtoa_r+0x3ca>
  40551e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405522:	f04f 0a02 	mov.w	sl, #2
  405526:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40552a:	e657      	b.n	4051dc <_dtoa_r+0x7b4>
  40552c:	2100      	movs	r1, #0
  40552e:	2301      	movs	r3, #1
  405530:	6461      	str	r1, [r4, #68]	; 0x44
  405532:	4620      	mov	r0, r4
  405534:	9325      	str	r3, [sp, #148]	; 0x94
  405536:	f000 fd79 	bl	40602c <_Balloc>
  40553a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40553c:	9004      	str	r0, [sp, #16]
  40553e:	6420      	str	r0, [r4, #64]	; 0x40
  405540:	930a      	str	r3, [sp, #40]	; 0x28
  405542:	930f      	str	r3, [sp, #60]	; 0x3c
  405544:	e629      	b.n	40519a <_dtoa_r+0x772>
  405546:	2a00      	cmp	r2, #0
  405548:	46d0      	mov	r8, sl
  40554a:	f8cd b018 	str.w	fp, [sp, #24]
  40554e:	469a      	mov	sl, r3
  405550:	dd11      	ble.n	405576 <_dtoa_r+0xb4e>
  405552:	4649      	mov	r1, r9
  405554:	2201      	movs	r2, #1
  405556:	4620      	mov	r0, r4
  405558:	f000 ff14 	bl	406384 <__lshift>
  40555c:	4641      	mov	r1, r8
  40555e:	4681      	mov	r9, r0
  405560:	f000 ff62 	bl	406428 <__mcmp>
  405564:	2800      	cmp	r0, #0
  405566:	f340 8146 	ble.w	4057f6 <_dtoa_r+0xdce>
  40556a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40556e:	f000 8106 	beq.w	40577e <_dtoa_r+0xd56>
  405572:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405576:	46b3      	mov	fp, r6
  405578:	f887 a000 	strb.w	sl, [r7]
  40557c:	1c7d      	adds	r5, r7, #1
  40557e:	9e06      	ldr	r6, [sp, #24]
  405580:	e5d2      	b.n	405128 <_dtoa_r+0x700>
  405582:	d104      	bne.n	40558e <_dtoa_r+0xb66>
  405584:	f01a 0f01 	tst.w	sl, #1
  405588:	d001      	beq.n	40558e <_dtoa_r+0xb66>
  40558a:	e5bd      	b.n	405108 <_dtoa_r+0x6e0>
  40558c:	4615      	mov	r5, r2
  40558e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405592:	2b30      	cmp	r3, #48	; 0x30
  405594:	f105 32ff 	add.w	r2, r5, #4294967295
  405598:	d0f8      	beq.n	40558c <_dtoa_r+0xb64>
  40559a:	e5c5      	b.n	405128 <_dtoa_r+0x700>
  40559c:	9904      	ldr	r1, [sp, #16]
  40559e:	2230      	movs	r2, #48	; 0x30
  4055a0:	700a      	strb	r2, [r1, #0]
  4055a2:	9a02      	ldr	r2, [sp, #8]
  4055a4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4055a8:	3201      	adds	r2, #1
  4055aa:	9202      	str	r2, [sp, #8]
  4055ac:	f7ff bbfc 	b.w	404da8 <_dtoa_r+0x380>
  4055b0:	f000 80bb 	beq.w	40572a <_dtoa_r+0xd02>
  4055b4:	9b02      	ldr	r3, [sp, #8]
  4055b6:	425d      	negs	r5, r3
  4055b8:	4b84      	ldr	r3, [pc, #528]	; (4057cc <_dtoa_r+0xda4>)
  4055ba:	f005 020f 	and.w	r2, r5, #15
  4055be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4055c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4055c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4055ca:	f001 fef3 	bl	4073b4 <__aeabi_dmul>
  4055ce:	112d      	asrs	r5, r5, #4
  4055d0:	4607      	mov	r7, r0
  4055d2:	4688      	mov	r8, r1
  4055d4:	f000 812c 	beq.w	405830 <_dtoa_r+0xe08>
  4055d8:	4e7d      	ldr	r6, [pc, #500]	; (4057d0 <_dtoa_r+0xda8>)
  4055da:	f04f 0a02 	mov.w	sl, #2
  4055de:	07eb      	lsls	r3, r5, #31
  4055e0:	d509      	bpl.n	4055f6 <_dtoa_r+0xbce>
  4055e2:	4638      	mov	r0, r7
  4055e4:	4641      	mov	r1, r8
  4055e6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4055ea:	f001 fee3 	bl	4073b4 <__aeabi_dmul>
  4055ee:	f10a 0a01 	add.w	sl, sl, #1
  4055f2:	4607      	mov	r7, r0
  4055f4:	4688      	mov	r8, r1
  4055f6:	106d      	asrs	r5, r5, #1
  4055f8:	f106 0608 	add.w	r6, r6, #8
  4055fc:	d1ef      	bne.n	4055de <_dtoa_r+0xbb6>
  4055fe:	e608      	b.n	405212 <_dtoa_r+0x7ea>
  405600:	6871      	ldr	r1, [r6, #4]
  405602:	4620      	mov	r0, r4
  405604:	f000 fd12 	bl	40602c <_Balloc>
  405608:	6933      	ldr	r3, [r6, #16]
  40560a:	3302      	adds	r3, #2
  40560c:	009a      	lsls	r2, r3, #2
  40560e:	4605      	mov	r5, r0
  405610:	f106 010c 	add.w	r1, r6, #12
  405614:	300c      	adds	r0, #12
  405616:	f000 fc63 	bl	405ee0 <memcpy>
  40561a:	4629      	mov	r1, r5
  40561c:	2201      	movs	r2, #1
  40561e:	4620      	mov	r0, r4
  405620:	f000 feb0 	bl	406384 <__lshift>
  405624:	9006      	str	r0, [sp, #24]
  405626:	e4b5      	b.n	404f94 <_dtoa_r+0x56c>
  405628:	2b39      	cmp	r3, #57	; 0x39
  40562a:	f8cd b018 	str.w	fp, [sp, #24]
  40562e:	46d0      	mov	r8, sl
  405630:	f000 80a5 	beq.w	40577e <_dtoa_r+0xd56>
  405634:	f103 0a01 	add.w	sl, r3, #1
  405638:	46b3      	mov	fp, r6
  40563a:	f887 a000 	strb.w	sl, [r7]
  40563e:	1c7d      	adds	r5, r7, #1
  405640:	9e06      	ldr	r6, [sp, #24]
  405642:	e571      	b.n	405128 <_dtoa_r+0x700>
  405644:	465a      	mov	r2, fp
  405646:	46d0      	mov	r8, sl
  405648:	46b3      	mov	fp, r6
  40564a:	469a      	mov	sl, r3
  40564c:	4616      	mov	r6, r2
  40564e:	e54f      	b.n	4050f0 <_dtoa_r+0x6c8>
  405650:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405652:	495e      	ldr	r1, [pc, #376]	; (4057cc <_dtoa_r+0xda4>)
  405654:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405658:	462a      	mov	r2, r5
  40565a:	4633      	mov	r3, r6
  40565c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405660:	f001 fea8 	bl	4073b4 <__aeabi_dmul>
  405664:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405668:	4638      	mov	r0, r7
  40566a:	4641      	mov	r1, r8
  40566c:	f002 f952 	bl	407914 <__aeabi_d2iz>
  405670:	4605      	mov	r5, r0
  405672:	f001 fe39 	bl	4072e8 <__aeabi_i2d>
  405676:	460b      	mov	r3, r1
  405678:	4602      	mov	r2, r0
  40567a:	4641      	mov	r1, r8
  40567c:	4638      	mov	r0, r7
  40567e:	f001 fce5 	bl	40704c <__aeabi_dsub>
  405682:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405684:	460f      	mov	r7, r1
  405686:	9904      	ldr	r1, [sp, #16]
  405688:	3530      	adds	r5, #48	; 0x30
  40568a:	2b01      	cmp	r3, #1
  40568c:	700d      	strb	r5, [r1, #0]
  40568e:	4606      	mov	r6, r0
  405690:	f101 0501 	add.w	r5, r1, #1
  405694:	d026      	beq.n	4056e4 <_dtoa_r+0xcbc>
  405696:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405698:	9a04      	ldr	r2, [sp, #16]
  40569a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4057d8 <_dtoa_r+0xdb0>
  40569e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4056a2:	4413      	add	r3, r2
  4056a4:	f04f 0a00 	mov.w	sl, #0
  4056a8:	4699      	mov	r9, r3
  4056aa:	4652      	mov	r2, sl
  4056ac:	465b      	mov	r3, fp
  4056ae:	4630      	mov	r0, r6
  4056b0:	4639      	mov	r1, r7
  4056b2:	f001 fe7f 	bl	4073b4 <__aeabi_dmul>
  4056b6:	460f      	mov	r7, r1
  4056b8:	4606      	mov	r6, r0
  4056ba:	f002 f92b 	bl	407914 <__aeabi_d2iz>
  4056be:	4680      	mov	r8, r0
  4056c0:	f001 fe12 	bl	4072e8 <__aeabi_i2d>
  4056c4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4056c8:	4602      	mov	r2, r0
  4056ca:	460b      	mov	r3, r1
  4056cc:	4630      	mov	r0, r6
  4056ce:	4639      	mov	r1, r7
  4056d0:	f001 fcbc 	bl	40704c <__aeabi_dsub>
  4056d4:	f805 8b01 	strb.w	r8, [r5], #1
  4056d8:	454d      	cmp	r5, r9
  4056da:	4606      	mov	r6, r0
  4056dc:	460f      	mov	r7, r1
  4056de:	d1e4      	bne.n	4056aa <_dtoa_r+0xc82>
  4056e0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4056e4:	4b3b      	ldr	r3, [pc, #236]	; (4057d4 <_dtoa_r+0xdac>)
  4056e6:	2200      	movs	r2, #0
  4056e8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4056ec:	f001 fcb0 	bl	407050 <__adddf3>
  4056f0:	4632      	mov	r2, r6
  4056f2:	463b      	mov	r3, r7
  4056f4:	f002 f8d0 	bl	407898 <__aeabi_dcmplt>
  4056f8:	2800      	cmp	r0, #0
  4056fa:	d046      	beq.n	40578a <_dtoa_r+0xd62>
  4056fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4056fe:	9302      	str	r3, [sp, #8]
  405700:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405704:	f7ff bb43 	b.w	404d8e <_dtoa_r+0x366>
  405708:	f04f 0800 	mov.w	r8, #0
  40570c:	4646      	mov	r6, r8
  40570e:	e6a9      	b.n	405464 <_dtoa_r+0xa3c>
  405710:	9b08      	ldr	r3, [sp, #32]
  405712:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405714:	1a9d      	subs	r5, r3, r2
  405716:	2300      	movs	r3, #0
  405718:	f7ff bb71 	b.w	404dfe <_dtoa_r+0x3d6>
  40571c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40571e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405720:	9d08      	ldr	r5, [sp, #32]
  405722:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405726:	f7ff bb6a 	b.w	404dfe <_dtoa_r+0x3d6>
  40572a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40572e:	f04f 0a02 	mov.w	sl, #2
  405732:	e56e      	b.n	405212 <_dtoa_r+0x7ea>
  405734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405736:	2b00      	cmp	r3, #0
  405738:	f43f aeb8 	beq.w	4054ac <_dtoa_r+0xa84>
  40573c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40573e:	2b00      	cmp	r3, #0
  405740:	f77f aede 	ble.w	405500 <_dtoa_r+0xad8>
  405744:	2200      	movs	r2, #0
  405746:	4b24      	ldr	r3, [pc, #144]	; (4057d8 <_dtoa_r+0xdb0>)
  405748:	4638      	mov	r0, r7
  40574a:	4641      	mov	r1, r8
  40574c:	f001 fe32 	bl	4073b4 <__aeabi_dmul>
  405750:	4607      	mov	r7, r0
  405752:	4688      	mov	r8, r1
  405754:	f10a 0001 	add.w	r0, sl, #1
  405758:	f001 fdc6 	bl	4072e8 <__aeabi_i2d>
  40575c:	463a      	mov	r2, r7
  40575e:	4643      	mov	r3, r8
  405760:	f001 fe28 	bl	4073b4 <__aeabi_dmul>
  405764:	2200      	movs	r2, #0
  405766:	4b17      	ldr	r3, [pc, #92]	; (4057c4 <_dtoa_r+0xd9c>)
  405768:	f001 fc72 	bl	407050 <__adddf3>
  40576c:	9a02      	ldr	r2, [sp, #8]
  40576e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405770:	9312      	str	r3, [sp, #72]	; 0x48
  405772:	3a01      	subs	r2, #1
  405774:	4605      	mov	r5, r0
  405776:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40577a:	9215      	str	r2, [sp, #84]	; 0x54
  40577c:	e56a      	b.n	405254 <_dtoa_r+0x82c>
  40577e:	2239      	movs	r2, #57	; 0x39
  405780:	46b3      	mov	fp, r6
  405782:	703a      	strb	r2, [r7, #0]
  405784:	9e06      	ldr	r6, [sp, #24]
  405786:	1c7d      	adds	r5, r7, #1
  405788:	e4c0      	b.n	40510c <_dtoa_r+0x6e4>
  40578a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40578e:	2000      	movs	r0, #0
  405790:	4910      	ldr	r1, [pc, #64]	; (4057d4 <_dtoa_r+0xdac>)
  405792:	f001 fc5b 	bl	40704c <__aeabi_dsub>
  405796:	4632      	mov	r2, r6
  405798:	463b      	mov	r3, r7
  40579a:	f002 f89b 	bl	4078d4 <__aeabi_dcmpgt>
  40579e:	b908      	cbnz	r0, 4057a4 <_dtoa_r+0xd7c>
  4057a0:	e6ae      	b.n	405500 <_dtoa_r+0xad8>
  4057a2:	4615      	mov	r5, r2
  4057a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4057a8:	2b30      	cmp	r3, #48	; 0x30
  4057aa:	f105 32ff 	add.w	r2, r5, #4294967295
  4057ae:	d0f8      	beq.n	4057a2 <_dtoa_r+0xd7a>
  4057b0:	e5d7      	b.n	405362 <_dtoa_r+0x93a>
  4057b2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4057b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4057b8:	9302      	str	r3, [sp, #8]
  4057ba:	f7ff bae8 	b.w	404d8e <_dtoa_r+0x366>
  4057be:	970c      	str	r7, [sp, #48]	; 0x30
  4057c0:	f7ff bba5 	b.w	404f0e <_dtoa_r+0x4e6>
  4057c4:	401c0000 	.word	0x401c0000
  4057c8:	40140000 	.word	0x40140000
  4057cc:	00408460 	.word	0x00408460
  4057d0:	00408438 	.word	0x00408438
  4057d4:	3fe00000 	.word	0x3fe00000
  4057d8:	40240000 	.word	0x40240000
  4057dc:	2b39      	cmp	r3, #57	; 0x39
  4057de:	f8cd b018 	str.w	fp, [sp, #24]
  4057e2:	46d0      	mov	r8, sl
  4057e4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4057e8:	469a      	mov	sl, r3
  4057ea:	d0c8      	beq.n	40577e <_dtoa_r+0xd56>
  4057ec:	f1bb 0f00 	cmp.w	fp, #0
  4057f0:	f73f aebf 	bgt.w	405572 <_dtoa_r+0xb4a>
  4057f4:	e6bf      	b.n	405576 <_dtoa_r+0xb4e>
  4057f6:	f47f aebe 	bne.w	405576 <_dtoa_r+0xb4e>
  4057fa:	f01a 0f01 	tst.w	sl, #1
  4057fe:	f43f aeba 	beq.w	405576 <_dtoa_r+0xb4e>
  405802:	e6b2      	b.n	40556a <_dtoa_r+0xb42>
  405804:	f04f 0800 	mov.w	r8, #0
  405808:	4646      	mov	r6, r8
  40580a:	e5e9      	b.n	4053e0 <_dtoa_r+0x9b8>
  40580c:	4631      	mov	r1, r6
  40580e:	2300      	movs	r3, #0
  405810:	220a      	movs	r2, #10
  405812:	4620      	mov	r0, r4
  405814:	f000 fc3a 	bl	40608c <__multadd>
  405818:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40581a:	2b00      	cmp	r3, #0
  40581c:	4606      	mov	r6, r0
  40581e:	dd0a      	ble.n	405836 <_dtoa_r+0xe0e>
  405820:	930a      	str	r3, [sp, #40]	; 0x28
  405822:	f7ff bbaa 	b.w	404f7a <_dtoa_r+0x552>
  405826:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405828:	2b02      	cmp	r3, #2
  40582a:	dc23      	bgt.n	405874 <_dtoa_r+0xe4c>
  40582c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40582e:	e43b      	b.n	4050a8 <_dtoa_r+0x680>
  405830:	f04f 0a02 	mov.w	sl, #2
  405834:	e4ed      	b.n	405212 <_dtoa_r+0x7ea>
  405836:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405838:	2b02      	cmp	r3, #2
  40583a:	dc1b      	bgt.n	405874 <_dtoa_r+0xe4c>
  40583c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40583e:	e7ef      	b.n	405820 <_dtoa_r+0xdf8>
  405840:	2500      	movs	r5, #0
  405842:	6465      	str	r5, [r4, #68]	; 0x44
  405844:	4629      	mov	r1, r5
  405846:	4620      	mov	r0, r4
  405848:	f000 fbf0 	bl	40602c <_Balloc>
  40584c:	f04f 33ff 	mov.w	r3, #4294967295
  405850:	930a      	str	r3, [sp, #40]	; 0x28
  405852:	930f      	str	r3, [sp, #60]	; 0x3c
  405854:	2301      	movs	r3, #1
  405856:	9004      	str	r0, [sp, #16]
  405858:	9525      	str	r5, [sp, #148]	; 0x94
  40585a:	6420      	str	r0, [r4, #64]	; 0x40
  40585c:	930b      	str	r3, [sp, #44]	; 0x2c
  40585e:	f7ff b9dd 	b.w	404c1c <_dtoa_r+0x1f4>
  405862:	2501      	movs	r5, #1
  405864:	f7ff b9a5 	b.w	404bb2 <_dtoa_r+0x18a>
  405868:	f43f ab69 	beq.w	404f3e <_dtoa_r+0x516>
  40586c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405870:	f7ff bbf9 	b.w	405066 <_dtoa_r+0x63e>
  405874:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405876:	930a      	str	r3, [sp, #40]	; 0x28
  405878:	e5e5      	b.n	405446 <_dtoa_r+0xa1e>
  40587a:	bf00      	nop

0040587c <__libc_fini_array>:
  40587c:	b538      	push	{r3, r4, r5, lr}
  40587e:	4c0a      	ldr	r4, [pc, #40]	; (4058a8 <__libc_fini_array+0x2c>)
  405880:	4d0a      	ldr	r5, [pc, #40]	; (4058ac <__libc_fini_array+0x30>)
  405882:	1b64      	subs	r4, r4, r5
  405884:	10a4      	asrs	r4, r4, #2
  405886:	d00a      	beq.n	40589e <__libc_fini_array+0x22>
  405888:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40588c:	3b01      	subs	r3, #1
  40588e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405892:	3c01      	subs	r4, #1
  405894:	f855 3904 	ldr.w	r3, [r5], #-4
  405898:	4798      	blx	r3
  40589a:	2c00      	cmp	r4, #0
  40589c:	d1f9      	bne.n	405892 <__libc_fini_array+0x16>
  40589e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4058a2:	f002 bedb 	b.w	40865c <_fini>
  4058a6:	bf00      	nop
  4058a8:	0040866c 	.word	0x0040866c
  4058ac:	00408668 	.word	0x00408668

004058b0 <_localeconv_r>:
  4058b0:	4a04      	ldr	r2, [pc, #16]	; (4058c4 <_localeconv_r+0x14>)
  4058b2:	4b05      	ldr	r3, [pc, #20]	; (4058c8 <_localeconv_r+0x18>)
  4058b4:	6812      	ldr	r2, [r2, #0]
  4058b6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4058b8:	2800      	cmp	r0, #0
  4058ba:	bf08      	it	eq
  4058bc:	4618      	moveq	r0, r3
  4058be:	30f0      	adds	r0, #240	; 0xf0
  4058c0:	4770      	bx	lr
  4058c2:	bf00      	nop
  4058c4:	20400024 	.word	0x20400024
  4058c8:	20400864 	.word	0x20400864

004058cc <__retarget_lock_acquire_recursive>:
  4058cc:	4770      	bx	lr
  4058ce:	bf00      	nop

004058d0 <__retarget_lock_release_recursive>:
  4058d0:	4770      	bx	lr
  4058d2:	bf00      	nop

004058d4 <_malloc_r>:
  4058d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4058d8:	f101 060b 	add.w	r6, r1, #11
  4058dc:	2e16      	cmp	r6, #22
  4058de:	b083      	sub	sp, #12
  4058e0:	4605      	mov	r5, r0
  4058e2:	f240 809e 	bls.w	405a22 <_malloc_r+0x14e>
  4058e6:	f036 0607 	bics.w	r6, r6, #7
  4058ea:	f100 80bd 	bmi.w	405a68 <_malloc_r+0x194>
  4058ee:	42b1      	cmp	r1, r6
  4058f0:	f200 80ba 	bhi.w	405a68 <_malloc_r+0x194>
  4058f4:	f000 fb8e 	bl	406014 <__malloc_lock>
  4058f8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4058fc:	f0c0 8293 	bcc.w	405e26 <_malloc_r+0x552>
  405900:	0a73      	lsrs	r3, r6, #9
  405902:	f000 80b8 	beq.w	405a76 <_malloc_r+0x1a2>
  405906:	2b04      	cmp	r3, #4
  405908:	f200 8179 	bhi.w	405bfe <_malloc_r+0x32a>
  40590c:	09b3      	lsrs	r3, r6, #6
  40590e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405912:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405916:	00c3      	lsls	r3, r0, #3
  405918:	4fbf      	ldr	r7, [pc, #764]	; (405c18 <_malloc_r+0x344>)
  40591a:	443b      	add	r3, r7
  40591c:	f1a3 0108 	sub.w	r1, r3, #8
  405920:	685c      	ldr	r4, [r3, #4]
  405922:	42a1      	cmp	r1, r4
  405924:	d106      	bne.n	405934 <_malloc_r+0x60>
  405926:	e00c      	b.n	405942 <_malloc_r+0x6e>
  405928:	2a00      	cmp	r2, #0
  40592a:	f280 80aa 	bge.w	405a82 <_malloc_r+0x1ae>
  40592e:	68e4      	ldr	r4, [r4, #12]
  405930:	42a1      	cmp	r1, r4
  405932:	d006      	beq.n	405942 <_malloc_r+0x6e>
  405934:	6863      	ldr	r3, [r4, #4]
  405936:	f023 0303 	bic.w	r3, r3, #3
  40593a:	1b9a      	subs	r2, r3, r6
  40593c:	2a0f      	cmp	r2, #15
  40593e:	ddf3      	ble.n	405928 <_malloc_r+0x54>
  405940:	4670      	mov	r0, lr
  405942:	693c      	ldr	r4, [r7, #16]
  405944:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405c2c <_malloc_r+0x358>
  405948:	4574      	cmp	r4, lr
  40594a:	f000 81ab 	beq.w	405ca4 <_malloc_r+0x3d0>
  40594e:	6863      	ldr	r3, [r4, #4]
  405950:	f023 0303 	bic.w	r3, r3, #3
  405954:	1b9a      	subs	r2, r3, r6
  405956:	2a0f      	cmp	r2, #15
  405958:	f300 8190 	bgt.w	405c7c <_malloc_r+0x3a8>
  40595c:	2a00      	cmp	r2, #0
  40595e:	f8c7 e014 	str.w	lr, [r7, #20]
  405962:	f8c7 e010 	str.w	lr, [r7, #16]
  405966:	f280 809d 	bge.w	405aa4 <_malloc_r+0x1d0>
  40596a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40596e:	f080 8161 	bcs.w	405c34 <_malloc_r+0x360>
  405972:	08db      	lsrs	r3, r3, #3
  405974:	f103 0c01 	add.w	ip, r3, #1
  405978:	1099      	asrs	r1, r3, #2
  40597a:	687a      	ldr	r2, [r7, #4]
  40597c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405980:	f8c4 8008 	str.w	r8, [r4, #8]
  405984:	2301      	movs	r3, #1
  405986:	408b      	lsls	r3, r1
  405988:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40598c:	4313      	orrs	r3, r2
  40598e:	3908      	subs	r1, #8
  405990:	60e1      	str	r1, [r4, #12]
  405992:	607b      	str	r3, [r7, #4]
  405994:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  405998:	f8c8 400c 	str.w	r4, [r8, #12]
  40599c:	1082      	asrs	r2, r0, #2
  40599e:	2401      	movs	r4, #1
  4059a0:	4094      	lsls	r4, r2
  4059a2:	429c      	cmp	r4, r3
  4059a4:	f200 808b 	bhi.w	405abe <_malloc_r+0x1ea>
  4059a8:	421c      	tst	r4, r3
  4059aa:	d106      	bne.n	4059ba <_malloc_r+0xe6>
  4059ac:	f020 0003 	bic.w	r0, r0, #3
  4059b0:	0064      	lsls	r4, r4, #1
  4059b2:	421c      	tst	r4, r3
  4059b4:	f100 0004 	add.w	r0, r0, #4
  4059b8:	d0fa      	beq.n	4059b0 <_malloc_r+0xdc>
  4059ba:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4059be:	46cc      	mov	ip, r9
  4059c0:	4680      	mov	r8, r0
  4059c2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4059c6:	459c      	cmp	ip, r3
  4059c8:	d107      	bne.n	4059da <_malloc_r+0x106>
  4059ca:	e16d      	b.n	405ca8 <_malloc_r+0x3d4>
  4059cc:	2a00      	cmp	r2, #0
  4059ce:	f280 817b 	bge.w	405cc8 <_malloc_r+0x3f4>
  4059d2:	68db      	ldr	r3, [r3, #12]
  4059d4:	459c      	cmp	ip, r3
  4059d6:	f000 8167 	beq.w	405ca8 <_malloc_r+0x3d4>
  4059da:	6859      	ldr	r1, [r3, #4]
  4059dc:	f021 0103 	bic.w	r1, r1, #3
  4059e0:	1b8a      	subs	r2, r1, r6
  4059e2:	2a0f      	cmp	r2, #15
  4059e4:	ddf2      	ble.n	4059cc <_malloc_r+0xf8>
  4059e6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4059ea:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4059ee:	9300      	str	r3, [sp, #0]
  4059f0:	199c      	adds	r4, r3, r6
  4059f2:	4628      	mov	r0, r5
  4059f4:	f046 0601 	orr.w	r6, r6, #1
  4059f8:	f042 0501 	orr.w	r5, r2, #1
  4059fc:	605e      	str	r6, [r3, #4]
  4059fe:	f8c8 c00c 	str.w	ip, [r8, #12]
  405a02:	f8cc 8008 	str.w	r8, [ip, #8]
  405a06:	617c      	str	r4, [r7, #20]
  405a08:	613c      	str	r4, [r7, #16]
  405a0a:	f8c4 e00c 	str.w	lr, [r4, #12]
  405a0e:	f8c4 e008 	str.w	lr, [r4, #8]
  405a12:	6065      	str	r5, [r4, #4]
  405a14:	505a      	str	r2, [r3, r1]
  405a16:	f000 fb03 	bl	406020 <__malloc_unlock>
  405a1a:	9b00      	ldr	r3, [sp, #0]
  405a1c:	f103 0408 	add.w	r4, r3, #8
  405a20:	e01e      	b.n	405a60 <_malloc_r+0x18c>
  405a22:	2910      	cmp	r1, #16
  405a24:	d820      	bhi.n	405a68 <_malloc_r+0x194>
  405a26:	f000 faf5 	bl	406014 <__malloc_lock>
  405a2a:	2610      	movs	r6, #16
  405a2c:	2318      	movs	r3, #24
  405a2e:	2002      	movs	r0, #2
  405a30:	4f79      	ldr	r7, [pc, #484]	; (405c18 <_malloc_r+0x344>)
  405a32:	443b      	add	r3, r7
  405a34:	f1a3 0208 	sub.w	r2, r3, #8
  405a38:	685c      	ldr	r4, [r3, #4]
  405a3a:	4294      	cmp	r4, r2
  405a3c:	f000 813d 	beq.w	405cba <_malloc_r+0x3e6>
  405a40:	6863      	ldr	r3, [r4, #4]
  405a42:	68e1      	ldr	r1, [r4, #12]
  405a44:	68a6      	ldr	r6, [r4, #8]
  405a46:	f023 0303 	bic.w	r3, r3, #3
  405a4a:	4423      	add	r3, r4
  405a4c:	4628      	mov	r0, r5
  405a4e:	685a      	ldr	r2, [r3, #4]
  405a50:	60f1      	str	r1, [r6, #12]
  405a52:	f042 0201 	orr.w	r2, r2, #1
  405a56:	608e      	str	r6, [r1, #8]
  405a58:	605a      	str	r2, [r3, #4]
  405a5a:	f000 fae1 	bl	406020 <__malloc_unlock>
  405a5e:	3408      	adds	r4, #8
  405a60:	4620      	mov	r0, r4
  405a62:	b003      	add	sp, #12
  405a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a68:	2400      	movs	r4, #0
  405a6a:	230c      	movs	r3, #12
  405a6c:	4620      	mov	r0, r4
  405a6e:	602b      	str	r3, [r5, #0]
  405a70:	b003      	add	sp, #12
  405a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a76:	2040      	movs	r0, #64	; 0x40
  405a78:	f44f 7300 	mov.w	r3, #512	; 0x200
  405a7c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405a80:	e74a      	b.n	405918 <_malloc_r+0x44>
  405a82:	4423      	add	r3, r4
  405a84:	68e1      	ldr	r1, [r4, #12]
  405a86:	685a      	ldr	r2, [r3, #4]
  405a88:	68a6      	ldr	r6, [r4, #8]
  405a8a:	f042 0201 	orr.w	r2, r2, #1
  405a8e:	60f1      	str	r1, [r6, #12]
  405a90:	4628      	mov	r0, r5
  405a92:	608e      	str	r6, [r1, #8]
  405a94:	605a      	str	r2, [r3, #4]
  405a96:	f000 fac3 	bl	406020 <__malloc_unlock>
  405a9a:	3408      	adds	r4, #8
  405a9c:	4620      	mov	r0, r4
  405a9e:	b003      	add	sp, #12
  405aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405aa4:	4423      	add	r3, r4
  405aa6:	4628      	mov	r0, r5
  405aa8:	685a      	ldr	r2, [r3, #4]
  405aaa:	f042 0201 	orr.w	r2, r2, #1
  405aae:	605a      	str	r2, [r3, #4]
  405ab0:	f000 fab6 	bl	406020 <__malloc_unlock>
  405ab4:	3408      	adds	r4, #8
  405ab6:	4620      	mov	r0, r4
  405ab8:	b003      	add	sp, #12
  405aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405abe:	68bc      	ldr	r4, [r7, #8]
  405ac0:	6863      	ldr	r3, [r4, #4]
  405ac2:	f023 0803 	bic.w	r8, r3, #3
  405ac6:	45b0      	cmp	r8, r6
  405ac8:	d304      	bcc.n	405ad4 <_malloc_r+0x200>
  405aca:	eba8 0306 	sub.w	r3, r8, r6
  405ace:	2b0f      	cmp	r3, #15
  405ad0:	f300 8085 	bgt.w	405bde <_malloc_r+0x30a>
  405ad4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405c30 <_malloc_r+0x35c>
  405ad8:	4b50      	ldr	r3, [pc, #320]	; (405c1c <_malloc_r+0x348>)
  405ada:	f8d9 2000 	ldr.w	r2, [r9]
  405ade:	681b      	ldr	r3, [r3, #0]
  405ae0:	3201      	adds	r2, #1
  405ae2:	4433      	add	r3, r6
  405ae4:	eb04 0a08 	add.w	sl, r4, r8
  405ae8:	f000 8155 	beq.w	405d96 <_malloc_r+0x4c2>
  405aec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405af0:	330f      	adds	r3, #15
  405af2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  405af6:	f02b 0b0f 	bic.w	fp, fp, #15
  405afa:	4659      	mov	r1, fp
  405afc:	4628      	mov	r0, r5
  405afe:	f000 fd8f 	bl	406620 <_sbrk_r>
  405b02:	1c41      	adds	r1, r0, #1
  405b04:	4602      	mov	r2, r0
  405b06:	f000 80fc 	beq.w	405d02 <_malloc_r+0x42e>
  405b0a:	4582      	cmp	sl, r0
  405b0c:	f200 80f7 	bhi.w	405cfe <_malloc_r+0x42a>
  405b10:	4b43      	ldr	r3, [pc, #268]	; (405c20 <_malloc_r+0x34c>)
  405b12:	6819      	ldr	r1, [r3, #0]
  405b14:	4459      	add	r1, fp
  405b16:	6019      	str	r1, [r3, #0]
  405b18:	f000 814d 	beq.w	405db6 <_malloc_r+0x4e2>
  405b1c:	f8d9 0000 	ldr.w	r0, [r9]
  405b20:	3001      	adds	r0, #1
  405b22:	bf1b      	ittet	ne
  405b24:	eba2 0a0a 	subne.w	sl, r2, sl
  405b28:	4451      	addne	r1, sl
  405b2a:	f8c9 2000 	streq.w	r2, [r9]
  405b2e:	6019      	strne	r1, [r3, #0]
  405b30:	f012 0107 	ands.w	r1, r2, #7
  405b34:	f000 8115 	beq.w	405d62 <_malloc_r+0x48e>
  405b38:	f1c1 0008 	rsb	r0, r1, #8
  405b3c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405b40:	4402      	add	r2, r0
  405b42:	3108      	adds	r1, #8
  405b44:	eb02 090b 	add.w	r9, r2, fp
  405b48:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405b4c:	eba1 0909 	sub.w	r9, r1, r9
  405b50:	4649      	mov	r1, r9
  405b52:	4628      	mov	r0, r5
  405b54:	9301      	str	r3, [sp, #4]
  405b56:	9200      	str	r2, [sp, #0]
  405b58:	f000 fd62 	bl	406620 <_sbrk_r>
  405b5c:	1c43      	adds	r3, r0, #1
  405b5e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405b62:	f000 8143 	beq.w	405dec <_malloc_r+0x518>
  405b66:	1a80      	subs	r0, r0, r2
  405b68:	4448      	add	r0, r9
  405b6a:	f040 0001 	orr.w	r0, r0, #1
  405b6e:	6819      	ldr	r1, [r3, #0]
  405b70:	60ba      	str	r2, [r7, #8]
  405b72:	4449      	add	r1, r9
  405b74:	42bc      	cmp	r4, r7
  405b76:	6050      	str	r0, [r2, #4]
  405b78:	6019      	str	r1, [r3, #0]
  405b7a:	d017      	beq.n	405bac <_malloc_r+0x2d8>
  405b7c:	f1b8 0f0f 	cmp.w	r8, #15
  405b80:	f240 80fb 	bls.w	405d7a <_malloc_r+0x4a6>
  405b84:	6860      	ldr	r0, [r4, #4]
  405b86:	f1a8 020c 	sub.w	r2, r8, #12
  405b8a:	f022 0207 	bic.w	r2, r2, #7
  405b8e:	eb04 0e02 	add.w	lr, r4, r2
  405b92:	f000 0001 	and.w	r0, r0, #1
  405b96:	f04f 0c05 	mov.w	ip, #5
  405b9a:	4310      	orrs	r0, r2
  405b9c:	2a0f      	cmp	r2, #15
  405b9e:	6060      	str	r0, [r4, #4]
  405ba0:	f8ce c004 	str.w	ip, [lr, #4]
  405ba4:	f8ce c008 	str.w	ip, [lr, #8]
  405ba8:	f200 8117 	bhi.w	405dda <_malloc_r+0x506>
  405bac:	4b1d      	ldr	r3, [pc, #116]	; (405c24 <_malloc_r+0x350>)
  405bae:	68bc      	ldr	r4, [r7, #8]
  405bb0:	681a      	ldr	r2, [r3, #0]
  405bb2:	4291      	cmp	r1, r2
  405bb4:	bf88      	it	hi
  405bb6:	6019      	strhi	r1, [r3, #0]
  405bb8:	4b1b      	ldr	r3, [pc, #108]	; (405c28 <_malloc_r+0x354>)
  405bba:	681a      	ldr	r2, [r3, #0]
  405bbc:	4291      	cmp	r1, r2
  405bbe:	6862      	ldr	r2, [r4, #4]
  405bc0:	bf88      	it	hi
  405bc2:	6019      	strhi	r1, [r3, #0]
  405bc4:	f022 0203 	bic.w	r2, r2, #3
  405bc8:	4296      	cmp	r6, r2
  405bca:	eba2 0306 	sub.w	r3, r2, r6
  405bce:	d801      	bhi.n	405bd4 <_malloc_r+0x300>
  405bd0:	2b0f      	cmp	r3, #15
  405bd2:	dc04      	bgt.n	405bde <_malloc_r+0x30a>
  405bd4:	4628      	mov	r0, r5
  405bd6:	f000 fa23 	bl	406020 <__malloc_unlock>
  405bda:	2400      	movs	r4, #0
  405bdc:	e740      	b.n	405a60 <_malloc_r+0x18c>
  405bde:	19a2      	adds	r2, r4, r6
  405be0:	f043 0301 	orr.w	r3, r3, #1
  405be4:	f046 0601 	orr.w	r6, r6, #1
  405be8:	6066      	str	r6, [r4, #4]
  405bea:	4628      	mov	r0, r5
  405bec:	60ba      	str	r2, [r7, #8]
  405bee:	6053      	str	r3, [r2, #4]
  405bf0:	f000 fa16 	bl	406020 <__malloc_unlock>
  405bf4:	3408      	adds	r4, #8
  405bf6:	4620      	mov	r0, r4
  405bf8:	b003      	add	sp, #12
  405bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405bfe:	2b14      	cmp	r3, #20
  405c00:	d971      	bls.n	405ce6 <_malloc_r+0x412>
  405c02:	2b54      	cmp	r3, #84	; 0x54
  405c04:	f200 80a3 	bhi.w	405d4e <_malloc_r+0x47a>
  405c08:	0b33      	lsrs	r3, r6, #12
  405c0a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405c0e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  405c12:	00c3      	lsls	r3, r0, #3
  405c14:	e680      	b.n	405918 <_malloc_r+0x44>
  405c16:	bf00      	nop
  405c18:	20400454 	.word	0x20400454
  405c1c:	20400c98 	.word	0x20400c98
  405c20:	20400c68 	.word	0x20400c68
  405c24:	20400c90 	.word	0x20400c90
  405c28:	20400c94 	.word	0x20400c94
  405c2c:	2040045c 	.word	0x2040045c
  405c30:	2040085c 	.word	0x2040085c
  405c34:	0a5a      	lsrs	r2, r3, #9
  405c36:	2a04      	cmp	r2, #4
  405c38:	d95b      	bls.n	405cf2 <_malloc_r+0x41e>
  405c3a:	2a14      	cmp	r2, #20
  405c3c:	f200 80ae 	bhi.w	405d9c <_malloc_r+0x4c8>
  405c40:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405c44:	00c9      	lsls	r1, r1, #3
  405c46:	325b      	adds	r2, #91	; 0x5b
  405c48:	eb07 0c01 	add.w	ip, r7, r1
  405c4c:	5879      	ldr	r1, [r7, r1]
  405c4e:	f1ac 0c08 	sub.w	ip, ip, #8
  405c52:	458c      	cmp	ip, r1
  405c54:	f000 8088 	beq.w	405d68 <_malloc_r+0x494>
  405c58:	684a      	ldr	r2, [r1, #4]
  405c5a:	f022 0203 	bic.w	r2, r2, #3
  405c5e:	4293      	cmp	r3, r2
  405c60:	d273      	bcs.n	405d4a <_malloc_r+0x476>
  405c62:	6889      	ldr	r1, [r1, #8]
  405c64:	458c      	cmp	ip, r1
  405c66:	d1f7      	bne.n	405c58 <_malloc_r+0x384>
  405c68:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405c6c:	687b      	ldr	r3, [r7, #4]
  405c6e:	60e2      	str	r2, [r4, #12]
  405c70:	f8c4 c008 	str.w	ip, [r4, #8]
  405c74:	6094      	str	r4, [r2, #8]
  405c76:	f8cc 400c 	str.w	r4, [ip, #12]
  405c7a:	e68f      	b.n	40599c <_malloc_r+0xc8>
  405c7c:	19a1      	adds	r1, r4, r6
  405c7e:	f046 0c01 	orr.w	ip, r6, #1
  405c82:	f042 0601 	orr.w	r6, r2, #1
  405c86:	f8c4 c004 	str.w	ip, [r4, #4]
  405c8a:	4628      	mov	r0, r5
  405c8c:	6179      	str	r1, [r7, #20]
  405c8e:	6139      	str	r1, [r7, #16]
  405c90:	f8c1 e00c 	str.w	lr, [r1, #12]
  405c94:	f8c1 e008 	str.w	lr, [r1, #8]
  405c98:	604e      	str	r6, [r1, #4]
  405c9a:	50e2      	str	r2, [r4, r3]
  405c9c:	f000 f9c0 	bl	406020 <__malloc_unlock>
  405ca0:	3408      	adds	r4, #8
  405ca2:	e6dd      	b.n	405a60 <_malloc_r+0x18c>
  405ca4:	687b      	ldr	r3, [r7, #4]
  405ca6:	e679      	b.n	40599c <_malloc_r+0xc8>
  405ca8:	f108 0801 	add.w	r8, r8, #1
  405cac:	f018 0f03 	tst.w	r8, #3
  405cb0:	f10c 0c08 	add.w	ip, ip, #8
  405cb4:	f47f ae85 	bne.w	4059c2 <_malloc_r+0xee>
  405cb8:	e02d      	b.n	405d16 <_malloc_r+0x442>
  405cba:	68dc      	ldr	r4, [r3, #12]
  405cbc:	42a3      	cmp	r3, r4
  405cbe:	bf08      	it	eq
  405cc0:	3002      	addeq	r0, #2
  405cc2:	f43f ae3e 	beq.w	405942 <_malloc_r+0x6e>
  405cc6:	e6bb      	b.n	405a40 <_malloc_r+0x16c>
  405cc8:	4419      	add	r1, r3
  405cca:	461c      	mov	r4, r3
  405ccc:	684a      	ldr	r2, [r1, #4]
  405cce:	68db      	ldr	r3, [r3, #12]
  405cd0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405cd4:	f042 0201 	orr.w	r2, r2, #1
  405cd8:	604a      	str	r2, [r1, #4]
  405cda:	4628      	mov	r0, r5
  405cdc:	60f3      	str	r3, [r6, #12]
  405cde:	609e      	str	r6, [r3, #8]
  405ce0:	f000 f99e 	bl	406020 <__malloc_unlock>
  405ce4:	e6bc      	b.n	405a60 <_malloc_r+0x18c>
  405ce6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405cea:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405cee:	00c3      	lsls	r3, r0, #3
  405cf0:	e612      	b.n	405918 <_malloc_r+0x44>
  405cf2:	099a      	lsrs	r2, r3, #6
  405cf4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405cf8:	00c9      	lsls	r1, r1, #3
  405cfa:	3238      	adds	r2, #56	; 0x38
  405cfc:	e7a4      	b.n	405c48 <_malloc_r+0x374>
  405cfe:	42bc      	cmp	r4, r7
  405d00:	d054      	beq.n	405dac <_malloc_r+0x4d8>
  405d02:	68bc      	ldr	r4, [r7, #8]
  405d04:	6862      	ldr	r2, [r4, #4]
  405d06:	f022 0203 	bic.w	r2, r2, #3
  405d0a:	e75d      	b.n	405bc8 <_malloc_r+0x2f4>
  405d0c:	f859 3908 	ldr.w	r3, [r9], #-8
  405d10:	4599      	cmp	r9, r3
  405d12:	f040 8086 	bne.w	405e22 <_malloc_r+0x54e>
  405d16:	f010 0f03 	tst.w	r0, #3
  405d1a:	f100 30ff 	add.w	r0, r0, #4294967295
  405d1e:	d1f5      	bne.n	405d0c <_malloc_r+0x438>
  405d20:	687b      	ldr	r3, [r7, #4]
  405d22:	ea23 0304 	bic.w	r3, r3, r4
  405d26:	607b      	str	r3, [r7, #4]
  405d28:	0064      	lsls	r4, r4, #1
  405d2a:	429c      	cmp	r4, r3
  405d2c:	f63f aec7 	bhi.w	405abe <_malloc_r+0x1ea>
  405d30:	2c00      	cmp	r4, #0
  405d32:	f43f aec4 	beq.w	405abe <_malloc_r+0x1ea>
  405d36:	421c      	tst	r4, r3
  405d38:	4640      	mov	r0, r8
  405d3a:	f47f ae3e 	bne.w	4059ba <_malloc_r+0xe6>
  405d3e:	0064      	lsls	r4, r4, #1
  405d40:	421c      	tst	r4, r3
  405d42:	f100 0004 	add.w	r0, r0, #4
  405d46:	d0fa      	beq.n	405d3e <_malloc_r+0x46a>
  405d48:	e637      	b.n	4059ba <_malloc_r+0xe6>
  405d4a:	468c      	mov	ip, r1
  405d4c:	e78c      	b.n	405c68 <_malloc_r+0x394>
  405d4e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405d52:	d815      	bhi.n	405d80 <_malloc_r+0x4ac>
  405d54:	0bf3      	lsrs	r3, r6, #15
  405d56:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405d5a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405d5e:	00c3      	lsls	r3, r0, #3
  405d60:	e5da      	b.n	405918 <_malloc_r+0x44>
  405d62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405d66:	e6ed      	b.n	405b44 <_malloc_r+0x270>
  405d68:	687b      	ldr	r3, [r7, #4]
  405d6a:	1092      	asrs	r2, r2, #2
  405d6c:	2101      	movs	r1, #1
  405d6e:	fa01 f202 	lsl.w	r2, r1, r2
  405d72:	4313      	orrs	r3, r2
  405d74:	607b      	str	r3, [r7, #4]
  405d76:	4662      	mov	r2, ip
  405d78:	e779      	b.n	405c6e <_malloc_r+0x39a>
  405d7a:	2301      	movs	r3, #1
  405d7c:	6053      	str	r3, [r2, #4]
  405d7e:	e729      	b.n	405bd4 <_malloc_r+0x300>
  405d80:	f240 5254 	movw	r2, #1364	; 0x554
  405d84:	4293      	cmp	r3, r2
  405d86:	d822      	bhi.n	405dce <_malloc_r+0x4fa>
  405d88:	0cb3      	lsrs	r3, r6, #18
  405d8a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405d8e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  405d92:	00c3      	lsls	r3, r0, #3
  405d94:	e5c0      	b.n	405918 <_malloc_r+0x44>
  405d96:	f103 0b10 	add.w	fp, r3, #16
  405d9a:	e6ae      	b.n	405afa <_malloc_r+0x226>
  405d9c:	2a54      	cmp	r2, #84	; 0x54
  405d9e:	d829      	bhi.n	405df4 <_malloc_r+0x520>
  405da0:	0b1a      	lsrs	r2, r3, #12
  405da2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405da6:	00c9      	lsls	r1, r1, #3
  405da8:	326e      	adds	r2, #110	; 0x6e
  405daa:	e74d      	b.n	405c48 <_malloc_r+0x374>
  405dac:	4b20      	ldr	r3, [pc, #128]	; (405e30 <_malloc_r+0x55c>)
  405dae:	6819      	ldr	r1, [r3, #0]
  405db0:	4459      	add	r1, fp
  405db2:	6019      	str	r1, [r3, #0]
  405db4:	e6b2      	b.n	405b1c <_malloc_r+0x248>
  405db6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405dba:	2800      	cmp	r0, #0
  405dbc:	f47f aeae 	bne.w	405b1c <_malloc_r+0x248>
  405dc0:	eb08 030b 	add.w	r3, r8, fp
  405dc4:	68ba      	ldr	r2, [r7, #8]
  405dc6:	f043 0301 	orr.w	r3, r3, #1
  405dca:	6053      	str	r3, [r2, #4]
  405dcc:	e6ee      	b.n	405bac <_malloc_r+0x2d8>
  405dce:	207f      	movs	r0, #127	; 0x7f
  405dd0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  405dd4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405dd8:	e59e      	b.n	405918 <_malloc_r+0x44>
  405dda:	f104 0108 	add.w	r1, r4, #8
  405dde:	4628      	mov	r0, r5
  405de0:	9300      	str	r3, [sp, #0]
  405de2:	f000 fe1b 	bl	406a1c <_free_r>
  405de6:	9b00      	ldr	r3, [sp, #0]
  405de8:	6819      	ldr	r1, [r3, #0]
  405dea:	e6df      	b.n	405bac <_malloc_r+0x2d8>
  405dec:	2001      	movs	r0, #1
  405dee:	f04f 0900 	mov.w	r9, #0
  405df2:	e6bc      	b.n	405b6e <_malloc_r+0x29a>
  405df4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405df8:	d805      	bhi.n	405e06 <_malloc_r+0x532>
  405dfa:	0bda      	lsrs	r2, r3, #15
  405dfc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405e00:	00c9      	lsls	r1, r1, #3
  405e02:	3277      	adds	r2, #119	; 0x77
  405e04:	e720      	b.n	405c48 <_malloc_r+0x374>
  405e06:	f240 5154 	movw	r1, #1364	; 0x554
  405e0a:	428a      	cmp	r2, r1
  405e0c:	d805      	bhi.n	405e1a <_malloc_r+0x546>
  405e0e:	0c9a      	lsrs	r2, r3, #18
  405e10:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405e14:	00c9      	lsls	r1, r1, #3
  405e16:	327c      	adds	r2, #124	; 0x7c
  405e18:	e716      	b.n	405c48 <_malloc_r+0x374>
  405e1a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405e1e:	227e      	movs	r2, #126	; 0x7e
  405e20:	e712      	b.n	405c48 <_malloc_r+0x374>
  405e22:	687b      	ldr	r3, [r7, #4]
  405e24:	e780      	b.n	405d28 <_malloc_r+0x454>
  405e26:	08f0      	lsrs	r0, r6, #3
  405e28:	f106 0308 	add.w	r3, r6, #8
  405e2c:	e600      	b.n	405a30 <_malloc_r+0x15c>
  405e2e:	bf00      	nop
  405e30:	20400c68 	.word	0x20400c68
	...

00405e40 <memchr>:
  405e40:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405e44:	2a10      	cmp	r2, #16
  405e46:	db2b      	blt.n	405ea0 <memchr+0x60>
  405e48:	f010 0f07 	tst.w	r0, #7
  405e4c:	d008      	beq.n	405e60 <memchr+0x20>
  405e4e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405e52:	3a01      	subs	r2, #1
  405e54:	428b      	cmp	r3, r1
  405e56:	d02d      	beq.n	405eb4 <memchr+0x74>
  405e58:	f010 0f07 	tst.w	r0, #7
  405e5c:	b342      	cbz	r2, 405eb0 <memchr+0x70>
  405e5e:	d1f6      	bne.n	405e4e <memchr+0xe>
  405e60:	b4f0      	push	{r4, r5, r6, r7}
  405e62:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405e66:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405e6a:	f022 0407 	bic.w	r4, r2, #7
  405e6e:	f07f 0700 	mvns.w	r7, #0
  405e72:	2300      	movs	r3, #0
  405e74:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405e78:	3c08      	subs	r4, #8
  405e7a:	ea85 0501 	eor.w	r5, r5, r1
  405e7e:	ea86 0601 	eor.w	r6, r6, r1
  405e82:	fa85 f547 	uadd8	r5, r5, r7
  405e86:	faa3 f587 	sel	r5, r3, r7
  405e8a:	fa86 f647 	uadd8	r6, r6, r7
  405e8e:	faa5 f687 	sel	r6, r5, r7
  405e92:	b98e      	cbnz	r6, 405eb8 <memchr+0x78>
  405e94:	d1ee      	bne.n	405e74 <memchr+0x34>
  405e96:	bcf0      	pop	{r4, r5, r6, r7}
  405e98:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405e9c:	f002 0207 	and.w	r2, r2, #7
  405ea0:	b132      	cbz	r2, 405eb0 <memchr+0x70>
  405ea2:	f810 3b01 	ldrb.w	r3, [r0], #1
  405ea6:	3a01      	subs	r2, #1
  405ea8:	ea83 0301 	eor.w	r3, r3, r1
  405eac:	b113      	cbz	r3, 405eb4 <memchr+0x74>
  405eae:	d1f8      	bne.n	405ea2 <memchr+0x62>
  405eb0:	2000      	movs	r0, #0
  405eb2:	4770      	bx	lr
  405eb4:	3801      	subs	r0, #1
  405eb6:	4770      	bx	lr
  405eb8:	2d00      	cmp	r5, #0
  405eba:	bf06      	itte	eq
  405ebc:	4635      	moveq	r5, r6
  405ebe:	3803      	subeq	r0, #3
  405ec0:	3807      	subne	r0, #7
  405ec2:	f015 0f01 	tst.w	r5, #1
  405ec6:	d107      	bne.n	405ed8 <memchr+0x98>
  405ec8:	3001      	adds	r0, #1
  405eca:	f415 7f80 	tst.w	r5, #256	; 0x100
  405ece:	bf02      	ittt	eq
  405ed0:	3001      	addeq	r0, #1
  405ed2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405ed6:	3001      	addeq	r0, #1
  405ed8:	bcf0      	pop	{r4, r5, r6, r7}
  405eda:	3801      	subs	r0, #1
  405edc:	4770      	bx	lr
  405ede:	bf00      	nop

00405ee0 <memcpy>:
  405ee0:	4684      	mov	ip, r0
  405ee2:	ea41 0300 	orr.w	r3, r1, r0
  405ee6:	f013 0303 	ands.w	r3, r3, #3
  405eea:	d16d      	bne.n	405fc8 <memcpy+0xe8>
  405eec:	3a40      	subs	r2, #64	; 0x40
  405eee:	d341      	bcc.n	405f74 <memcpy+0x94>
  405ef0:	f851 3b04 	ldr.w	r3, [r1], #4
  405ef4:	f840 3b04 	str.w	r3, [r0], #4
  405ef8:	f851 3b04 	ldr.w	r3, [r1], #4
  405efc:	f840 3b04 	str.w	r3, [r0], #4
  405f00:	f851 3b04 	ldr.w	r3, [r1], #4
  405f04:	f840 3b04 	str.w	r3, [r0], #4
  405f08:	f851 3b04 	ldr.w	r3, [r1], #4
  405f0c:	f840 3b04 	str.w	r3, [r0], #4
  405f10:	f851 3b04 	ldr.w	r3, [r1], #4
  405f14:	f840 3b04 	str.w	r3, [r0], #4
  405f18:	f851 3b04 	ldr.w	r3, [r1], #4
  405f1c:	f840 3b04 	str.w	r3, [r0], #4
  405f20:	f851 3b04 	ldr.w	r3, [r1], #4
  405f24:	f840 3b04 	str.w	r3, [r0], #4
  405f28:	f851 3b04 	ldr.w	r3, [r1], #4
  405f2c:	f840 3b04 	str.w	r3, [r0], #4
  405f30:	f851 3b04 	ldr.w	r3, [r1], #4
  405f34:	f840 3b04 	str.w	r3, [r0], #4
  405f38:	f851 3b04 	ldr.w	r3, [r1], #4
  405f3c:	f840 3b04 	str.w	r3, [r0], #4
  405f40:	f851 3b04 	ldr.w	r3, [r1], #4
  405f44:	f840 3b04 	str.w	r3, [r0], #4
  405f48:	f851 3b04 	ldr.w	r3, [r1], #4
  405f4c:	f840 3b04 	str.w	r3, [r0], #4
  405f50:	f851 3b04 	ldr.w	r3, [r1], #4
  405f54:	f840 3b04 	str.w	r3, [r0], #4
  405f58:	f851 3b04 	ldr.w	r3, [r1], #4
  405f5c:	f840 3b04 	str.w	r3, [r0], #4
  405f60:	f851 3b04 	ldr.w	r3, [r1], #4
  405f64:	f840 3b04 	str.w	r3, [r0], #4
  405f68:	f851 3b04 	ldr.w	r3, [r1], #4
  405f6c:	f840 3b04 	str.w	r3, [r0], #4
  405f70:	3a40      	subs	r2, #64	; 0x40
  405f72:	d2bd      	bcs.n	405ef0 <memcpy+0x10>
  405f74:	3230      	adds	r2, #48	; 0x30
  405f76:	d311      	bcc.n	405f9c <memcpy+0xbc>
  405f78:	f851 3b04 	ldr.w	r3, [r1], #4
  405f7c:	f840 3b04 	str.w	r3, [r0], #4
  405f80:	f851 3b04 	ldr.w	r3, [r1], #4
  405f84:	f840 3b04 	str.w	r3, [r0], #4
  405f88:	f851 3b04 	ldr.w	r3, [r1], #4
  405f8c:	f840 3b04 	str.w	r3, [r0], #4
  405f90:	f851 3b04 	ldr.w	r3, [r1], #4
  405f94:	f840 3b04 	str.w	r3, [r0], #4
  405f98:	3a10      	subs	r2, #16
  405f9a:	d2ed      	bcs.n	405f78 <memcpy+0x98>
  405f9c:	320c      	adds	r2, #12
  405f9e:	d305      	bcc.n	405fac <memcpy+0xcc>
  405fa0:	f851 3b04 	ldr.w	r3, [r1], #4
  405fa4:	f840 3b04 	str.w	r3, [r0], #4
  405fa8:	3a04      	subs	r2, #4
  405faa:	d2f9      	bcs.n	405fa0 <memcpy+0xc0>
  405fac:	3204      	adds	r2, #4
  405fae:	d008      	beq.n	405fc2 <memcpy+0xe2>
  405fb0:	07d2      	lsls	r2, r2, #31
  405fb2:	bf1c      	itt	ne
  405fb4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405fb8:	f800 3b01 	strbne.w	r3, [r0], #1
  405fbc:	d301      	bcc.n	405fc2 <memcpy+0xe2>
  405fbe:	880b      	ldrh	r3, [r1, #0]
  405fc0:	8003      	strh	r3, [r0, #0]
  405fc2:	4660      	mov	r0, ip
  405fc4:	4770      	bx	lr
  405fc6:	bf00      	nop
  405fc8:	2a08      	cmp	r2, #8
  405fca:	d313      	bcc.n	405ff4 <memcpy+0x114>
  405fcc:	078b      	lsls	r3, r1, #30
  405fce:	d08d      	beq.n	405eec <memcpy+0xc>
  405fd0:	f010 0303 	ands.w	r3, r0, #3
  405fd4:	d08a      	beq.n	405eec <memcpy+0xc>
  405fd6:	f1c3 0304 	rsb	r3, r3, #4
  405fda:	1ad2      	subs	r2, r2, r3
  405fdc:	07db      	lsls	r3, r3, #31
  405fde:	bf1c      	itt	ne
  405fe0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405fe4:	f800 3b01 	strbne.w	r3, [r0], #1
  405fe8:	d380      	bcc.n	405eec <memcpy+0xc>
  405fea:	f831 3b02 	ldrh.w	r3, [r1], #2
  405fee:	f820 3b02 	strh.w	r3, [r0], #2
  405ff2:	e77b      	b.n	405eec <memcpy+0xc>
  405ff4:	3a04      	subs	r2, #4
  405ff6:	d3d9      	bcc.n	405fac <memcpy+0xcc>
  405ff8:	3a01      	subs	r2, #1
  405ffa:	f811 3b01 	ldrb.w	r3, [r1], #1
  405ffe:	f800 3b01 	strb.w	r3, [r0], #1
  406002:	d2f9      	bcs.n	405ff8 <memcpy+0x118>
  406004:	780b      	ldrb	r3, [r1, #0]
  406006:	7003      	strb	r3, [r0, #0]
  406008:	784b      	ldrb	r3, [r1, #1]
  40600a:	7043      	strb	r3, [r0, #1]
  40600c:	788b      	ldrb	r3, [r1, #2]
  40600e:	7083      	strb	r3, [r0, #2]
  406010:	4660      	mov	r0, ip
  406012:	4770      	bx	lr

00406014 <__malloc_lock>:
  406014:	4801      	ldr	r0, [pc, #4]	; (40601c <__malloc_lock+0x8>)
  406016:	f7ff bc59 	b.w	4058cc <__retarget_lock_acquire_recursive>
  40601a:	bf00      	nop
  40601c:	20400cb0 	.word	0x20400cb0

00406020 <__malloc_unlock>:
  406020:	4801      	ldr	r0, [pc, #4]	; (406028 <__malloc_unlock+0x8>)
  406022:	f7ff bc55 	b.w	4058d0 <__retarget_lock_release_recursive>
  406026:	bf00      	nop
  406028:	20400cb0 	.word	0x20400cb0

0040602c <_Balloc>:
  40602c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40602e:	b570      	push	{r4, r5, r6, lr}
  406030:	4605      	mov	r5, r0
  406032:	460c      	mov	r4, r1
  406034:	b14b      	cbz	r3, 40604a <_Balloc+0x1e>
  406036:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40603a:	b180      	cbz	r0, 40605e <_Balloc+0x32>
  40603c:	6802      	ldr	r2, [r0, #0]
  40603e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406042:	2300      	movs	r3, #0
  406044:	6103      	str	r3, [r0, #16]
  406046:	60c3      	str	r3, [r0, #12]
  406048:	bd70      	pop	{r4, r5, r6, pc}
  40604a:	2221      	movs	r2, #33	; 0x21
  40604c:	2104      	movs	r1, #4
  40604e:	f000 fc65 	bl	40691c <_calloc_r>
  406052:	64e8      	str	r0, [r5, #76]	; 0x4c
  406054:	4603      	mov	r3, r0
  406056:	2800      	cmp	r0, #0
  406058:	d1ed      	bne.n	406036 <_Balloc+0xa>
  40605a:	2000      	movs	r0, #0
  40605c:	bd70      	pop	{r4, r5, r6, pc}
  40605e:	2101      	movs	r1, #1
  406060:	fa01 f604 	lsl.w	r6, r1, r4
  406064:	1d72      	adds	r2, r6, #5
  406066:	4628      	mov	r0, r5
  406068:	0092      	lsls	r2, r2, #2
  40606a:	f000 fc57 	bl	40691c <_calloc_r>
  40606e:	2800      	cmp	r0, #0
  406070:	d0f3      	beq.n	40605a <_Balloc+0x2e>
  406072:	6044      	str	r4, [r0, #4]
  406074:	6086      	str	r6, [r0, #8]
  406076:	e7e4      	b.n	406042 <_Balloc+0x16>

00406078 <_Bfree>:
  406078:	b131      	cbz	r1, 406088 <_Bfree+0x10>
  40607a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40607c:	684a      	ldr	r2, [r1, #4]
  40607e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406082:	6008      	str	r0, [r1, #0]
  406084:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406088:	4770      	bx	lr
  40608a:	bf00      	nop

0040608c <__multadd>:
  40608c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40608e:	690c      	ldr	r4, [r1, #16]
  406090:	b083      	sub	sp, #12
  406092:	460d      	mov	r5, r1
  406094:	4606      	mov	r6, r0
  406096:	f101 0e14 	add.w	lr, r1, #20
  40609a:	2700      	movs	r7, #0
  40609c:	f8de 0000 	ldr.w	r0, [lr]
  4060a0:	b281      	uxth	r1, r0
  4060a2:	fb02 3301 	mla	r3, r2, r1, r3
  4060a6:	0c01      	lsrs	r1, r0, #16
  4060a8:	0c18      	lsrs	r0, r3, #16
  4060aa:	fb02 0101 	mla	r1, r2, r1, r0
  4060ae:	b29b      	uxth	r3, r3
  4060b0:	3701      	adds	r7, #1
  4060b2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4060b6:	42bc      	cmp	r4, r7
  4060b8:	f84e 3b04 	str.w	r3, [lr], #4
  4060bc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4060c0:	dcec      	bgt.n	40609c <__multadd+0x10>
  4060c2:	b13b      	cbz	r3, 4060d4 <__multadd+0x48>
  4060c4:	68aa      	ldr	r2, [r5, #8]
  4060c6:	4294      	cmp	r4, r2
  4060c8:	da07      	bge.n	4060da <__multadd+0x4e>
  4060ca:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4060ce:	3401      	adds	r4, #1
  4060d0:	6153      	str	r3, [r2, #20]
  4060d2:	612c      	str	r4, [r5, #16]
  4060d4:	4628      	mov	r0, r5
  4060d6:	b003      	add	sp, #12
  4060d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4060da:	6869      	ldr	r1, [r5, #4]
  4060dc:	9301      	str	r3, [sp, #4]
  4060de:	3101      	adds	r1, #1
  4060e0:	4630      	mov	r0, r6
  4060e2:	f7ff ffa3 	bl	40602c <_Balloc>
  4060e6:	692a      	ldr	r2, [r5, #16]
  4060e8:	3202      	adds	r2, #2
  4060ea:	f105 010c 	add.w	r1, r5, #12
  4060ee:	4607      	mov	r7, r0
  4060f0:	0092      	lsls	r2, r2, #2
  4060f2:	300c      	adds	r0, #12
  4060f4:	f7ff fef4 	bl	405ee0 <memcpy>
  4060f8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4060fa:	6869      	ldr	r1, [r5, #4]
  4060fc:	9b01      	ldr	r3, [sp, #4]
  4060fe:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406102:	6028      	str	r0, [r5, #0]
  406104:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406108:	463d      	mov	r5, r7
  40610a:	e7de      	b.n	4060ca <__multadd+0x3e>

0040610c <__hi0bits>:
  40610c:	0c02      	lsrs	r2, r0, #16
  40610e:	0412      	lsls	r2, r2, #16
  406110:	4603      	mov	r3, r0
  406112:	b9b2      	cbnz	r2, 406142 <__hi0bits+0x36>
  406114:	0403      	lsls	r3, r0, #16
  406116:	2010      	movs	r0, #16
  406118:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40611c:	bf04      	itt	eq
  40611e:	021b      	lsleq	r3, r3, #8
  406120:	3008      	addeq	r0, #8
  406122:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406126:	bf04      	itt	eq
  406128:	011b      	lsleq	r3, r3, #4
  40612a:	3004      	addeq	r0, #4
  40612c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406130:	bf04      	itt	eq
  406132:	009b      	lsleq	r3, r3, #2
  406134:	3002      	addeq	r0, #2
  406136:	2b00      	cmp	r3, #0
  406138:	db02      	blt.n	406140 <__hi0bits+0x34>
  40613a:	005b      	lsls	r3, r3, #1
  40613c:	d403      	bmi.n	406146 <__hi0bits+0x3a>
  40613e:	2020      	movs	r0, #32
  406140:	4770      	bx	lr
  406142:	2000      	movs	r0, #0
  406144:	e7e8      	b.n	406118 <__hi0bits+0xc>
  406146:	3001      	adds	r0, #1
  406148:	4770      	bx	lr
  40614a:	bf00      	nop

0040614c <__lo0bits>:
  40614c:	6803      	ldr	r3, [r0, #0]
  40614e:	f013 0207 	ands.w	r2, r3, #7
  406152:	4601      	mov	r1, r0
  406154:	d007      	beq.n	406166 <__lo0bits+0x1a>
  406156:	07da      	lsls	r2, r3, #31
  406158:	d421      	bmi.n	40619e <__lo0bits+0x52>
  40615a:	0798      	lsls	r0, r3, #30
  40615c:	d421      	bmi.n	4061a2 <__lo0bits+0x56>
  40615e:	089b      	lsrs	r3, r3, #2
  406160:	600b      	str	r3, [r1, #0]
  406162:	2002      	movs	r0, #2
  406164:	4770      	bx	lr
  406166:	b298      	uxth	r0, r3
  406168:	b198      	cbz	r0, 406192 <__lo0bits+0x46>
  40616a:	4610      	mov	r0, r2
  40616c:	f013 0fff 	tst.w	r3, #255	; 0xff
  406170:	bf04      	itt	eq
  406172:	0a1b      	lsreq	r3, r3, #8
  406174:	3008      	addeq	r0, #8
  406176:	071a      	lsls	r2, r3, #28
  406178:	bf04      	itt	eq
  40617a:	091b      	lsreq	r3, r3, #4
  40617c:	3004      	addeq	r0, #4
  40617e:	079a      	lsls	r2, r3, #30
  406180:	bf04      	itt	eq
  406182:	089b      	lsreq	r3, r3, #2
  406184:	3002      	addeq	r0, #2
  406186:	07da      	lsls	r2, r3, #31
  406188:	d407      	bmi.n	40619a <__lo0bits+0x4e>
  40618a:	085b      	lsrs	r3, r3, #1
  40618c:	d104      	bne.n	406198 <__lo0bits+0x4c>
  40618e:	2020      	movs	r0, #32
  406190:	4770      	bx	lr
  406192:	0c1b      	lsrs	r3, r3, #16
  406194:	2010      	movs	r0, #16
  406196:	e7e9      	b.n	40616c <__lo0bits+0x20>
  406198:	3001      	adds	r0, #1
  40619a:	600b      	str	r3, [r1, #0]
  40619c:	4770      	bx	lr
  40619e:	2000      	movs	r0, #0
  4061a0:	4770      	bx	lr
  4061a2:	085b      	lsrs	r3, r3, #1
  4061a4:	600b      	str	r3, [r1, #0]
  4061a6:	2001      	movs	r0, #1
  4061a8:	4770      	bx	lr
  4061aa:	bf00      	nop

004061ac <__i2b>:
  4061ac:	b510      	push	{r4, lr}
  4061ae:	460c      	mov	r4, r1
  4061b0:	2101      	movs	r1, #1
  4061b2:	f7ff ff3b 	bl	40602c <_Balloc>
  4061b6:	2201      	movs	r2, #1
  4061b8:	6144      	str	r4, [r0, #20]
  4061ba:	6102      	str	r2, [r0, #16]
  4061bc:	bd10      	pop	{r4, pc}
  4061be:	bf00      	nop

004061c0 <__multiply>:
  4061c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4061c4:	690c      	ldr	r4, [r1, #16]
  4061c6:	6915      	ldr	r5, [r2, #16]
  4061c8:	42ac      	cmp	r4, r5
  4061ca:	b083      	sub	sp, #12
  4061cc:	468b      	mov	fp, r1
  4061ce:	4616      	mov	r6, r2
  4061d0:	da04      	bge.n	4061dc <__multiply+0x1c>
  4061d2:	4622      	mov	r2, r4
  4061d4:	46b3      	mov	fp, r6
  4061d6:	462c      	mov	r4, r5
  4061d8:	460e      	mov	r6, r1
  4061da:	4615      	mov	r5, r2
  4061dc:	f8db 3008 	ldr.w	r3, [fp, #8]
  4061e0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4061e4:	eb04 0805 	add.w	r8, r4, r5
  4061e8:	4598      	cmp	r8, r3
  4061ea:	bfc8      	it	gt
  4061ec:	3101      	addgt	r1, #1
  4061ee:	f7ff ff1d 	bl	40602c <_Balloc>
  4061f2:	f100 0914 	add.w	r9, r0, #20
  4061f6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4061fa:	45d1      	cmp	r9, sl
  4061fc:	9000      	str	r0, [sp, #0]
  4061fe:	d205      	bcs.n	40620c <__multiply+0x4c>
  406200:	464b      	mov	r3, r9
  406202:	2100      	movs	r1, #0
  406204:	f843 1b04 	str.w	r1, [r3], #4
  406208:	459a      	cmp	sl, r3
  40620a:	d8fb      	bhi.n	406204 <__multiply+0x44>
  40620c:	f106 0c14 	add.w	ip, r6, #20
  406210:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406214:	f10b 0b14 	add.w	fp, fp, #20
  406218:	459c      	cmp	ip, r3
  40621a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40621e:	d24c      	bcs.n	4062ba <__multiply+0xfa>
  406220:	f8cd a004 	str.w	sl, [sp, #4]
  406224:	469a      	mov	sl, r3
  406226:	f8dc 5000 	ldr.w	r5, [ip]
  40622a:	b2af      	uxth	r7, r5
  40622c:	b1ef      	cbz	r7, 40626a <__multiply+0xaa>
  40622e:	2100      	movs	r1, #0
  406230:	464d      	mov	r5, r9
  406232:	465e      	mov	r6, fp
  406234:	460c      	mov	r4, r1
  406236:	f856 2b04 	ldr.w	r2, [r6], #4
  40623a:	6828      	ldr	r0, [r5, #0]
  40623c:	b293      	uxth	r3, r2
  40623e:	b281      	uxth	r1, r0
  406240:	fb07 1303 	mla	r3, r7, r3, r1
  406244:	0c12      	lsrs	r2, r2, #16
  406246:	0c01      	lsrs	r1, r0, #16
  406248:	4423      	add	r3, r4
  40624a:	fb07 1102 	mla	r1, r7, r2, r1
  40624e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406252:	b29b      	uxth	r3, r3
  406254:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406258:	45b6      	cmp	lr, r6
  40625a:	f845 3b04 	str.w	r3, [r5], #4
  40625e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406262:	d8e8      	bhi.n	406236 <__multiply+0x76>
  406264:	602c      	str	r4, [r5, #0]
  406266:	f8dc 5000 	ldr.w	r5, [ip]
  40626a:	0c2d      	lsrs	r5, r5, #16
  40626c:	d01d      	beq.n	4062aa <__multiply+0xea>
  40626e:	f8d9 3000 	ldr.w	r3, [r9]
  406272:	4648      	mov	r0, r9
  406274:	461c      	mov	r4, r3
  406276:	4659      	mov	r1, fp
  406278:	2200      	movs	r2, #0
  40627a:	880e      	ldrh	r6, [r1, #0]
  40627c:	0c24      	lsrs	r4, r4, #16
  40627e:	fb05 4406 	mla	r4, r5, r6, r4
  406282:	4422      	add	r2, r4
  406284:	b29b      	uxth	r3, r3
  406286:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40628a:	f840 3b04 	str.w	r3, [r0], #4
  40628e:	f851 3b04 	ldr.w	r3, [r1], #4
  406292:	6804      	ldr	r4, [r0, #0]
  406294:	0c1b      	lsrs	r3, r3, #16
  406296:	b2a6      	uxth	r6, r4
  406298:	fb05 6303 	mla	r3, r5, r3, r6
  40629c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4062a0:	458e      	cmp	lr, r1
  4062a2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4062a6:	d8e8      	bhi.n	40627a <__multiply+0xba>
  4062a8:	6003      	str	r3, [r0, #0]
  4062aa:	f10c 0c04 	add.w	ip, ip, #4
  4062ae:	45e2      	cmp	sl, ip
  4062b0:	f109 0904 	add.w	r9, r9, #4
  4062b4:	d8b7      	bhi.n	406226 <__multiply+0x66>
  4062b6:	f8dd a004 	ldr.w	sl, [sp, #4]
  4062ba:	f1b8 0f00 	cmp.w	r8, #0
  4062be:	dd0b      	ble.n	4062d8 <__multiply+0x118>
  4062c0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4062c4:	f1aa 0a04 	sub.w	sl, sl, #4
  4062c8:	b11b      	cbz	r3, 4062d2 <__multiply+0x112>
  4062ca:	e005      	b.n	4062d8 <__multiply+0x118>
  4062cc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4062d0:	b913      	cbnz	r3, 4062d8 <__multiply+0x118>
  4062d2:	f1b8 0801 	subs.w	r8, r8, #1
  4062d6:	d1f9      	bne.n	4062cc <__multiply+0x10c>
  4062d8:	9800      	ldr	r0, [sp, #0]
  4062da:	f8c0 8010 	str.w	r8, [r0, #16]
  4062de:	b003      	add	sp, #12
  4062e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004062e4 <__pow5mult>:
  4062e4:	f012 0303 	ands.w	r3, r2, #3
  4062e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4062ec:	4614      	mov	r4, r2
  4062ee:	4607      	mov	r7, r0
  4062f0:	d12e      	bne.n	406350 <__pow5mult+0x6c>
  4062f2:	460d      	mov	r5, r1
  4062f4:	10a4      	asrs	r4, r4, #2
  4062f6:	d01c      	beq.n	406332 <__pow5mult+0x4e>
  4062f8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4062fa:	b396      	cbz	r6, 406362 <__pow5mult+0x7e>
  4062fc:	07e3      	lsls	r3, r4, #31
  4062fe:	f04f 0800 	mov.w	r8, #0
  406302:	d406      	bmi.n	406312 <__pow5mult+0x2e>
  406304:	1064      	asrs	r4, r4, #1
  406306:	d014      	beq.n	406332 <__pow5mult+0x4e>
  406308:	6830      	ldr	r0, [r6, #0]
  40630a:	b1a8      	cbz	r0, 406338 <__pow5mult+0x54>
  40630c:	4606      	mov	r6, r0
  40630e:	07e3      	lsls	r3, r4, #31
  406310:	d5f8      	bpl.n	406304 <__pow5mult+0x20>
  406312:	4632      	mov	r2, r6
  406314:	4629      	mov	r1, r5
  406316:	4638      	mov	r0, r7
  406318:	f7ff ff52 	bl	4061c0 <__multiply>
  40631c:	b1b5      	cbz	r5, 40634c <__pow5mult+0x68>
  40631e:	686a      	ldr	r2, [r5, #4]
  406320:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406322:	1064      	asrs	r4, r4, #1
  406324:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406328:	6029      	str	r1, [r5, #0]
  40632a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40632e:	4605      	mov	r5, r0
  406330:	d1ea      	bne.n	406308 <__pow5mult+0x24>
  406332:	4628      	mov	r0, r5
  406334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406338:	4632      	mov	r2, r6
  40633a:	4631      	mov	r1, r6
  40633c:	4638      	mov	r0, r7
  40633e:	f7ff ff3f 	bl	4061c0 <__multiply>
  406342:	6030      	str	r0, [r6, #0]
  406344:	f8c0 8000 	str.w	r8, [r0]
  406348:	4606      	mov	r6, r0
  40634a:	e7e0      	b.n	40630e <__pow5mult+0x2a>
  40634c:	4605      	mov	r5, r0
  40634e:	e7d9      	b.n	406304 <__pow5mult+0x20>
  406350:	1e5a      	subs	r2, r3, #1
  406352:	4d0b      	ldr	r5, [pc, #44]	; (406380 <__pow5mult+0x9c>)
  406354:	2300      	movs	r3, #0
  406356:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40635a:	f7ff fe97 	bl	40608c <__multadd>
  40635e:	4605      	mov	r5, r0
  406360:	e7c8      	b.n	4062f4 <__pow5mult+0x10>
  406362:	2101      	movs	r1, #1
  406364:	4638      	mov	r0, r7
  406366:	f7ff fe61 	bl	40602c <_Balloc>
  40636a:	f240 2171 	movw	r1, #625	; 0x271
  40636e:	2201      	movs	r2, #1
  406370:	2300      	movs	r3, #0
  406372:	6141      	str	r1, [r0, #20]
  406374:	6102      	str	r2, [r0, #16]
  406376:	4606      	mov	r6, r0
  406378:	64b8      	str	r0, [r7, #72]	; 0x48
  40637a:	6003      	str	r3, [r0, #0]
  40637c:	e7be      	b.n	4062fc <__pow5mult+0x18>
  40637e:	bf00      	nop
  406380:	00408528 	.word	0x00408528

00406384 <__lshift>:
  406384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406388:	4691      	mov	r9, r2
  40638a:	690a      	ldr	r2, [r1, #16]
  40638c:	688b      	ldr	r3, [r1, #8]
  40638e:	ea4f 1469 	mov.w	r4, r9, asr #5
  406392:	eb04 0802 	add.w	r8, r4, r2
  406396:	f108 0501 	add.w	r5, r8, #1
  40639a:	429d      	cmp	r5, r3
  40639c:	460e      	mov	r6, r1
  40639e:	4607      	mov	r7, r0
  4063a0:	6849      	ldr	r1, [r1, #4]
  4063a2:	dd04      	ble.n	4063ae <__lshift+0x2a>
  4063a4:	005b      	lsls	r3, r3, #1
  4063a6:	429d      	cmp	r5, r3
  4063a8:	f101 0101 	add.w	r1, r1, #1
  4063ac:	dcfa      	bgt.n	4063a4 <__lshift+0x20>
  4063ae:	4638      	mov	r0, r7
  4063b0:	f7ff fe3c 	bl	40602c <_Balloc>
  4063b4:	2c00      	cmp	r4, #0
  4063b6:	f100 0314 	add.w	r3, r0, #20
  4063ba:	dd06      	ble.n	4063ca <__lshift+0x46>
  4063bc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4063c0:	2100      	movs	r1, #0
  4063c2:	f843 1b04 	str.w	r1, [r3], #4
  4063c6:	429a      	cmp	r2, r3
  4063c8:	d1fb      	bne.n	4063c2 <__lshift+0x3e>
  4063ca:	6934      	ldr	r4, [r6, #16]
  4063cc:	f106 0114 	add.w	r1, r6, #20
  4063d0:	f019 091f 	ands.w	r9, r9, #31
  4063d4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4063d8:	d01d      	beq.n	406416 <__lshift+0x92>
  4063da:	f1c9 0c20 	rsb	ip, r9, #32
  4063de:	2200      	movs	r2, #0
  4063e0:	680c      	ldr	r4, [r1, #0]
  4063e2:	fa04 f409 	lsl.w	r4, r4, r9
  4063e6:	4314      	orrs	r4, r2
  4063e8:	f843 4b04 	str.w	r4, [r3], #4
  4063ec:	f851 2b04 	ldr.w	r2, [r1], #4
  4063f0:	458e      	cmp	lr, r1
  4063f2:	fa22 f20c 	lsr.w	r2, r2, ip
  4063f6:	d8f3      	bhi.n	4063e0 <__lshift+0x5c>
  4063f8:	601a      	str	r2, [r3, #0]
  4063fa:	b10a      	cbz	r2, 406400 <__lshift+0x7c>
  4063fc:	f108 0502 	add.w	r5, r8, #2
  406400:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406402:	6872      	ldr	r2, [r6, #4]
  406404:	3d01      	subs	r5, #1
  406406:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40640a:	6105      	str	r5, [r0, #16]
  40640c:	6031      	str	r1, [r6, #0]
  40640e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406416:	3b04      	subs	r3, #4
  406418:	f851 2b04 	ldr.w	r2, [r1], #4
  40641c:	f843 2f04 	str.w	r2, [r3, #4]!
  406420:	458e      	cmp	lr, r1
  406422:	d8f9      	bhi.n	406418 <__lshift+0x94>
  406424:	e7ec      	b.n	406400 <__lshift+0x7c>
  406426:	bf00      	nop

00406428 <__mcmp>:
  406428:	b430      	push	{r4, r5}
  40642a:	690b      	ldr	r3, [r1, #16]
  40642c:	4605      	mov	r5, r0
  40642e:	6900      	ldr	r0, [r0, #16]
  406430:	1ac0      	subs	r0, r0, r3
  406432:	d10f      	bne.n	406454 <__mcmp+0x2c>
  406434:	009b      	lsls	r3, r3, #2
  406436:	3514      	adds	r5, #20
  406438:	3114      	adds	r1, #20
  40643a:	4419      	add	r1, r3
  40643c:	442b      	add	r3, r5
  40643e:	e001      	b.n	406444 <__mcmp+0x1c>
  406440:	429d      	cmp	r5, r3
  406442:	d207      	bcs.n	406454 <__mcmp+0x2c>
  406444:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406448:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40644c:	4294      	cmp	r4, r2
  40644e:	d0f7      	beq.n	406440 <__mcmp+0x18>
  406450:	d302      	bcc.n	406458 <__mcmp+0x30>
  406452:	2001      	movs	r0, #1
  406454:	bc30      	pop	{r4, r5}
  406456:	4770      	bx	lr
  406458:	f04f 30ff 	mov.w	r0, #4294967295
  40645c:	e7fa      	b.n	406454 <__mcmp+0x2c>
  40645e:	bf00      	nop

00406460 <__mdiff>:
  406460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406464:	690f      	ldr	r7, [r1, #16]
  406466:	460e      	mov	r6, r1
  406468:	6911      	ldr	r1, [r2, #16]
  40646a:	1a7f      	subs	r7, r7, r1
  40646c:	2f00      	cmp	r7, #0
  40646e:	4690      	mov	r8, r2
  406470:	d117      	bne.n	4064a2 <__mdiff+0x42>
  406472:	0089      	lsls	r1, r1, #2
  406474:	f106 0514 	add.w	r5, r6, #20
  406478:	f102 0e14 	add.w	lr, r2, #20
  40647c:	186b      	adds	r3, r5, r1
  40647e:	4471      	add	r1, lr
  406480:	e001      	b.n	406486 <__mdiff+0x26>
  406482:	429d      	cmp	r5, r3
  406484:	d25c      	bcs.n	406540 <__mdiff+0xe0>
  406486:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40648a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40648e:	42a2      	cmp	r2, r4
  406490:	d0f7      	beq.n	406482 <__mdiff+0x22>
  406492:	d25e      	bcs.n	406552 <__mdiff+0xf2>
  406494:	4633      	mov	r3, r6
  406496:	462c      	mov	r4, r5
  406498:	4646      	mov	r6, r8
  40649a:	4675      	mov	r5, lr
  40649c:	4698      	mov	r8, r3
  40649e:	2701      	movs	r7, #1
  4064a0:	e005      	b.n	4064ae <__mdiff+0x4e>
  4064a2:	db58      	blt.n	406556 <__mdiff+0xf6>
  4064a4:	f106 0514 	add.w	r5, r6, #20
  4064a8:	f108 0414 	add.w	r4, r8, #20
  4064ac:	2700      	movs	r7, #0
  4064ae:	6871      	ldr	r1, [r6, #4]
  4064b0:	f7ff fdbc 	bl	40602c <_Balloc>
  4064b4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4064b8:	6936      	ldr	r6, [r6, #16]
  4064ba:	60c7      	str	r7, [r0, #12]
  4064bc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4064c0:	46a6      	mov	lr, r4
  4064c2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4064c6:	f100 0414 	add.w	r4, r0, #20
  4064ca:	2300      	movs	r3, #0
  4064cc:	f85e 1b04 	ldr.w	r1, [lr], #4
  4064d0:	f855 8b04 	ldr.w	r8, [r5], #4
  4064d4:	b28a      	uxth	r2, r1
  4064d6:	fa13 f388 	uxtah	r3, r3, r8
  4064da:	0c09      	lsrs	r1, r1, #16
  4064dc:	1a9a      	subs	r2, r3, r2
  4064de:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4064e2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4064e6:	b292      	uxth	r2, r2
  4064e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4064ec:	45f4      	cmp	ip, lr
  4064ee:	f844 2b04 	str.w	r2, [r4], #4
  4064f2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4064f6:	d8e9      	bhi.n	4064cc <__mdiff+0x6c>
  4064f8:	42af      	cmp	r7, r5
  4064fa:	d917      	bls.n	40652c <__mdiff+0xcc>
  4064fc:	46a4      	mov	ip, r4
  4064fe:	46ae      	mov	lr, r5
  406500:	f85e 2b04 	ldr.w	r2, [lr], #4
  406504:	fa13 f382 	uxtah	r3, r3, r2
  406508:	1419      	asrs	r1, r3, #16
  40650a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40650e:	b29b      	uxth	r3, r3
  406510:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406514:	4577      	cmp	r7, lr
  406516:	f84c 2b04 	str.w	r2, [ip], #4
  40651a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40651e:	d8ef      	bhi.n	406500 <__mdiff+0xa0>
  406520:	43ed      	mvns	r5, r5
  406522:	442f      	add	r7, r5
  406524:	f027 0703 	bic.w	r7, r7, #3
  406528:	3704      	adds	r7, #4
  40652a:	443c      	add	r4, r7
  40652c:	3c04      	subs	r4, #4
  40652e:	b922      	cbnz	r2, 40653a <__mdiff+0xda>
  406530:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406534:	3e01      	subs	r6, #1
  406536:	2b00      	cmp	r3, #0
  406538:	d0fa      	beq.n	406530 <__mdiff+0xd0>
  40653a:	6106      	str	r6, [r0, #16]
  40653c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406540:	2100      	movs	r1, #0
  406542:	f7ff fd73 	bl	40602c <_Balloc>
  406546:	2201      	movs	r2, #1
  406548:	2300      	movs	r3, #0
  40654a:	6102      	str	r2, [r0, #16]
  40654c:	6143      	str	r3, [r0, #20]
  40654e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406552:	4674      	mov	r4, lr
  406554:	e7ab      	b.n	4064ae <__mdiff+0x4e>
  406556:	4633      	mov	r3, r6
  406558:	f106 0414 	add.w	r4, r6, #20
  40655c:	f102 0514 	add.w	r5, r2, #20
  406560:	4616      	mov	r6, r2
  406562:	2701      	movs	r7, #1
  406564:	4698      	mov	r8, r3
  406566:	e7a2      	b.n	4064ae <__mdiff+0x4e>

00406568 <__d2b>:
  406568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40656c:	b082      	sub	sp, #8
  40656e:	2101      	movs	r1, #1
  406570:	461c      	mov	r4, r3
  406572:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406576:	4615      	mov	r5, r2
  406578:	9e08      	ldr	r6, [sp, #32]
  40657a:	f7ff fd57 	bl	40602c <_Balloc>
  40657e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406582:	4680      	mov	r8, r0
  406584:	b10f      	cbz	r7, 40658a <__d2b+0x22>
  406586:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40658a:	9401      	str	r4, [sp, #4]
  40658c:	b31d      	cbz	r5, 4065d6 <__d2b+0x6e>
  40658e:	a802      	add	r0, sp, #8
  406590:	f840 5d08 	str.w	r5, [r0, #-8]!
  406594:	f7ff fdda 	bl	40614c <__lo0bits>
  406598:	2800      	cmp	r0, #0
  40659a:	d134      	bne.n	406606 <__d2b+0x9e>
  40659c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4065a0:	f8c8 2014 	str.w	r2, [r8, #20]
  4065a4:	2b00      	cmp	r3, #0
  4065a6:	bf0c      	ite	eq
  4065a8:	2101      	moveq	r1, #1
  4065aa:	2102      	movne	r1, #2
  4065ac:	f8c8 3018 	str.w	r3, [r8, #24]
  4065b0:	f8c8 1010 	str.w	r1, [r8, #16]
  4065b4:	b9df      	cbnz	r7, 4065ee <__d2b+0x86>
  4065b6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4065ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4065be:	6030      	str	r0, [r6, #0]
  4065c0:	6918      	ldr	r0, [r3, #16]
  4065c2:	f7ff fda3 	bl	40610c <__hi0bits>
  4065c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4065c8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4065cc:	6018      	str	r0, [r3, #0]
  4065ce:	4640      	mov	r0, r8
  4065d0:	b002      	add	sp, #8
  4065d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4065d6:	a801      	add	r0, sp, #4
  4065d8:	f7ff fdb8 	bl	40614c <__lo0bits>
  4065dc:	9b01      	ldr	r3, [sp, #4]
  4065de:	f8c8 3014 	str.w	r3, [r8, #20]
  4065e2:	2101      	movs	r1, #1
  4065e4:	3020      	adds	r0, #32
  4065e6:	f8c8 1010 	str.w	r1, [r8, #16]
  4065ea:	2f00      	cmp	r7, #0
  4065ec:	d0e3      	beq.n	4065b6 <__d2b+0x4e>
  4065ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4065f0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4065f4:	4407      	add	r7, r0
  4065f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4065fa:	6037      	str	r7, [r6, #0]
  4065fc:	6018      	str	r0, [r3, #0]
  4065fe:	4640      	mov	r0, r8
  406600:	b002      	add	sp, #8
  406602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406606:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40660a:	f1c0 0220 	rsb	r2, r0, #32
  40660e:	fa03 f202 	lsl.w	r2, r3, r2
  406612:	430a      	orrs	r2, r1
  406614:	40c3      	lsrs	r3, r0
  406616:	9301      	str	r3, [sp, #4]
  406618:	f8c8 2014 	str.w	r2, [r8, #20]
  40661c:	e7c2      	b.n	4065a4 <__d2b+0x3c>
  40661e:	bf00      	nop

00406620 <_sbrk_r>:
  406620:	b538      	push	{r3, r4, r5, lr}
  406622:	4c07      	ldr	r4, [pc, #28]	; (406640 <_sbrk_r+0x20>)
  406624:	2300      	movs	r3, #0
  406626:	4605      	mov	r5, r0
  406628:	4608      	mov	r0, r1
  40662a:	6023      	str	r3, [r4, #0]
  40662c:	f7fc fa88 	bl	402b40 <_sbrk>
  406630:	1c43      	adds	r3, r0, #1
  406632:	d000      	beq.n	406636 <_sbrk_r+0x16>
  406634:	bd38      	pop	{r3, r4, r5, pc}
  406636:	6823      	ldr	r3, [r4, #0]
  406638:	2b00      	cmp	r3, #0
  40663a:	d0fb      	beq.n	406634 <_sbrk_r+0x14>
  40663c:	602b      	str	r3, [r5, #0]
  40663e:	bd38      	pop	{r3, r4, r5, pc}
  406640:	20400cc4 	.word	0x20400cc4
	...

00406680 <strlen>:
  406680:	f890 f000 	pld	[r0]
  406684:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406688:	f020 0107 	bic.w	r1, r0, #7
  40668c:	f06f 0c00 	mvn.w	ip, #0
  406690:	f010 0407 	ands.w	r4, r0, #7
  406694:	f891 f020 	pld	[r1, #32]
  406698:	f040 8049 	bne.w	40672e <strlen+0xae>
  40669c:	f04f 0400 	mov.w	r4, #0
  4066a0:	f06f 0007 	mvn.w	r0, #7
  4066a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4066a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4066ac:	f100 0008 	add.w	r0, r0, #8
  4066b0:	fa82 f24c 	uadd8	r2, r2, ip
  4066b4:	faa4 f28c 	sel	r2, r4, ip
  4066b8:	fa83 f34c 	uadd8	r3, r3, ip
  4066bc:	faa2 f38c 	sel	r3, r2, ip
  4066c0:	bb4b      	cbnz	r3, 406716 <strlen+0x96>
  4066c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4066c6:	fa82 f24c 	uadd8	r2, r2, ip
  4066ca:	f100 0008 	add.w	r0, r0, #8
  4066ce:	faa4 f28c 	sel	r2, r4, ip
  4066d2:	fa83 f34c 	uadd8	r3, r3, ip
  4066d6:	faa2 f38c 	sel	r3, r2, ip
  4066da:	b9e3      	cbnz	r3, 406716 <strlen+0x96>
  4066dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4066e0:	fa82 f24c 	uadd8	r2, r2, ip
  4066e4:	f100 0008 	add.w	r0, r0, #8
  4066e8:	faa4 f28c 	sel	r2, r4, ip
  4066ec:	fa83 f34c 	uadd8	r3, r3, ip
  4066f0:	faa2 f38c 	sel	r3, r2, ip
  4066f4:	b97b      	cbnz	r3, 406716 <strlen+0x96>
  4066f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4066fa:	f101 0120 	add.w	r1, r1, #32
  4066fe:	fa82 f24c 	uadd8	r2, r2, ip
  406702:	f100 0008 	add.w	r0, r0, #8
  406706:	faa4 f28c 	sel	r2, r4, ip
  40670a:	fa83 f34c 	uadd8	r3, r3, ip
  40670e:	faa2 f38c 	sel	r3, r2, ip
  406712:	2b00      	cmp	r3, #0
  406714:	d0c6      	beq.n	4066a4 <strlen+0x24>
  406716:	2a00      	cmp	r2, #0
  406718:	bf04      	itt	eq
  40671a:	3004      	addeq	r0, #4
  40671c:	461a      	moveq	r2, r3
  40671e:	ba12      	rev	r2, r2
  406720:	fab2 f282 	clz	r2, r2
  406724:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406728:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40672c:	4770      	bx	lr
  40672e:	e9d1 2300 	ldrd	r2, r3, [r1]
  406732:	f004 0503 	and.w	r5, r4, #3
  406736:	f1c4 0000 	rsb	r0, r4, #0
  40673a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40673e:	f014 0f04 	tst.w	r4, #4
  406742:	f891 f040 	pld	[r1, #64]	; 0x40
  406746:	fa0c f505 	lsl.w	r5, ip, r5
  40674a:	ea62 0205 	orn	r2, r2, r5
  40674e:	bf1c      	itt	ne
  406750:	ea63 0305 	ornne	r3, r3, r5
  406754:	4662      	movne	r2, ip
  406756:	f04f 0400 	mov.w	r4, #0
  40675a:	e7a9      	b.n	4066b0 <strlen+0x30>

0040675c <__ssprint_r>:
  40675c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406760:	6893      	ldr	r3, [r2, #8]
  406762:	b083      	sub	sp, #12
  406764:	4690      	mov	r8, r2
  406766:	2b00      	cmp	r3, #0
  406768:	d070      	beq.n	40684c <__ssprint_r+0xf0>
  40676a:	4682      	mov	sl, r0
  40676c:	460c      	mov	r4, r1
  40676e:	6817      	ldr	r7, [r2, #0]
  406770:	688d      	ldr	r5, [r1, #8]
  406772:	6808      	ldr	r0, [r1, #0]
  406774:	e042      	b.n	4067fc <__ssprint_r+0xa0>
  406776:	89a3      	ldrh	r3, [r4, #12]
  406778:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40677c:	d02e      	beq.n	4067dc <__ssprint_r+0x80>
  40677e:	6965      	ldr	r5, [r4, #20]
  406780:	6921      	ldr	r1, [r4, #16]
  406782:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  406786:	eba0 0b01 	sub.w	fp, r0, r1
  40678a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40678e:	f10b 0001 	add.w	r0, fp, #1
  406792:	106d      	asrs	r5, r5, #1
  406794:	4430      	add	r0, r6
  406796:	42a8      	cmp	r0, r5
  406798:	462a      	mov	r2, r5
  40679a:	bf84      	itt	hi
  40679c:	4605      	movhi	r5, r0
  40679e:	462a      	movhi	r2, r5
  4067a0:	055b      	lsls	r3, r3, #21
  4067a2:	d538      	bpl.n	406816 <__ssprint_r+0xba>
  4067a4:	4611      	mov	r1, r2
  4067a6:	4650      	mov	r0, sl
  4067a8:	f7ff f894 	bl	4058d4 <_malloc_r>
  4067ac:	2800      	cmp	r0, #0
  4067ae:	d03c      	beq.n	40682a <__ssprint_r+0xce>
  4067b0:	465a      	mov	r2, fp
  4067b2:	6921      	ldr	r1, [r4, #16]
  4067b4:	9001      	str	r0, [sp, #4]
  4067b6:	f7ff fb93 	bl	405ee0 <memcpy>
  4067ba:	89a2      	ldrh	r2, [r4, #12]
  4067bc:	9b01      	ldr	r3, [sp, #4]
  4067be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4067c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4067c6:	81a2      	strh	r2, [r4, #12]
  4067c8:	eba5 020b 	sub.w	r2, r5, fp
  4067cc:	eb03 000b 	add.w	r0, r3, fp
  4067d0:	6165      	str	r5, [r4, #20]
  4067d2:	6123      	str	r3, [r4, #16]
  4067d4:	6020      	str	r0, [r4, #0]
  4067d6:	60a2      	str	r2, [r4, #8]
  4067d8:	4635      	mov	r5, r6
  4067da:	46b3      	mov	fp, r6
  4067dc:	465a      	mov	r2, fp
  4067de:	4649      	mov	r1, r9
  4067e0:	f000 fa18 	bl	406c14 <memmove>
  4067e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4067e8:	68a2      	ldr	r2, [r4, #8]
  4067ea:	6820      	ldr	r0, [r4, #0]
  4067ec:	1b55      	subs	r5, r2, r5
  4067ee:	4458      	add	r0, fp
  4067f0:	1b9e      	subs	r6, r3, r6
  4067f2:	60a5      	str	r5, [r4, #8]
  4067f4:	6020      	str	r0, [r4, #0]
  4067f6:	f8c8 6008 	str.w	r6, [r8, #8]
  4067fa:	b33e      	cbz	r6, 40684c <__ssprint_r+0xf0>
  4067fc:	687e      	ldr	r6, [r7, #4]
  4067fe:	463b      	mov	r3, r7
  406800:	3708      	adds	r7, #8
  406802:	2e00      	cmp	r6, #0
  406804:	d0fa      	beq.n	4067fc <__ssprint_r+0xa0>
  406806:	42ae      	cmp	r6, r5
  406808:	f8d3 9000 	ldr.w	r9, [r3]
  40680c:	46ab      	mov	fp, r5
  40680e:	d2b2      	bcs.n	406776 <__ssprint_r+0x1a>
  406810:	4635      	mov	r5, r6
  406812:	46b3      	mov	fp, r6
  406814:	e7e2      	b.n	4067dc <__ssprint_r+0x80>
  406816:	4650      	mov	r0, sl
  406818:	f000 fa60 	bl	406cdc <_realloc_r>
  40681c:	4603      	mov	r3, r0
  40681e:	2800      	cmp	r0, #0
  406820:	d1d2      	bne.n	4067c8 <__ssprint_r+0x6c>
  406822:	6921      	ldr	r1, [r4, #16]
  406824:	4650      	mov	r0, sl
  406826:	f000 f8f9 	bl	406a1c <_free_r>
  40682a:	230c      	movs	r3, #12
  40682c:	f8ca 3000 	str.w	r3, [sl]
  406830:	89a3      	ldrh	r3, [r4, #12]
  406832:	2200      	movs	r2, #0
  406834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406838:	f04f 30ff 	mov.w	r0, #4294967295
  40683c:	81a3      	strh	r3, [r4, #12]
  40683e:	f8c8 2008 	str.w	r2, [r8, #8]
  406842:	f8c8 2004 	str.w	r2, [r8, #4]
  406846:	b003      	add	sp, #12
  406848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40684c:	2000      	movs	r0, #0
  40684e:	f8c8 0004 	str.w	r0, [r8, #4]
  406852:	b003      	add	sp, #12
  406854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406858 <__register_exitproc>:
  406858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40685c:	4d2c      	ldr	r5, [pc, #176]	; (406910 <__register_exitproc+0xb8>)
  40685e:	4606      	mov	r6, r0
  406860:	6828      	ldr	r0, [r5, #0]
  406862:	4698      	mov	r8, r3
  406864:	460f      	mov	r7, r1
  406866:	4691      	mov	r9, r2
  406868:	f7ff f830 	bl	4058cc <__retarget_lock_acquire_recursive>
  40686c:	4b29      	ldr	r3, [pc, #164]	; (406914 <__register_exitproc+0xbc>)
  40686e:	681c      	ldr	r4, [r3, #0]
  406870:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406874:	2b00      	cmp	r3, #0
  406876:	d03e      	beq.n	4068f6 <__register_exitproc+0x9e>
  406878:	685a      	ldr	r2, [r3, #4]
  40687a:	2a1f      	cmp	r2, #31
  40687c:	dc1c      	bgt.n	4068b8 <__register_exitproc+0x60>
  40687e:	f102 0e01 	add.w	lr, r2, #1
  406882:	b176      	cbz	r6, 4068a2 <__register_exitproc+0x4a>
  406884:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406888:	2401      	movs	r4, #1
  40688a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40688e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406892:	4094      	lsls	r4, r2
  406894:	4320      	orrs	r0, r4
  406896:	2e02      	cmp	r6, #2
  406898:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40689c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4068a0:	d023      	beq.n	4068ea <__register_exitproc+0x92>
  4068a2:	3202      	adds	r2, #2
  4068a4:	f8c3 e004 	str.w	lr, [r3, #4]
  4068a8:	6828      	ldr	r0, [r5, #0]
  4068aa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4068ae:	f7ff f80f 	bl	4058d0 <__retarget_lock_release_recursive>
  4068b2:	2000      	movs	r0, #0
  4068b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4068b8:	4b17      	ldr	r3, [pc, #92]	; (406918 <__register_exitproc+0xc0>)
  4068ba:	b30b      	cbz	r3, 406900 <__register_exitproc+0xa8>
  4068bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4068c0:	f3af 8000 	nop.w
  4068c4:	4603      	mov	r3, r0
  4068c6:	b1d8      	cbz	r0, 406900 <__register_exitproc+0xa8>
  4068c8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4068cc:	6002      	str	r2, [r0, #0]
  4068ce:	2100      	movs	r1, #0
  4068d0:	6041      	str	r1, [r0, #4]
  4068d2:	460a      	mov	r2, r1
  4068d4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4068d8:	f04f 0e01 	mov.w	lr, #1
  4068dc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4068e0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4068e4:	2e00      	cmp	r6, #0
  4068e6:	d0dc      	beq.n	4068a2 <__register_exitproc+0x4a>
  4068e8:	e7cc      	b.n	406884 <__register_exitproc+0x2c>
  4068ea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4068ee:	430c      	orrs	r4, r1
  4068f0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4068f4:	e7d5      	b.n	4068a2 <__register_exitproc+0x4a>
  4068f6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4068fa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4068fe:	e7bb      	b.n	406878 <__register_exitproc+0x20>
  406900:	6828      	ldr	r0, [r5, #0]
  406902:	f7fe ffe5 	bl	4058d0 <__retarget_lock_release_recursive>
  406906:	f04f 30ff 	mov.w	r0, #4294967295
  40690a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40690e:	bf00      	nop
  406910:	20400450 	.word	0x20400450
  406914:	004083bc 	.word	0x004083bc
  406918:	00000000 	.word	0x00000000

0040691c <_calloc_r>:
  40691c:	b510      	push	{r4, lr}
  40691e:	fb02 f101 	mul.w	r1, r2, r1
  406922:	f7fe ffd7 	bl	4058d4 <_malloc_r>
  406926:	4604      	mov	r4, r0
  406928:	b1d8      	cbz	r0, 406962 <_calloc_r+0x46>
  40692a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40692e:	f022 0203 	bic.w	r2, r2, #3
  406932:	3a04      	subs	r2, #4
  406934:	2a24      	cmp	r2, #36	; 0x24
  406936:	d818      	bhi.n	40696a <_calloc_r+0x4e>
  406938:	2a13      	cmp	r2, #19
  40693a:	d914      	bls.n	406966 <_calloc_r+0x4a>
  40693c:	2300      	movs	r3, #0
  40693e:	2a1b      	cmp	r2, #27
  406940:	6003      	str	r3, [r0, #0]
  406942:	6043      	str	r3, [r0, #4]
  406944:	d916      	bls.n	406974 <_calloc_r+0x58>
  406946:	2a24      	cmp	r2, #36	; 0x24
  406948:	6083      	str	r3, [r0, #8]
  40694a:	60c3      	str	r3, [r0, #12]
  40694c:	bf11      	iteee	ne
  40694e:	f100 0210 	addne.w	r2, r0, #16
  406952:	6103      	streq	r3, [r0, #16]
  406954:	6143      	streq	r3, [r0, #20]
  406956:	f100 0218 	addeq.w	r2, r0, #24
  40695a:	2300      	movs	r3, #0
  40695c:	6013      	str	r3, [r2, #0]
  40695e:	6053      	str	r3, [r2, #4]
  406960:	6093      	str	r3, [r2, #8]
  406962:	4620      	mov	r0, r4
  406964:	bd10      	pop	{r4, pc}
  406966:	4602      	mov	r2, r0
  406968:	e7f7      	b.n	40695a <_calloc_r+0x3e>
  40696a:	2100      	movs	r1, #0
  40696c:	f7fc fd16 	bl	40339c <memset>
  406970:	4620      	mov	r0, r4
  406972:	bd10      	pop	{r4, pc}
  406974:	f100 0208 	add.w	r2, r0, #8
  406978:	e7ef      	b.n	40695a <_calloc_r+0x3e>
  40697a:	bf00      	nop

0040697c <_malloc_trim_r>:
  40697c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40697e:	4f24      	ldr	r7, [pc, #144]	; (406a10 <_malloc_trim_r+0x94>)
  406980:	460c      	mov	r4, r1
  406982:	4606      	mov	r6, r0
  406984:	f7ff fb46 	bl	406014 <__malloc_lock>
  406988:	68bb      	ldr	r3, [r7, #8]
  40698a:	685d      	ldr	r5, [r3, #4]
  40698c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406990:	310f      	adds	r1, #15
  406992:	f025 0503 	bic.w	r5, r5, #3
  406996:	4429      	add	r1, r5
  406998:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40699c:	f021 010f 	bic.w	r1, r1, #15
  4069a0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4069a4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4069a8:	db07      	blt.n	4069ba <_malloc_trim_r+0x3e>
  4069aa:	2100      	movs	r1, #0
  4069ac:	4630      	mov	r0, r6
  4069ae:	f7ff fe37 	bl	406620 <_sbrk_r>
  4069b2:	68bb      	ldr	r3, [r7, #8]
  4069b4:	442b      	add	r3, r5
  4069b6:	4298      	cmp	r0, r3
  4069b8:	d004      	beq.n	4069c4 <_malloc_trim_r+0x48>
  4069ba:	4630      	mov	r0, r6
  4069bc:	f7ff fb30 	bl	406020 <__malloc_unlock>
  4069c0:	2000      	movs	r0, #0
  4069c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4069c4:	4261      	negs	r1, r4
  4069c6:	4630      	mov	r0, r6
  4069c8:	f7ff fe2a 	bl	406620 <_sbrk_r>
  4069cc:	3001      	adds	r0, #1
  4069ce:	d00d      	beq.n	4069ec <_malloc_trim_r+0x70>
  4069d0:	4b10      	ldr	r3, [pc, #64]	; (406a14 <_malloc_trim_r+0x98>)
  4069d2:	68ba      	ldr	r2, [r7, #8]
  4069d4:	6819      	ldr	r1, [r3, #0]
  4069d6:	1b2d      	subs	r5, r5, r4
  4069d8:	f045 0501 	orr.w	r5, r5, #1
  4069dc:	4630      	mov	r0, r6
  4069de:	1b09      	subs	r1, r1, r4
  4069e0:	6055      	str	r5, [r2, #4]
  4069e2:	6019      	str	r1, [r3, #0]
  4069e4:	f7ff fb1c 	bl	406020 <__malloc_unlock>
  4069e8:	2001      	movs	r0, #1
  4069ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4069ec:	2100      	movs	r1, #0
  4069ee:	4630      	mov	r0, r6
  4069f0:	f7ff fe16 	bl	406620 <_sbrk_r>
  4069f4:	68ba      	ldr	r2, [r7, #8]
  4069f6:	1a83      	subs	r3, r0, r2
  4069f8:	2b0f      	cmp	r3, #15
  4069fa:	ddde      	ble.n	4069ba <_malloc_trim_r+0x3e>
  4069fc:	4c06      	ldr	r4, [pc, #24]	; (406a18 <_malloc_trim_r+0x9c>)
  4069fe:	4905      	ldr	r1, [pc, #20]	; (406a14 <_malloc_trim_r+0x98>)
  406a00:	6824      	ldr	r4, [r4, #0]
  406a02:	f043 0301 	orr.w	r3, r3, #1
  406a06:	1b00      	subs	r0, r0, r4
  406a08:	6053      	str	r3, [r2, #4]
  406a0a:	6008      	str	r0, [r1, #0]
  406a0c:	e7d5      	b.n	4069ba <_malloc_trim_r+0x3e>
  406a0e:	bf00      	nop
  406a10:	20400454 	.word	0x20400454
  406a14:	20400c68 	.word	0x20400c68
  406a18:	2040085c 	.word	0x2040085c

00406a1c <_free_r>:
  406a1c:	2900      	cmp	r1, #0
  406a1e:	d044      	beq.n	406aaa <_free_r+0x8e>
  406a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406a24:	460d      	mov	r5, r1
  406a26:	4680      	mov	r8, r0
  406a28:	f7ff faf4 	bl	406014 <__malloc_lock>
  406a2c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406a30:	4969      	ldr	r1, [pc, #420]	; (406bd8 <_free_r+0x1bc>)
  406a32:	f027 0301 	bic.w	r3, r7, #1
  406a36:	f1a5 0408 	sub.w	r4, r5, #8
  406a3a:	18e2      	adds	r2, r4, r3
  406a3c:	688e      	ldr	r6, [r1, #8]
  406a3e:	6850      	ldr	r0, [r2, #4]
  406a40:	42b2      	cmp	r2, r6
  406a42:	f020 0003 	bic.w	r0, r0, #3
  406a46:	d05e      	beq.n	406b06 <_free_r+0xea>
  406a48:	07fe      	lsls	r6, r7, #31
  406a4a:	6050      	str	r0, [r2, #4]
  406a4c:	d40b      	bmi.n	406a66 <_free_r+0x4a>
  406a4e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406a52:	1be4      	subs	r4, r4, r7
  406a54:	f101 0e08 	add.w	lr, r1, #8
  406a58:	68a5      	ldr	r5, [r4, #8]
  406a5a:	4575      	cmp	r5, lr
  406a5c:	443b      	add	r3, r7
  406a5e:	d06d      	beq.n	406b3c <_free_r+0x120>
  406a60:	68e7      	ldr	r7, [r4, #12]
  406a62:	60ef      	str	r7, [r5, #12]
  406a64:	60bd      	str	r5, [r7, #8]
  406a66:	1815      	adds	r5, r2, r0
  406a68:	686d      	ldr	r5, [r5, #4]
  406a6a:	07ed      	lsls	r5, r5, #31
  406a6c:	d53e      	bpl.n	406aec <_free_r+0xd0>
  406a6e:	f043 0201 	orr.w	r2, r3, #1
  406a72:	6062      	str	r2, [r4, #4]
  406a74:	50e3      	str	r3, [r4, r3]
  406a76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406a7a:	d217      	bcs.n	406aac <_free_r+0x90>
  406a7c:	08db      	lsrs	r3, r3, #3
  406a7e:	1c58      	adds	r0, r3, #1
  406a80:	109a      	asrs	r2, r3, #2
  406a82:	684d      	ldr	r5, [r1, #4]
  406a84:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406a88:	60a7      	str	r7, [r4, #8]
  406a8a:	2301      	movs	r3, #1
  406a8c:	4093      	lsls	r3, r2
  406a8e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406a92:	432b      	orrs	r3, r5
  406a94:	3a08      	subs	r2, #8
  406a96:	60e2      	str	r2, [r4, #12]
  406a98:	604b      	str	r3, [r1, #4]
  406a9a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406a9e:	60fc      	str	r4, [r7, #12]
  406aa0:	4640      	mov	r0, r8
  406aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406aa6:	f7ff babb 	b.w	406020 <__malloc_unlock>
  406aaa:	4770      	bx	lr
  406aac:	0a5a      	lsrs	r2, r3, #9
  406aae:	2a04      	cmp	r2, #4
  406ab0:	d852      	bhi.n	406b58 <_free_r+0x13c>
  406ab2:	099a      	lsrs	r2, r3, #6
  406ab4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406ab8:	00ff      	lsls	r7, r7, #3
  406aba:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406abe:	19c8      	adds	r0, r1, r7
  406ac0:	59ca      	ldr	r2, [r1, r7]
  406ac2:	3808      	subs	r0, #8
  406ac4:	4290      	cmp	r0, r2
  406ac6:	d04f      	beq.n	406b68 <_free_r+0x14c>
  406ac8:	6851      	ldr	r1, [r2, #4]
  406aca:	f021 0103 	bic.w	r1, r1, #3
  406ace:	428b      	cmp	r3, r1
  406ad0:	d232      	bcs.n	406b38 <_free_r+0x11c>
  406ad2:	6892      	ldr	r2, [r2, #8]
  406ad4:	4290      	cmp	r0, r2
  406ad6:	d1f7      	bne.n	406ac8 <_free_r+0xac>
  406ad8:	68c3      	ldr	r3, [r0, #12]
  406ada:	60a0      	str	r0, [r4, #8]
  406adc:	60e3      	str	r3, [r4, #12]
  406ade:	609c      	str	r4, [r3, #8]
  406ae0:	60c4      	str	r4, [r0, #12]
  406ae2:	4640      	mov	r0, r8
  406ae4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406ae8:	f7ff ba9a 	b.w	406020 <__malloc_unlock>
  406aec:	6895      	ldr	r5, [r2, #8]
  406aee:	4f3b      	ldr	r7, [pc, #236]	; (406bdc <_free_r+0x1c0>)
  406af0:	42bd      	cmp	r5, r7
  406af2:	4403      	add	r3, r0
  406af4:	d040      	beq.n	406b78 <_free_r+0x15c>
  406af6:	68d0      	ldr	r0, [r2, #12]
  406af8:	60e8      	str	r0, [r5, #12]
  406afa:	f043 0201 	orr.w	r2, r3, #1
  406afe:	6085      	str	r5, [r0, #8]
  406b00:	6062      	str	r2, [r4, #4]
  406b02:	50e3      	str	r3, [r4, r3]
  406b04:	e7b7      	b.n	406a76 <_free_r+0x5a>
  406b06:	07ff      	lsls	r7, r7, #31
  406b08:	4403      	add	r3, r0
  406b0a:	d407      	bmi.n	406b1c <_free_r+0x100>
  406b0c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406b10:	1aa4      	subs	r4, r4, r2
  406b12:	4413      	add	r3, r2
  406b14:	68a0      	ldr	r0, [r4, #8]
  406b16:	68e2      	ldr	r2, [r4, #12]
  406b18:	60c2      	str	r2, [r0, #12]
  406b1a:	6090      	str	r0, [r2, #8]
  406b1c:	4a30      	ldr	r2, [pc, #192]	; (406be0 <_free_r+0x1c4>)
  406b1e:	6812      	ldr	r2, [r2, #0]
  406b20:	f043 0001 	orr.w	r0, r3, #1
  406b24:	4293      	cmp	r3, r2
  406b26:	6060      	str	r0, [r4, #4]
  406b28:	608c      	str	r4, [r1, #8]
  406b2a:	d3b9      	bcc.n	406aa0 <_free_r+0x84>
  406b2c:	4b2d      	ldr	r3, [pc, #180]	; (406be4 <_free_r+0x1c8>)
  406b2e:	4640      	mov	r0, r8
  406b30:	6819      	ldr	r1, [r3, #0]
  406b32:	f7ff ff23 	bl	40697c <_malloc_trim_r>
  406b36:	e7b3      	b.n	406aa0 <_free_r+0x84>
  406b38:	4610      	mov	r0, r2
  406b3a:	e7cd      	b.n	406ad8 <_free_r+0xbc>
  406b3c:	1811      	adds	r1, r2, r0
  406b3e:	6849      	ldr	r1, [r1, #4]
  406b40:	07c9      	lsls	r1, r1, #31
  406b42:	d444      	bmi.n	406bce <_free_r+0x1b2>
  406b44:	6891      	ldr	r1, [r2, #8]
  406b46:	68d2      	ldr	r2, [r2, #12]
  406b48:	60ca      	str	r2, [r1, #12]
  406b4a:	4403      	add	r3, r0
  406b4c:	f043 0001 	orr.w	r0, r3, #1
  406b50:	6091      	str	r1, [r2, #8]
  406b52:	6060      	str	r0, [r4, #4]
  406b54:	50e3      	str	r3, [r4, r3]
  406b56:	e7a3      	b.n	406aa0 <_free_r+0x84>
  406b58:	2a14      	cmp	r2, #20
  406b5a:	d816      	bhi.n	406b8a <_free_r+0x16e>
  406b5c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406b60:	00ff      	lsls	r7, r7, #3
  406b62:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406b66:	e7aa      	b.n	406abe <_free_r+0xa2>
  406b68:	10aa      	asrs	r2, r5, #2
  406b6a:	2301      	movs	r3, #1
  406b6c:	684d      	ldr	r5, [r1, #4]
  406b6e:	4093      	lsls	r3, r2
  406b70:	432b      	orrs	r3, r5
  406b72:	604b      	str	r3, [r1, #4]
  406b74:	4603      	mov	r3, r0
  406b76:	e7b0      	b.n	406ada <_free_r+0xbe>
  406b78:	f043 0201 	orr.w	r2, r3, #1
  406b7c:	614c      	str	r4, [r1, #20]
  406b7e:	610c      	str	r4, [r1, #16]
  406b80:	60e5      	str	r5, [r4, #12]
  406b82:	60a5      	str	r5, [r4, #8]
  406b84:	6062      	str	r2, [r4, #4]
  406b86:	50e3      	str	r3, [r4, r3]
  406b88:	e78a      	b.n	406aa0 <_free_r+0x84>
  406b8a:	2a54      	cmp	r2, #84	; 0x54
  406b8c:	d806      	bhi.n	406b9c <_free_r+0x180>
  406b8e:	0b1a      	lsrs	r2, r3, #12
  406b90:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406b94:	00ff      	lsls	r7, r7, #3
  406b96:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406b9a:	e790      	b.n	406abe <_free_r+0xa2>
  406b9c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406ba0:	d806      	bhi.n	406bb0 <_free_r+0x194>
  406ba2:	0bda      	lsrs	r2, r3, #15
  406ba4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406ba8:	00ff      	lsls	r7, r7, #3
  406baa:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406bae:	e786      	b.n	406abe <_free_r+0xa2>
  406bb0:	f240 5054 	movw	r0, #1364	; 0x554
  406bb4:	4282      	cmp	r2, r0
  406bb6:	d806      	bhi.n	406bc6 <_free_r+0x1aa>
  406bb8:	0c9a      	lsrs	r2, r3, #18
  406bba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406bbe:	00ff      	lsls	r7, r7, #3
  406bc0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406bc4:	e77b      	b.n	406abe <_free_r+0xa2>
  406bc6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406bca:	257e      	movs	r5, #126	; 0x7e
  406bcc:	e777      	b.n	406abe <_free_r+0xa2>
  406bce:	f043 0101 	orr.w	r1, r3, #1
  406bd2:	6061      	str	r1, [r4, #4]
  406bd4:	6013      	str	r3, [r2, #0]
  406bd6:	e763      	b.n	406aa0 <_free_r+0x84>
  406bd8:	20400454 	.word	0x20400454
  406bdc:	2040045c 	.word	0x2040045c
  406be0:	20400860 	.word	0x20400860
  406be4:	20400c98 	.word	0x20400c98

00406be8 <__ascii_mbtowc>:
  406be8:	b082      	sub	sp, #8
  406bea:	b149      	cbz	r1, 406c00 <__ascii_mbtowc+0x18>
  406bec:	b15a      	cbz	r2, 406c06 <__ascii_mbtowc+0x1e>
  406bee:	b16b      	cbz	r3, 406c0c <__ascii_mbtowc+0x24>
  406bf0:	7813      	ldrb	r3, [r2, #0]
  406bf2:	600b      	str	r3, [r1, #0]
  406bf4:	7812      	ldrb	r2, [r2, #0]
  406bf6:	1c10      	adds	r0, r2, #0
  406bf8:	bf18      	it	ne
  406bfa:	2001      	movne	r0, #1
  406bfc:	b002      	add	sp, #8
  406bfe:	4770      	bx	lr
  406c00:	a901      	add	r1, sp, #4
  406c02:	2a00      	cmp	r2, #0
  406c04:	d1f3      	bne.n	406bee <__ascii_mbtowc+0x6>
  406c06:	4610      	mov	r0, r2
  406c08:	b002      	add	sp, #8
  406c0a:	4770      	bx	lr
  406c0c:	f06f 0001 	mvn.w	r0, #1
  406c10:	e7f4      	b.n	406bfc <__ascii_mbtowc+0x14>
  406c12:	bf00      	nop

00406c14 <memmove>:
  406c14:	4288      	cmp	r0, r1
  406c16:	b5f0      	push	{r4, r5, r6, r7, lr}
  406c18:	d90d      	bls.n	406c36 <memmove+0x22>
  406c1a:	188b      	adds	r3, r1, r2
  406c1c:	4298      	cmp	r0, r3
  406c1e:	d20a      	bcs.n	406c36 <memmove+0x22>
  406c20:	1884      	adds	r4, r0, r2
  406c22:	2a00      	cmp	r2, #0
  406c24:	d051      	beq.n	406cca <memmove+0xb6>
  406c26:	4622      	mov	r2, r4
  406c28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406c2c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406c30:	4299      	cmp	r1, r3
  406c32:	d1f9      	bne.n	406c28 <memmove+0x14>
  406c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406c36:	2a0f      	cmp	r2, #15
  406c38:	d948      	bls.n	406ccc <memmove+0xb8>
  406c3a:	ea41 0300 	orr.w	r3, r1, r0
  406c3e:	079b      	lsls	r3, r3, #30
  406c40:	d146      	bne.n	406cd0 <memmove+0xbc>
  406c42:	f100 0410 	add.w	r4, r0, #16
  406c46:	f101 0310 	add.w	r3, r1, #16
  406c4a:	4615      	mov	r5, r2
  406c4c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406c50:	f844 6c10 	str.w	r6, [r4, #-16]
  406c54:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406c58:	f844 6c0c 	str.w	r6, [r4, #-12]
  406c5c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406c60:	f844 6c08 	str.w	r6, [r4, #-8]
  406c64:	3d10      	subs	r5, #16
  406c66:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406c6a:	f844 6c04 	str.w	r6, [r4, #-4]
  406c6e:	2d0f      	cmp	r5, #15
  406c70:	f103 0310 	add.w	r3, r3, #16
  406c74:	f104 0410 	add.w	r4, r4, #16
  406c78:	d8e8      	bhi.n	406c4c <memmove+0x38>
  406c7a:	f1a2 0310 	sub.w	r3, r2, #16
  406c7e:	f023 030f 	bic.w	r3, r3, #15
  406c82:	f002 0e0f 	and.w	lr, r2, #15
  406c86:	3310      	adds	r3, #16
  406c88:	f1be 0f03 	cmp.w	lr, #3
  406c8c:	4419      	add	r1, r3
  406c8e:	4403      	add	r3, r0
  406c90:	d921      	bls.n	406cd6 <memmove+0xc2>
  406c92:	1f1e      	subs	r6, r3, #4
  406c94:	460d      	mov	r5, r1
  406c96:	4674      	mov	r4, lr
  406c98:	3c04      	subs	r4, #4
  406c9a:	f855 7b04 	ldr.w	r7, [r5], #4
  406c9e:	f846 7f04 	str.w	r7, [r6, #4]!
  406ca2:	2c03      	cmp	r4, #3
  406ca4:	d8f8      	bhi.n	406c98 <memmove+0x84>
  406ca6:	f1ae 0404 	sub.w	r4, lr, #4
  406caa:	f024 0403 	bic.w	r4, r4, #3
  406cae:	3404      	adds	r4, #4
  406cb0:	4421      	add	r1, r4
  406cb2:	4423      	add	r3, r4
  406cb4:	f002 0203 	and.w	r2, r2, #3
  406cb8:	b162      	cbz	r2, 406cd4 <memmove+0xc0>
  406cba:	3b01      	subs	r3, #1
  406cbc:	440a      	add	r2, r1
  406cbe:	f811 4b01 	ldrb.w	r4, [r1], #1
  406cc2:	f803 4f01 	strb.w	r4, [r3, #1]!
  406cc6:	428a      	cmp	r2, r1
  406cc8:	d1f9      	bne.n	406cbe <memmove+0xaa>
  406cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ccc:	4603      	mov	r3, r0
  406cce:	e7f3      	b.n	406cb8 <memmove+0xa4>
  406cd0:	4603      	mov	r3, r0
  406cd2:	e7f2      	b.n	406cba <memmove+0xa6>
  406cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406cd6:	4672      	mov	r2, lr
  406cd8:	e7ee      	b.n	406cb8 <memmove+0xa4>
  406cda:	bf00      	nop

00406cdc <_realloc_r>:
  406cdc:	2900      	cmp	r1, #0
  406cde:	f000 8095 	beq.w	406e0c <_realloc_r+0x130>
  406ce2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ce6:	460d      	mov	r5, r1
  406ce8:	4616      	mov	r6, r2
  406cea:	b083      	sub	sp, #12
  406cec:	4680      	mov	r8, r0
  406cee:	f106 070b 	add.w	r7, r6, #11
  406cf2:	f7ff f98f 	bl	406014 <__malloc_lock>
  406cf6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406cfa:	2f16      	cmp	r7, #22
  406cfc:	f02e 0403 	bic.w	r4, lr, #3
  406d00:	f1a5 0908 	sub.w	r9, r5, #8
  406d04:	d83c      	bhi.n	406d80 <_realloc_r+0xa4>
  406d06:	2210      	movs	r2, #16
  406d08:	4617      	mov	r7, r2
  406d0a:	42be      	cmp	r6, r7
  406d0c:	d83d      	bhi.n	406d8a <_realloc_r+0xae>
  406d0e:	4294      	cmp	r4, r2
  406d10:	da43      	bge.n	406d9a <_realloc_r+0xbe>
  406d12:	4bc4      	ldr	r3, [pc, #784]	; (407024 <_realloc_r+0x348>)
  406d14:	6899      	ldr	r1, [r3, #8]
  406d16:	eb09 0004 	add.w	r0, r9, r4
  406d1a:	4288      	cmp	r0, r1
  406d1c:	f000 80b4 	beq.w	406e88 <_realloc_r+0x1ac>
  406d20:	6843      	ldr	r3, [r0, #4]
  406d22:	f023 0101 	bic.w	r1, r3, #1
  406d26:	4401      	add	r1, r0
  406d28:	6849      	ldr	r1, [r1, #4]
  406d2a:	07c9      	lsls	r1, r1, #31
  406d2c:	d54c      	bpl.n	406dc8 <_realloc_r+0xec>
  406d2e:	f01e 0f01 	tst.w	lr, #1
  406d32:	f000 809b 	beq.w	406e6c <_realloc_r+0x190>
  406d36:	4631      	mov	r1, r6
  406d38:	4640      	mov	r0, r8
  406d3a:	f7fe fdcb 	bl	4058d4 <_malloc_r>
  406d3e:	4606      	mov	r6, r0
  406d40:	2800      	cmp	r0, #0
  406d42:	d03a      	beq.n	406dba <_realloc_r+0xde>
  406d44:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406d48:	f023 0301 	bic.w	r3, r3, #1
  406d4c:	444b      	add	r3, r9
  406d4e:	f1a0 0208 	sub.w	r2, r0, #8
  406d52:	429a      	cmp	r2, r3
  406d54:	f000 8121 	beq.w	406f9a <_realloc_r+0x2be>
  406d58:	1f22      	subs	r2, r4, #4
  406d5a:	2a24      	cmp	r2, #36	; 0x24
  406d5c:	f200 8107 	bhi.w	406f6e <_realloc_r+0x292>
  406d60:	2a13      	cmp	r2, #19
  406d62:	f200 80db 	bhi.w	406f1c <_realloc_r+0x240>
  406d66:	4603      	mov	r3, r0
  406d68:	462a      	mov	r2, r5
  406d6a:	6811      	ldr	r1, [r2, #0]
  406d6c:	6019      	str	r1, [r3, #0]
  406d6e:	6851      	ldr	r1, [r2, #4]
  406d70:	6059      	str	r1, [r3, #4]
  406d72:	6892      	ldr	r2, [r2, #8]
  406d74:	609a      	str	r2, [r3, #8]
  406d76:	4629      	mov	r1, r5
  406d78:	4640      	mov	r0, r8
  406d7a:	f7ff fe4f 	bl	406a1c <_free_r>
  406d7e:	e01c      	b.n	406dba <_realloc_r+0xde>
  406d80:	f027 0707 	bic.w	r7, r7, #7
  406d84:	2f00      	cmp	r7, #0
  406d86:	463a      	mov	r2, r7
  406d88:	dabf      	bge.n	406d0a <_realloc_r+0x2e>
  406d8a:	2600      	movs	r6, #0
  406d8c:	230c      	movs	r3, #12
  406d8e:	4630      	mov	r0, r6
  406d90:	f8c8 3000 	str.w	r3, [r8]
  406d94:	b003      	add	sp, #12
  406d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d9a:	462e      	mov	r6, r5
  406d9c:	1be3      	subs	r3, r4, r7
  406d9e:	2b0f      	cmp	r3, #15
  406da0:	d81e      	bhi.n	406de0 <_realloc_r+0x104>
  406da2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406da6:	f003 0301 	and.w	r3, r3, #1
  406daa:	4323      	orrs	r3, r4
  406dac:	444c      	add	r4, r9
  406dae:	f8c9 3004 	str.w	r3, [r9, #4]
  406db2:	6863      	ldr	r3, [r4, #4]
  406db4:	f043 0301 	orr.w	r3, r3, #1
  406db8:	6063      	str	r3, [r4, #4]
  406dba:	4640      	mov	r0, r8
  406dbc:	f7ff f930 	bl	406020 <__malloc_unlock>
  406dc0:	4630      	mov	r0, r6
  406dc2:	b003      	add	sp, #12
  406dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406dc8:	f023 0303 	bic.w	r3, r3, #3
  406dcc:	18e1      	adds	r1, r4, r3
  406dce:	4291      	cmp	r1, r2
  406dd0:	db1f      	blt.n	406e12 <_realloc_r+0x136>
  406dd2:	68c3      	ldr	r3, [r0, #12]
  406dd4:	6882      	ldr	r2, [r0, #8]
  406dd6:	462e      	mov	r6, r5
  406dd8:	60d3      	str	r3, [r2, #12]
  406dda:	460c      	mov	r4, r1
  406ddc:	609a      	str	r2, [r3, #8]
  406dde:	e7dd      	b.n	406d9c <_realloc_r+0xc0>
  406de0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406de4:	eb09 0107 	add.w	r1, r9, r7
  406de8:	f002 0201 	and.w	r2, r2, #1
  406dec:	444c      	add	r4, r9
  406dee:	f043 0301 	orr.w	r3, r3, #1
  406df2:	4317      	orrs	r7, r2
  406df4:	f8c9 7004 	str.w	r7, [r9, #4]
  406df8:	604b      	str	r3, [r1, #4]
  406dfa:	6863      	ldr	r3, [r4, #4]
  406dfc:	f043 0301 	orr.w	r3, r3, #1
  406e00:	3108      	adds	r1, #8
  406e02:	6063      	str	r3, [r4, #4]
  406e04:	4640      	mov	r0, r8
  406e06:	f7ff fe09 	bl	406a1c <_free_r>
  406e0a:	e7d6      	b.n	406dba <_realloc_r+0xde>
  406e0c:	4611      	mov	r1, r2
  406e0e:	f7fe bd61 	b.w	4058d4 <_malloc_r>
  406e12:	f01e 0f01 	tst.w	lr, #1
  406e16:	d18e      	bne.n	406d36 <_realloc_r+0x5a>
  406e18:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406e1c:	eba9 0a01 	sub.w	sl, r9, r1
  406e20:	f8da 1004 	ldr.w	r1, [sl, #4]
  406e24:	f021 0103 	bic.w	r1, r1, #3
  406e28:	440b      	add	r3, r1
  406e2a:	4423      	add	r3, r4
  406e2c:	4293      	cmp	r3, r2
  406e2e:	db25      	blt.n	406e7c <_realloc_r+0x1a0>
  406e30:	68c2      	ldr	r2, [r0, #12]
  406e32:	6881      	ldr	r1, [r0, #8]
  406e34:	4656      	mov	r6, sl
  406e36:	60ca      	str	r2, [r1, #12]
  406e38:	6091      	str	r1, [r2, #8]
  406e3a:	f8da 100c 	ldr.w	r1, [sl, #12]
  406e3e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406e42:	1f22      	subs	r2, r4, #4
  406e44:	2a24      	cmp	r2, #36	; 0x24
  406e46:	60c1      	str	r1, [r0, #12]
  406e48:	6088      	str	r0, [r1, #8]
  406e4a:	f200 8094 	bhi.w	406f76 <_realloc_r+0x29a>
  406e4e:	2a13      	cmp	r2, #19
  406e50:	d96f      	bls.n	406f32 <_realloc_r+0x256>
  406e52:	6829      	ldr	r1, [r5, #0]
  406e54:	f8ca 1008 	str.w	r1, [sl, #8]
  406e58:	6869      	ldr	r1, [r5, #4]
  406e5a:	f8ca 100c 	str.w	r1, [sl, #12]
  406e5e:	2a1b      	cmp	r2, #27
  406e60:	f200 80a2 	bhi.w	406fa8 <_realloc_r+0x2cc>
  406e64:	3508      	adds	r5, #8
  406e66:	f10a 0210 	add.w	r2, sl, #16
  406e6a:	e063      	b.n	406f34 <_realloc_r+0x258>
  406e6c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406e70:	eba9 0a03 	sub.w	sl, r9, r3
  406e74:	f8da 1004 	ldr.w	r1, [sl, #4]
  406e78:	f021 0103 	bic.w	r1, r1, #3
  406e7c:	1863      	adds	r3, r4, r1
  406e7e:	4293      	cmp	r3, r2
  406e80:	f6ff af59 	blt.w	406d36 <_realloc_r+0x5a>
  406e84:	4656      	mov	r6, sl
  406e86:	e7d8      	b.n	406e3a <_realloc_r+0x15e>
  406e88:	6841      	ldr	r1, [r0, #4]
  406e8a:	f021 0b03 	bic.w	fp, r1, #3
  406e8e:	44a3      	add	fp, r4
  406e90:	f107 0010 	add.w	r0, r7, #16
  406e94:	4583      	cmp	fp, r0
  406e96:	da56      	bge.n	406f46 <_realloc_r+0x26a>
  406e98:	f01e 0f01 	tst.w	lr, #1
  406e9c:	f47f af4b 	bne.w	406d36 <_realloc_r+0x5a>
  406ea0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406ea4:	eba9 0a01 	sub.w	sl, r9, r1
  406ea8:	f8da 1004 	ldr.w	r1, [sl, #4]
  406eac:	f021 0103 	bic.w	r1, r1, #3
  406eb0:	448b      	add	fp, r1
  406eb2:	4558      	cmp	r0, fp
  406eb4:	dce2      	bgt.n	406e7c <_realloc_r+0x1a0>
  406eb6:	4656      	mov	r6, sl
  406eb8:	f8da 100c 	ldr.w	r1, [sl, #12]
  406ebc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406ec0:	1f22      	subs	r2, r4, #4
  406ec2:	2a24      	cmp	r2, #36	; 0x24
  406ec4:	60c1      	str	r1, [r0, #12]
  406ec6:	6088      	str	r0, [r1, #8]
  406ec8:	f200 808f 	bhi.w	406fea <_realloc_r+0x30e>
  406ecc:	2a13      	cmp	r2, #19
  406ece:	f240 808a 	bls.w	406fe6 <_realloc_r+0x30a>
  406ed2:	6829      	ldr	r1, [r5, #0]
  406ed4:	f8ca 1008 	str.w	r1, [sl, #8]
  406ed8:	6869      	ldr	r1, [r5, #4]
  406eda:	f8ca 100c 	str.w	r1, [sl, #12]
  406ede:	2a1b      	cmp	r2, #27
  406ee0:	f200 808a 	bhi.w	406ff8 <_realloc_r+0x31c>
  406ee4:	3508      	adds	r5, #8
  406ee6:	f10a 0210 	add.w	r2, sl, #16
  406eea:	6829      	ldr	r1, [r5, #0]
  406eec:	6011      	str	r1, [r2, #0]
  406eee:	6869      	ldr	r1, [r5, #4]
  406ef0:	6051      	str	r1, [r2, #4]
  406ef2:	68a9      	ldr	r1, [r5, #8]
  406ef4:	6091      	str	r1, [r2, #8]
  406ef6:	eb0a 0107 	add.w	r1, sl, r7
  406efa:	ebab 0207 	sub.w	r2, fp, r7
  406efe:	f042 0201 	orr.w	r2, r2, #1
  406f02:	6099      	str	r1, [r3, #8]
  406f04:	604a      	str	r2, [r1, #4]
  406f06:	f8da 3004 	ldr.w	r3, [sl, #4]
  406f0a:	f003 0301 	and.w	r3, r3, #1
  406f0e:	431f      	orrs	r7, r3
  406f10:	4640      	mov	r0, r8
  406f12:	f8ca 7004 	str.w	r7, [sl, #4]
  406f16:	f7ff f883 	bl	406020 <__malloc_unlock>
  406f1a:	e751      	b.n	406dc0 <_realloc_r+0xe4>
  406f1c:	682b      	ldr	r3, [r5, #0]
  406f1e:	6003      	str	r3, [r0, #0]
  406f20:	686b      	ldr	r3, [r5, #4]
  406f22:	6043      	str	r3, [r0, #4]
  406f24:	2a1b      	cmp	r2, #27
  406f26:	d82d      	bhi.n	406f84 <_realloc_r+0x2a8>
  406f28:	f100 0308 	add.w	r3, r0, #8
  406f2c:	f105 0208 	add.w	r2, r5, #8
  406f30:	e71b      	b.n	406d6a <_realloc_r+0x8e>
  406f32:	4632      	mov	r2, r6
  406f34:	6829      	ldr	r1, [r5, #0]
  406f36:	6011      	str	r1, [r2, #0]
  406f38:	6869      	ldr	r1, [r5, #4]
  406f3a:	6051      	str	r1, [r2, #4]
  406f3c:	68a9      	ldr	r1, [r5, #8]
  406f3e:	6091      	str	r1, [r2, #8]
  406f40:	461c      	mov	r4, r3
  406f42:	46d1      	mov	r9, sl
  406f44:	e72a      	b.n	406d9c <_realloc_r+0xc0>
  406f46:	eb09 0107 	add.w	r1, r9, r7
  406f4a:	ebab 0b07 	sub.w	fp, fp, r7
  406f4e:	f04b 0201 	orr.w	r2, fp, #1
  406f52:	6099      	str	r1, [r3, #8]
  406f54:	604a      	str	r2, [r1, #4]
  406f56:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406f5a:	f003 0301 	and.w	r3, r3, #1
  406f5e:	431f      	orrs	r7, r3
  406f60:	4640      	mov	r0, r8
  406f62:	f845 7c04 	str.w	r7, [r5, #-4]
  406f66:	f7ff f85b 	bl	406020 <__malloc_unlock>
  406f6a:	462e      	mov	r6, r5
  406f6c:	e728      	b.n	406dc0 <_realloc_r+0xe4>
  406f6e:	4629      	mov	r1, r5
  406f70:	f7ff fe50 	bl	406c14 <memmove>
  406f74:	e6ff      	b.n	406d76 <_realloc_r+0x9a>
  406f76:	4629      	mov	r1, r5
  406f78:	4630      	mov	r0, r6
  406f7a:	461c      	mov	r4, r3
  406f7c:	46d1      	mov	r9, sl
  406f7e:	f7ff fe49 	bl	406c14 <memmove>
  406f82:	e70b      	b.n	406d9c <_realloc_r+0xc0>
  406f84:	68ab      	ldr	r3, [r5, #8]
  406f86:	6083      	str	r3, [r0, #8]
  406f88:	68eb      	ldr	r3, [r5, #12]
  406f8a:	60c3      	str	r3, [r0, #12]
  406f8c:	2a24      	cmp	r2, #36	; 0x24
  406f8e:	d017      	beq.n	406fc0 <_realloc_r+0x2e4>
  406f90:	f100 0310 	add.w	r3, r0, #16
  406f94:	f105 0210 	add.w	r2, r5, #16
  406f98:	e6e7      	b.n	406d6a <_realloc_r+0x8e>
  406f9a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406f9e:	f023 0303 	bic.w	r3, r3, #3
  406fa2:	441c      	add	r4, r3
  406fa4:	462e      	mov	r6, r5
  406fa6:	e6f9      	b.n	406d9c <_realloc_r+0xc0>
  406fa8:	68a9      	ldr	r1, [r5, #8]
  406faa:	f8ca 1010 	str.w	r1, [sl, #16]
  406fae:	68e9      	ldr	r1, [r5, #12]
  406fb0:	f8ca 1014 	str.w	r1, [sl, #20]
  406fb4:	2a24      	cmp	r2, #36	; 0x24
  406fb6:	d00c      	beq.n	406fd2 <_realloc_r+0x2f6>
  406fb8:	3510      	adds	r5, #16
  406fba:	f10a 0218 	add.w	r2, sl, #24
  406fbe:	e7b9      	b.n	406f34 <_realloc_r+0x258>
  406fc0:	692b      	ldr	r3, [r5, #16]
  406fc2:	6103      	str	r3, [r0, #16]
  406fc4:	696b      	ldr	r3, [r5, #20]
  406fc6:	6143      	str	r3, [r0, #20]
  406fc8:	f105 0218 	add.w	r2, r5, #24
  406fcc:	f100 0318 	add.w	r3, r0, #24
  406fd0:	e6cb      	b.n	406d6a <_realloc_r+0x8e>
  406fd2:	692a      	ldr	r2, [r5, #16]
  406fd4:	f8ca 2018 	str.w	r2, [sl, #24]
  406fd8:	696a      	ldr	r2, [r5, #20]
  406fda:	f8ca 201c 	str.w	r2, [sl, #28]
  406fde:	3518      	adds	r5, #24
  406fe0:	f10a 0220 	add.w	r2, sl, #32
  406fe4:	e7a6      	b.n	406f34 <_realloc_r+0x258>
  406fe6:	4632      	mov	r2, r6
  406fe8:	e77f      	b.n	406eea <_realloc_r+0x20e>
  406fea:	4629      	mov	r1, r5
  406fec:	4630      	mov	r0, r6
  406fee:	9301      	str	r3, [sp, #4]
  406ff0:	f7ff fe10 	bl	406c14 <memmove>
  406ff4:	9b01      	ldr	r3, [sp, #4]
  406ff6:	e77e      	b.n	406ef6 <_realloc_r+0x21a>
  406ff8:	68a9      	ldr	r1, [r5, #8]
  406ffa:	f8ca 1010 	str.w	r1, [sl, #16]
  406ffe:	68e9      	ldr	r1, [r5, #12]
  407000:	f8ca 1014 	str.w	r1, [sl, #20]
  407004:	2a24      	cmp	r2, #36	; 0x24
  407006:	d003      	beq.n	407010 <_realloc_r+0x334>
  407008:	3510      	adds	r5, #16
  40700a:	f10a 0218 	add.w	r2, sl, #24
  40700e:	e76c      	b.n	406eea <_realloc_r+0x20e>
  407010:	692a      	ldr	r2, [r5, #16]
  407012:	f8ca 2018 	str.w	r2, [sl, #24]
  407016:	696a      	ldr	r2, [r5, #20]
  407018:	f8ca 201c 	str.w	r2, [sl, #28]
  40701c:	3518      	adds	r5, #24
  40701e:	f10a 0220 	add.w	r2, sl, #32
  407022:	e762      	b.n	406eea <_realloc_r+0x20e>
  407024:	20400454 	.word	0x20400454

00407028 <__ascii_wctomb>:
  407028:	b121      	cbz	r1, 407034 <__ascii_wctomb+0xc>
  40702a:	2aff      	cmp	r2, #255	; 0xff
  40702c:	d804      	bhi.n	407038 <__ascii_wctomb+0x10>
  40702e:	700a      	strb	r2, [r1, #0]
  407030:	2001      	movs	r0, #1
  407032:	4770      	bx	lr
  407034:	4608      	mov	r0, r1
  407036:	4770      	bx	lr
  407038:	238a      	movs	r3, #138	; 0x8a
  40703a:	6003      	str	r3, [r0, #0]
  40703c:	f04f 30ff 	mov.w	r0, #4294967295
  407040:	4770      	bx	lr
  407042:	bf00      	nop

00407044 <__aeabi_drsub>:
  407044:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407048:	e002      	b.n	407050 <__adddf3>
  40704a:	bf00      	nop

0040704c <__aeabi_dsub>:
  40704c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407050 <__adddf3>:
  407050:	b530      	push	{r4, r5, lr}
  407052:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407056:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40705a:	ea94 0f05 	teq	r4, r5
  40705e:	bf08      	it	eq
  407060:	ea90 0f02 	teqeq	r0, r2
  407064:	bf1f      	itttt	ne
  407066:	ea54 0c00 	orrsne.w	ip, r4, r0
  40706a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40706e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407072:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407076:	f000 80e2 	beq.w	40723e <__adddf3+0x1ee>
  40707a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40707e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407082:	bfb8      	it	lt
  407084:	426d      	neglt	r5, r5
  407086:	dd0c      	ble.n	4070a2 <__adddf3+0x52>
  407088:	442c      	add	r4, r5
  40708a:	ea80 0202 	eor.w	r2, r0, r2
  40708e:	ea81 0303 	eor.w	r3, r1, r3
  407092:	ea82 0000 	eor.w	r0, r2, r0
  407096:	ea83 0101 	eor.w	r1, r3, r1
  40709a:	ea80 0202 	eor.w	r2, r0, r2
  40709e:	ea81 0303 	eor.w	r3, r1, r3
  4070a2:	2d36      	cmp	r5, #54	; 0x36
  4070a4:	bf88      	it	hi
  4070a6:	bd30      	pophi	{r4, r5, pc}
  4070a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4070ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4070b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4070b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4070b8:	d002      	beq.n	4070c0 <__adddf3+0x70>
  4070ba:	4240      	negs	r0, r0
  4070bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4070c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4070c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4070c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4070cc:	d002      	beq.n	4070d4 <__adddf3+0x84>
  4070ce:	4252      	negs	r2, r2
  4070d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4070d4:	ea94 0f05 	teq	r4, r5
  4070d8:	f000 80a7 	beq.w	40722a <__adddf3+0x1da>
  4070dc:	f1a4 0401 	sub.w	r4, r4, #1
  4070e0:	f1d5 0e20 	rsbs	lr, r5, #32
  4070e4:	db0d      	blt.n	407102 <__adddf3+0xb2>
  4070e6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4070ea:	fa22 f205 	lsr.w	r2, r2, r5
  4070ee:	1880      	adds	r0, r0, r2
  4070f0:	f141 0100 	adc.w	r1, r1, #0
  4070f4:	fa03 f20e 	lsl.w	r2, r3, lr
  4070f8:	1880      	adds	r0, r0, r2
  4070fa:	fa43 f305 	asr.w	r3, r3, r5
  4070fe:	4159      	adcs	r1, r3
  407100:	e00e      	b.n	407120 <__adddf3+0xd0>
  407102:	f1a5 0520 	sub.w	r5, r5, #32
  407106:	f10e 0e20 	add.w	lr, lr, #32
  40710a:	2a01      	cmp	r2, #1
  40710c:	fa03 fc0e 	lsl.w	ip, r3, lr
  407110:	bf28      	it	cs
  407112:	f04c 0c02 	orrcs.w	ip, ip, #2
  407116:	fa43 f305 	asr.w	r3, r3, r5
  40711a:	18c0      	adds	r0, r0, r3
  40711c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407120:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407124:	d507      	bpl.n	407136 <__adddf3+0xe6>
  407126:	f04f 0e00 	mov.w	lr, #0
  40712a:	f1dc 0c00 	rsbs	ip, ip, #0
  40712e:	eb7e 0000 	sbcs.w	r0, lr, r0
  407132:	eb6e 0101 	sbc.w	r1, lr, r1
  407136:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40713a:	d31b      	bcc.n	407174 <__adddf3+0x124>
  40713c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407140:	d30c      	bcc.n	40715c <__adddf3+0x10c>
  407142:	0849      	lsrs	r1, r1, #1
  407144:	ea5f 0030 	movs.w	r0, r0, rrx
  407148:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40714c:	f104 0401 	add.w	r4, r4, #1
  407150:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407154:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407158:	f080 809a 	bcs.w	407290 <__adddf3+0x240>
  40715c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407160:	bf08      	it	eq
  407162:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407166:	f150 0000 	adcs.w	r0, r0, #0
  40716a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40716e:	ea41 0105 	orr.w	r1, r1, r5
  407172:	bd30      	pop	{r4, r5, pc}
  407174:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407178:	4140      	adcs	r0, r0
  40717a:	eb41 0101 	adc.w	r1, r1, r1
  40717e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407182:	f1a4 0401 	sub.w	r4, r4, #1
  407186:	d1e9      	bne.n	40715c <__adddf3+0x10c>
  407188:	f091 0f00 	teq	r1, #0
  40718c:	bf04      	itt	eq
  40718e:	4601      	moveq	r1, r0
  407190:	2000      	moveq	r0, #0
  407192:	fab1 f381 	clz	r3, r1
  407196:	bf08      	it	eq
  407198:	3320      	addeq	r3, #32
  40719a:	f1a3 030b 	sub.w	r3, r3, #11
  40719e:	f1b3 0220 	subs.w	r2, r3, #32
  4071a2:	da0c      	bge.n	4071be <__adddf3+0x16e>
  4071a4:	320c      	adds	r2, #12
  4071a6:	dd08      	ble.n	4071ba <__adddf3+0x16a>
  4071a8:	f102 0c14 	add.w	ip, r2, #20
  4071ac:	f1c2 020c 	rsb	r2, r2, #12
  4071b0:	fa01 f00c 	lsl.w	r0, r1, ip
  4071b4:	fa21 f102 	lsr.w	r1, r1, r2
  4071b8:	e00c      	b.n	4071d4 <__adddf3+0x184>
  4071ba:	f102 0214 	add.w	r2, r2, #20
  4071be:	bfd8      	it	le
  4071c0:	f1c2 0c20 	rsble	ip, r2, #32
  4071c4:	fa01 f102 	lsl.w	r1, r1, r2
  4071c8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4071cc:	bfdc      	itt	le
  4071ce:	ea41 010c 	orrle.w	r1, r1, ip
  4071d2:	4090      	lslle	r0, r2
  4071d4:	1ae4      	subs	r4, r4, r3
  4071d6:	bfa2      	ittt	ge
  4071d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4071dc:	4329      	orrge	r1, r5
  4071de:	bd30      	popge	{r4, r5, pc}
  4071e0:	ea6f 0404 	mvn.w	r4, r4
  4071e4:	3c1f      	subs	r4, #31
  4071e6:	da1c      	bge.n	407222 <__adddf3+0x1d2>
  4071e8:	340c      	adds	r4, #12
  4071ea:	dc0e      	bgt.n	40720a <__adddf3+0x1ba>
  4071ec:	f104 0414 	add.w	r4, r4, #20
  4071f0:	f1c4 0220 	rsb	r2, r4, #32
  4071f4:	fa20 f004 	lsr.w	r0, r0, r4
  4071f8:	fa01 f302 	lsl.w	r3, r1, r2
  4071fc:	ea40 0003 	orr.w	r0, r0, r3
  407200:	fa21 f304 	lsr.w	r3, r1, r4
  407204:	ea45 0103 	orr.w	r1, r5, r3
  407208:	bd30      	pop	{r4, r5, pc}
  40720a:	f1c4 040c 	rsb	r4, r4, #12
  40720e:	f1c4 0220 	rsb	r2, r4, #32
  407212:	fa20 f002 	lsr.w	r0, r0, r2
  407216:	fa01 f304 	lsl.w	r3, r1, r4
  40721a:	ea40 0003 	orr.w	r0, r0, r3
  40721e:	4629      	mov	r1, r5
  407220:	bd30      	pop	{r4, r5, pc}
  407222:	fa21 f004 	lsr.w	r0, r1, r4
  407226:	4629      	mov	r1, r5
  407228:	bd30      	pop	{r4, r5, pc}
  40722a:	f094 0f00 	teq	r4, #0
  40722e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407232:	bf06      	itte	eq
  407234:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407238:	3401      	addeq	r4, #1
  40723a:	3d01      	subne	r5, #1
  40723c:	e74e      	b.n	4070dc <__adddf3+0x8c>
  40723e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407242:	bf18      	it	ne
  407244:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407248:	d029      	beq.n	40729e <__adddf3+0x24e>
  40724a:	ea94 0f05 	teq	r4, r5
  40724e:	bf08      	it	eq
  407250:	ea90 0f02 	teqeq	r0, r2
  407254:	d005      	beq.n	407262 <__adddf3+0x212>
  407256:	ea54 0c00 	orrs.w	ip, r4, r0
  40725a:	bf04      	itt	eq
  40725c:	4619      	moveq	r1, r3
  40725e:	4610      	moveq	r0, r2
  407260:	bd30      	pop	{r4, r5, pc}
  407262:	ea91 0f03 	teq	r1, r3
  407266:	bf1e      	ittt	ne
  407268:	2100      	movne	r1, #0
  40726a:	2000      	movne	r0, #0
  40726c:	bd30      	popne	{r4, r5, pc}
  40726e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407272:	d105      	bne.n	407280 <__adddf3+0x230>
  407274:	0040      	lsls	r0, r0, #1
  407276:	4149      	adcs	r1, r1
  407278:	bf28      	it	cs
  40727a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40727e:	bd30      	pop	{r4, r5, pc}
  407280:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407284:	bf3c      	itt	cc
  407286:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40728a:	bd30      	popcc	{r4, r5, pc}
  40728c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407290:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407294:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407298:	f04f 0000 	mov.w	r0, #0
  40729c:	bd30      	pop	{r4, r5, pc}
  40729e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4072a2:	bf1a      	itte	ne
  4072a4:	4619      	movne	r1, r3
  4072a6:	4610      	movne	r0, r2
  4072a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4072ac:	bf1c      	itt	ne
  4072ae:	460b      	movne	r3, r1
  4072b0:	4602      	movne	r2, r0
  4072b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4072b6:	bf06      	itte	eq
  4072b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4072bc:	ea91 0f03 	teqeq	r1, r3
  4072c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4072c4:	bd30      	pop	{r4, r5, pc}
  4072c6:	bf00      	nop

004072c8 <__aeabi_ui2d>:
  4072c8:	f090 0f00 	teq	r0, #0
  4072cc:	bf04      	itt	eq
  4072ce:	2100      	moveq	r1, #0
  4072d0:	4770      	bxeq	lr
  4072d2:	b530      	push	{r4, r5, lr}
  4072d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4072d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4072dc:	f04f 0500 	mov.w	r5, #0
  4072e0:	f04f 0100 	mov.w	r1, #0
  4072e4:	e750      	b.n	407188 <__adddf3+0x138>
  4072e6:	bf00      	nop

004072e8 <__aeabi_i2d>:
  4072e8:	f090 0f00 	teq	r0, #0
  4072ec:	bf04      	itt	eq
  4072ee:	2100      	moveq	r1, #0
  4072f0:	4770      	bxeq	lr
  4072f2:	b530      	push	{r4, r5, lr}
  4072f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4072f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4072fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407300:	bf48      	it	mi
  407302:	4240      	negmi	r0, r0
  407304:	f04f 0100 	mov.w	r1, #0
  407308:	e73e      	b.n	407188 <__adddf3+0x138>
  40730a:	bf00      	nop

0040730c <__aeabi_f2d>:
  40730c:	0042      	lsls	r2, r0, #1
  40730e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407312:	ea4f 0131 	mov.w	r1, r1, rrx
  407316:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40731a:	bf1f      	itttt	ne
  40731c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407320:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407324:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407328:	4770      	bxne	lr
  40732a:	f092 0f00 	teq	r2, #0
  40732e:	bf14      	ite	ne
  407330:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407334:	4770      	bxeq	lr
  407336:	b530      	push	{r4, r5, lr}
  407338:	f44f 7460 	mov.w	r4, #896	; 0x380
  40733c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407340:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407344:	e720      	b.n	407188 <__adddf3+0x138>
  407346:	bf00      	nop

00407348 <__aeabi_ul2d>:
  407348:	ea50 0201 	orrs.w	r2, r0, r1
  40734c:	bf08      	it	eq
  40734e:	4770      	bxeq	lr
  407350:	b530      	push	{r4, r5, lr}
  407352:	f04f 0500 	mov.w	r5, #0
  407356:	e00a      	b.n	40736e <__aeabi_l2d+0x16>

00407358 <__aeabi_l2d>:
  407358:	ea50 0201 	orrs.w	r2, r0, r1
  40735c:	bf08      	it	eq
  40735e:	4770      	bxeq	lr
  407360:	b530      	push	{r4, r5, lr}
  407362:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407366:	d502      	bpl.n	40736e <__aeabi_l2d+0x16>
  407368:	4240      	negs	r0, r0
  40736a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40736e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407372:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407376:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40737a:	f43f aedc 	beq.w	407136 <__adddf3+0xe6>
  40737e:	f04f 0203 	mov.w	r2, #3
  407382:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407386:	bf18      	it	ne
  407388:	3203      	addne	r2, #3
  40738a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40738e:	bf18      	it	ne
  407390:	3203      	addne	r2, #3
  407392:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407396:	f1c2 0320 	rsb	r3, r2, #32
  40739a:	fa00 fc03 	lsl.w	ip, r0, r3
  40739e:	fa20 f002 	lsr.w	r0, r0, r2
  4073a2:	fa01 fe03 	lsl.w	lr, r1, r3
  4073a6:	ea40 000e 	orr.w	r0, r0, lr
  4073aa:	fa21 f102 	lsr.w	r1, r1, r2
  4073ae:	4414      	add	r4, r2
  4073b0:	e6c1      	b.n	407136 <__adddf3+0xe6>
  4073b2:	bf00      	nop

004073b4 <__aeabi_dmul>:
  4073b4:	b570      	push	{r4, r5, r6, lr}
  4073b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4073ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4073be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4073c2:	bf1d      	ittte	ne
  4073c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4073c8:	ea94 0f0c 	teqne	r4, ip
  4073cc:	ea95 0f0c 	teqne	r5, ip
  4073d0:	f000 f8de 	bleq	407590 <__aeabi_dmul+0x1dc>
  4073d4:	442c      	add	r4, r5
  4073d6:	ea81 0603 	eor.w	r6, r1, r3
  4073da:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4073de:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4073e2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4073e6:	bf18      	it	ne
  4073e8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4073ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4073f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4073f4:	d038      	beq.n	407468 <__aeabi_dmul+0xb4>
  4073f6:	fba0 ce02 	umull	ip, lr, r0, r2
  4073fa:	f04f 0500 	mov.w	r5, #0
  4073fe:	fbe1 e502 	umlal	lr, r5, r1, r2
  407402:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407406:	fbe0 e503 	umlal	lr, r5, r0, r3
  40740a:	f04f 0600 	mov.w	r6, #0
  40740e:	fbe1 5603 	umlal	r5, r6, r1, r3
  407412:	f09c 0f00 	teq	ip, #0
  407416:	bf18      	it	ne
  407418:	f04e 0e01 	orrne.w	lr, lr, #1
  40741c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407420:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407424:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407428:	d204      	bcs.n	407434 <__aeabi_dmul+0x80>
  40742a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40742e:	416d      	adcs	r5, r5
  407430:	eb46 0606 	adc.w	r6, r6, r6
  407434:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407438:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40743c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407440:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407444:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407448:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40744c:	bf88      	it	hi
  40744e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407452:	d81e      	bhi.n	407492 <__aeabi_dmul+0xde>
  407454:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407458:	bf08      	it	eq
  40745a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40745e:	f150 0000 	adcs.w	r0, r0, #0
  407462:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407466:	bd70      	pop	{r4, r5, r6, pc}
  407468:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40746c:	ea46 0101 	orr.w	r1, r6, r1
  407470:	ea40 0002 	orr.w	r0, r0, r2
  407474:	ea81 0103 	eor.w	r1, r1, r3
  407478:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40747c:	bfc2      	ittt	gt
  40747e:	ebd4 050c 	rsbsgt	r5, r4, ip
  407482:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407486:	bd70      	popgt	{r4, r5, r6, pc}
  407488:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40748c:	f04f 0e00 	mov.w	lr, #0
  407490:	3c01      	subs	r4, #1
  407492:	f300 80ab 	bgt.w	4075ec <__aeabi_dmul+0x238>
  407496:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40749a:	bfde      	ittt	le
  40749c:	2000      	movle	r0, #0
  40749e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4074a2:	bd70      	pople	{r4, r5, r6, pc}
  4074a4:	f1c4 0400 	rsb	r4, r4, #0
  4074a8:	3c20      	subs	r4, #32
  4074aa:	da35      	bge.n	407518 <__aeabi_dmul+0x164>
  4074ac:	340c      	adds	r4, #12
  4074ae:	dc1b      	bgt.n	4074e8 <__aeabi_dmul+0x134>
  4074b0:	f104 0414 	add.w	r4, r4, #20
  4074b4:	f1c4 0520 	rsb	r5, r4, #32
  4074b8:	fa00 f305 	lsl.w	r3, r0, r5
  4074bc:	fa20 f004 	lsr.w	r0, r0, r4
  4074c0:	fa01 f205 	lsl.w	r2, r1, r5
  4074c4:	ea40 0002 	orr.w	r0, r0, r2
  4074c8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4074cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4074d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4074d4:	fa21 f604 	lsr.w	r6, r1, r4
  4074d8:	eb42 0106 	adc.w	r1, r2, r6
  4074dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4074e0:	bf08      	it	eq
  4074e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4074e6:	bd70      	pop	{r4, r5, r6, pc}
  4074e8:	f1c4 040c 	rsb	r4, r4, #12
  4074ec:	f1c4 0520 	rsb	r5, r4, #32
  4074f0:	fa00 f304 	lsl.w	r3, r0, r4
  4074f4:	fa20 f005 	lsr.w	r0, r0, r5
  4074f8:	fa01 f204 	lsl.w	r2, r1, r4
  4074fc:	ea40 0002 	orr.w	r0, r0, r2
  407500:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407504:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407508:	f141 0100 	adc.w	r1, r1, #0
  40750c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407510:	bf08      	it	eq
  407512:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407516:	bd70      	pop	{r4, r5, r6, pc}
  407518:	f1c4 0520 	rsb	r5, r4, #32
  40751c:	fa00 f205 	lsl.w	r2, r0, r5
  407520:	ea4e 0e02 	orr.w	lr, lr, r2
  407524:	fa20 f304 	lsr.w	r3, r0, r4
  407528:	fa01 f205 	lsl.w	r2, r1, r5
  40752c:	ea43 0302 	orr.w	r3, r3, r2
  407530:	fa21 f004 	lsr.w	r0, r1, r4
  407534:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407538:	fa21 f204 	lsr.w	r2, r1, r4
  40753c:	ea20 0002 	bic.w	r0, r0, r2
  407540:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407544:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407548:	bf08      	it	eq
  40754a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40754e:	bd70      	pop	{r4, r5, r6, pc}
  407550:	f094 0f00 	teq	r4, #0
  407554:	d10f      	bne.n	407576 <__aeabi_dmul+0x1c2>
  407556:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40755a:	0040      	lsls	r0, r0, #1
  40755c:	eb41 0101 	adc.w	r1, r1, r1
  407560:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407564:	bf08      	it	eq
  407566:	3c01      	subeq	r4, #1
  407568:	d0f7      	beq.n	40755a <__aeabi_dmul+0x1a6>
  40756a:	ea41 0106 	orr.w	r1, r1, r6
  40756e:	f095 0f00 	teq	r5, #0
  407572:	bf18      	it	ne
  407574:	4770      	bxne	lr
  407576:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40757a:	0052      	lsls	r2, r2, #1
  40757c:	eb43 0303 	adc.w	r3, r3, r3
  407580:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407584:	bf08      	it	eq
  407586:	3d01      	subeq	r5, #1
  407588:	d0f7      	beq.n	40757a <__aeabi_dmul+0x1c6>
  40758a:	ea43 0306 	orr.w	r3, r3, r6
  40758e:	4770      	bx	lr
  407590:	ea94 0f0c 	teq	r4, ip
  407594:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407598:	bf18      	it	ne
  40759a:	ea95 0f0c 	teqne	r5, ip
  40759e:	d00c      	beq.n	4075ba <__aeabi_dmul+0x206>
  4075a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4075a4:	bf18      	it	ne
  4075a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4075aa:	d1d1      	bne.n	407550 <__aeabi_dmul+0x19c>
  4075ac:	ea81 0103 	eor.w	r1, r1, r3
  4075b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4075b4:	f04f 0000 	mov.w	r0, #0
  4075b8:	bd70      	pop	{r4, r5, r6, pc}
  4075ba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4075be:	bf06      	itte	eq
  4075c0:	4610      	moveq	r0, r2
  4075c2:	4619      	moveq	r1, r3
  4075c4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4075c8:	d019      	beq.n	4075fe <__aeabi_dmul+0x24a>
  4075ca:	ea94 0f0c 	teq	r4, ip
  4075ce:	d102      	bne.n	4075d6 <__aeabi_dmul+0x222>
  4075d0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4075d4:	d113      	bne.n	4075fe <__aeabi_dmul+0x24a>
  4075d6:	ea95 0f0c 	teq	r5, ip
  4075da:	d105      	bne.n	4075e8 <__aeabi_dmul+0x234>
  4075dc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4075e0:	bf1c      	itt	ne
  4075e2:	4610      	movne	r0, r2
  4075e4:	4619      	movne	r1, r3
  4075e6:	d10a      	bne.n	4075fe <__aeabi_dmul+0x24a>
  4075e8:	ea81 0103 	eor.w	r1, r1, r3
  4075ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4075f0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4075f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4075f8:	f04f 0000 	mov.w	r0, #0
  4075fc:	bd70      	pop	{r4, r5, r6, pc}
  4075fe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407602:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407606:	bd70      	pop	{r4, r5, r6, pc}

00407608 <__aeabi_ddiv>:
  407608:	b570      	push	{r4, r5, r6, lr}
  40760a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40760e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407616:	bf1d      	ittte	ne
  407618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40761c:	ea94 0f0c 	teqne	r4, ip
  407620:	ea95 0f0c 	teqne	r5, ip
  407624:	f000 f8a7 	bleq	407776 <__aeabi_ddiv+0x16e>
  407628:	eba4 0405 	sub.w	r4, r4, r5
  40762c:	ea81 0e03 	eor.w	lr, r1, r3
  407630:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407634:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407638:	f000 8088 	beq.w	40774c <__aeabi_ddiv+0x144>
  40763c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407640:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407644:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407648:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40764c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407650:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407654:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407658:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40765c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407660:	429d      	cmp	r5, r3
  407662:	bf08      	it	eq
  407664:	4296      	cmpeq	r6, r2
  407666:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40766a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40766e:	d202      	bcs.n	407676 <__aeabi_ddiv+0x6e>
  407670:	085b      	lsrs	r3, r3, #1
  407672:	ea4f 0232 	mov.w	r2, r2, rrx
  407676:	1ab6      	subs	r6, r6, r2
  407678:	eb65 0503 	sbc.w	r5, r5, r3
  40767c:	085b      	lsrs	r3, r3, #1
  40767e:	ea4f 0232 	mov.w	r2, r2, rrx
  407682:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407686:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40768a:	ebb6 0e02 	subs.w	lr, r6, r2
  40768e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407692:	bf22      	ittt	cs
  407694:	1ab6      	subcs	r6, r6, r2
  407696:	4675      	movcs	r5, lr
  407698:	ea40 000c 	orrcs.w	r0, r0, ip
  40769c:	085b      	lsrs	r3, r3, #1
  40769e:	ea4f 0232 	mov.w	r2, r2, rrx
  4076a2:	ebb6 0e02 	subs.w	lr, r6, r2
  4076a6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4076aa:	bf22      	ittt	cs
  4076ac:	1ab6      	subcs	r6, r6, r2
  4076ae:	4675      	movcs	r5, lr
  4076b0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4076b4:	085b      	lsrs	r3, r3, #1
  4076b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4076ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4076be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4076c2:	bf22      	ittt	cs
  4076c4:	1ab6      	subcs	r6, r6, r2
  4076c6:	4675      	movcs	r5, lr
  4076c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4076cc:	085b      	lsrs	r3, r3, #1
  4076ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4076d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4076d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4076da:	bf22      	ittt	cs
  4076dc:	1ab6      	subcs	r6, r6, r2
  4076de:	4675      	movcs	r5, lr
  4076e0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4076e4:	ea55 0e06 	orrs.w	lr, r5, r6
  4076e8:	d018      	beq.n	40771c <__aeabi_ddiv+0x114>
  4076ea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4076ee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4076f2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4076f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4076fa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4076fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407702:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407706:	d1c0      	bne.n	40768a <__aeabi_ddiv+0x82>
  407708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40770c:	d10b      	bne.n	407726 <__aeabi_ddiv+0x11e>
  40770e:	ea41 0100 	orr.w	r1, r1, r0
  407712:	f04f 0000 	mov.w	r0, #0
  407716:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40771a:	e7b6      	b.n	40768a <__aeabi_ddiv+0x82>
  40771c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407720:	bf04      	itt	eq
  407722:	4301      	orreq	r1, r0
  407724:	2000      	moveq	r0, #0
  407726:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40772a:	bf88      	it	hi
  40772c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407730:	f63f aeaf 	bhi.w	407492 <__aeabi_dmul+0xde>
  407734:	ebb5 0c03 	subs.w	ip, r5, r3
  407738:	bf04      	itt	eq
  40773a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40773e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407742:	f150 0000 	adcs.w	r0, r0, #0
  407746:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40774a:	bd70      	pop	{r4, r5, r6, pc}
  40774c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407750:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407754:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407758:	bfc2      	ittt	gt
  40775a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40775e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407762:	bd70      	popgt	{r4, r5, r6, pc}
  407764:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407768:	f04f 0e00 	mov.w	lr, #0
  40776c:	3c01      	subs	r4, #1
  40776e:	e690      	b.n	407492 <__aeabi_dmul+0xde>
  407770:	ea45 0e06 	orr.w	lr, r5, r6
  407774:	e68d      	b.n	407492 <__aeabi_dmul+0xde>
  407776:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40777a:	ea94 0f0c 	teq	r4, ip
  40777e:	bf08      	it	eq
  407780:	ea95 0f0c 	teqeq	r5, ip
  407784:	f43f af3b 	beq.w	4075fe <__aeabi_dmul+0x24a>
  407788:	ea94 0f0c 	teq	r4, ip
  40778c:	d10a      	bne.n	4077a4 <__aeabi_ddiv+0x19c>
  40778e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407792:	f47f af34 	bne.w	4075fe <__aeabi_dmul+0x24a>
  407796:	ea95 0f0c 	teq	r5, ip
  40779a:	f47f af25 	bne.w	4075e8 <__aeabi_dmul+0x234>
  40779e:	4610      	mov	r0, r2
  4077a0:	4619      	mov	r1, r3
  4077a2:	e72c      	b.n	4075fe <__aeabi_dmul+0x24a>
  4077a4:	ea95 0f0c 	teq	r5, ip
  4077a8:	d106      	bne.n	4077b8 <__aeabi_ddiv+0x1b0>
  4077aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4077ae:	f43f aefd 	beq.w	4075ac <__aeabi_dmul+0x1f8>
  4077b2:	4610      	mov	r0, r2
  4077b4:	4619      	mov	r1, r3
  4077b6:	e722      	b.n	4075fe <__aeabi_dmul+0x24a>
  4077b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4077bc:	bf18      	it	ne
  4077be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4077c2:	f47f aec5 	bne.w	407550 <__aeabi_dmul+0x19c>
  4077c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4077ca:	f47f af0d 	bne.w	4075e8 <__aeabi_dmul+0x234>
  4077ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4077d2:	f47f aeeb 	bne.w	4075ac <__aeabi_dmul+0x1f8>
  4077d6:	e712      	b.n	4075fe <__aeabi_dmul+0x24a>

004077d8 <__gedf2>:
  4077d8:	f04f 3cff 	mov.w	ip, #4294967295
  4077dc:	e006      	b.n	4077ec <__cmpdf2+0x4>
  4077de:	bf00      	nop

004077e0 <__ledf2>:
  4077e0:	f04f 0c01 	mov.w	ip, #1
  4077e4:	e002      	b.n	4077ec <__cmpdf2+0x4>
  4077e6:	bf00      	nop

004077e8 <__cmpdf2>:
  4077e8:	f04f 0c01 	mov.w	ip, #1
  4077ec:	f84d cd04 	str.w	ip, [sp, #-4]!
  4077f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4077f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4077f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4077fc:	bf18      	it	ne
  4077fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407802:	d01b      	beq.n	40783c <__cmpdf2+0x54>
  407804:	b001      	add	sp, #4
  407806:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40780a:	bf0c      	ite	eq
  40780c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407810:	ea91 0f03 	teqne	r1, r3
  407814:	bf02      	ittt	eq
  407816:	ea90 0f02 	teqeq	r0, r2
  40781a:	2000      	moveq	r0, #0
  40781c:	4770      	bxeq	lr
  40781e:	f110 0f00 	cmn.w	r0, #0
  407822:	ea91 0f03 	teq	r1, r3
  407826:	bf58      	it	pl
  407828:	4299      	cmppl	r1, r3
  40782a:	bf08      	it	eq
  40782c:	4290      	cmpeq	r0, r2
  40782e:	bf2c      	ite	cs
  407830:	17d8      	asrcs	r0, r3, #31
  407832:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407836:	f040 0001 	orr.w	r0, r0, #1
  40783a:	4770      	bx	lr
  40783c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407840:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407844:	d102      	bne.n	40784c <__cmpdf2+0x64>
  407846:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40784a:	d107      	bne.n	40785c <__cmpdf2+0x74>
  40784c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407850:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407854:	d1d6      	bne.n	407804 <__cmpdf2+0x1c>
  407856:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40785a:	d0d3      	beq.n	407804 <__cmpdf2+0x1c>
  40785c:	f85d 0b04 	ldr.w	r0, [sp], #4
  407860:	4770      	bx	lr
  407862:	bf00      	nop

00407864 <__aeabi_cdrcmple>:
  407864:	4684      	mov	ip, r0
  407866:	4610      	mov	r0, r2
  407868:	4662      	mov	r2, ip
  40786a:	468c      	mov	ip, r1
  40786c:	4619      	mov	r1, r3
  40786e:	4663      	mov	r3, ip
  407870:	e000      	b.n	407874 <__aeabi_cdcmpeq>
  407872:	bf00      	nop

00407874 <__aeabi_cdcmpeq>:
  407874:	b501      	push	{r0, lr}
  407876:	f7ff ffb7 	bl	4077e8 <__cmpdf2>
  40787a:	2800      	cmp	r0, #0
  40787c:	bf48      	it	mi
  40787e:	f110 0f00 	cmnmi.w	r0, #0
  407882:	bd01      	pop	{r0, pc}

00407884 <__aeabi_dcmpeq>:
  407884:	f84d ed08 	str.w	lr, [sp, #-8]!
  407888:	f7ff fff4 	bl	407874 <__aeabi_cdcmpeq>
  40788c:	bf0c      	ite	eq
  40788e:	2001      	moveq	r0, #1
  407890:	2000      	movne	r0, #0
  407892:	f85d fb08 	ldr.w	pc, [sp], #8
  407896:	bf00      	nop

00407898 <__aeabi_dcmplt>:
  407898:	f84d ed08 	str.w	lr, [sp, #-8]!
  40789c:	f7ff ffea 	bl	407874 <__aeabi_cdcmpeq>
  4078a0:	bf34      	ite	cc
  4078a2:	2001      	movcc	r0, #1
  4078a4:	2000      	movcs	r0, #0
  4078a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4078aa:	bf00      	nop

004078ac <__aeabi_dcmple>:
  4078ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4078b0:	f7ff ffe0 	bl	407874 <__aeabi_cdcmpeq>
  4078b4:	bf94      	ite	ls
  4078b6:	2001      	movls	r0, #1
  4078b8:	2000      	movhi	r0, #0
  4078ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4078be:	bf00      	nop

004078c0 <__aeabi_dcmpge>:
  4078c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4078c4:	f7ff ffce 	bl	407864 <__aeabi_cdrcmple>
  4078c8:	bf94      	ite	ls
  4078ca:	2001      	movls	r0, #1
  4078cc:	2000      	movhi	r0, #0
  4078ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4078d2:	bf00      	nop

004078d4 <__aeabi_dcmpgt>:
  4078d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4078d8:	f7ff ffc4 	bl	407864 <__aeabi_cdrcmple>
  4078dc:	bf34      	ite	cc
  4078de:	2001      	movcc	r0, #1
  4078e0:	2000      	movcs	r0, #0
  4078e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4078e6:	bf00      	nop

004078e8 <__aeabi_dcmpun>:
  4078e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4078ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4078f0:	d102      	bne.n	4078f8 <__aeabi_dcmpun+0x10>
  4078f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4078f6:	d10a      	bne.n	40790e <__aeabi_dcmpun+0x26>
  4078f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4078fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407900:	d102      	bne.n	407908 <__aeabi_dcmpun+0x20>
  407902:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407906:	d102      	bne.n	40790e <__aeabi_dcmpun+0x26>
  407908:	f04f 0000 	mov.w	r0, #0
  40790c:	4770      	bx	lr
  40790e:	f04f 0001 	mov.w	r0, #1
  407912:	4770      	bx	lr

00407914 <__aeabi_d2iz>:
  407914:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407918:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40791c:	d215      	bcs.n	40794a <__aeabi_d2iz+0x36>
  40791e:	d511      	bpl.n	407944 <__aeabi_d2iz+0x30>
  407920:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407924:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407928:	d912      	bls.n	407950 <__aeabi_d2iz+0x3c>
  40792a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40792e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407932:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407936:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40793a:	fa23 f002 	lsr.w	r0, r3, r2
  40793e:	bf18      	it	ne
  407940:	4240      	negne	r0, r0
  407942:	4770      	bx	lr
  407944:	f04f 0000 	mov.w	r0, #0
  407948:	4770      	bx	lr
  40794a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40794e:	d105      	bne.n	40795c <__aeabi_d2iz+0x48>
  407950:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407954:	bf08      	it	eq
  407956:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40795a:	4770      	bx	lr
  40795c:	f04f 0000 	mov.w	r0, #0
  407960:	4770      	bx	lr
  407962:	bf00      	nop

00407964 <sysfont_glyphs>:
	...
  407984:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  407994:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4079a4:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4079bc:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4079cc:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  4079dc:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  4079f4:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  407a04:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  407a14:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  407a2c:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  407a48:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  407a58:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  407a68:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  407a78:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  407aa0:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  407ac8:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  407ad8:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  407afc:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  407b0c:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  407b1c:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  407b2c:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  407b44:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  407b54:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  407b64:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  407b7c:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  407b8c:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  407b9c:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  407bb4:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  407bc4:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  407bd4:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  407bec:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  407bfc:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  407c0c:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  407c24:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  407c34:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  407c44:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  407c60:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  407c70:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  407c80:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  407c9c:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  407cb4:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  407ccc:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  407cdc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  407cec:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  407d04:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  407d14:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  407d24:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  407d3c:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  407d4c:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  407d5c:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  407d74:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  407d84:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  407d94:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  407dac:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  407dbc:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  407dcc:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  407de4:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  407df4:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  407e04:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  407e1c:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  407e2c:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  407e3c:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  407e54:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  407e64:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  407e74:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  407e8c:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  407e9c:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  407eac:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  407ec4:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  407ed4:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  407ee4:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  407efc:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  407f0c:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  407f1c:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  407f34:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  407f44:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  407f54:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  407f6c:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  407f7c:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  407f8c:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  407fa4:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  407fb4:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  407fc4:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  407fdc:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  407fec:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  407ffc:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  408014:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  408024:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  408034:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  40805c:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  40806c:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  408088:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  4080a0:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  4080b0:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  4080c0:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  4080d8:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  4080e8:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  4080f8:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  408110:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  408120:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  408130:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  408140:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  408150:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  408160:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  408170:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  408180:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  408190:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  4081a0:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  4081b8:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  4081c8:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  4081d8:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  4081f4:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  408210:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  40822c:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  40823c:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  40824c:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  408264:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  408280:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  40829c:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  4082b8:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  4082d4:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  4082f0:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  40830c:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  408328:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  408338:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  408348:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  408358:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  408368:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  408378:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  408388:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  408398:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  4083a8:	0000 0000 756d 646e 006f 0000 3625 302e     ....mundo...%6.0
  4083b8:	666c 0000                                   lf..

004083bc <_global_impure_ptr>:
  4083bc:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  4083cc:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  4083dc:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  4083ec:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  4083fc:	296c 0000 0030 0000                         l)..0...

00408404 <blanks.7223>:
  408404:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408414 <zeroes.7224>:
  408414:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408424:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  408434:	0000 0000                                   ....

00408438 <__mprec_bigtens>:
  408438:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408448:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408458:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408460 <__mprec_tens>:
  408460:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408470:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408480:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408490:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4084a0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4084b0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4084c0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4084d0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4084e0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4084f0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408500:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408510:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408520:	9db4 79d9 7843 44ea                         ...yCx.D

00408528 <p05.6055>:
  408528:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  408538:	4f50 4953 0058 0000 002e 0000               POSIX.......

00408544 <_ctype_>:
  408544:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  408554:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408564:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  408574:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  408584:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  408594:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  4085a4:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4085b4:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4085c4:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00408648 <_init>:
  408648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40864a:	bf00      	nop
  40864c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40864e:	bc08      	pop	{r3}
  408650:	469e      	mov	lr, r3
  408652:	4770      	bx	lr

00408654 <__init_array_start>:
  408654:	004048e1 	.word	0x004048e1

00408658 <__frame_dummy_init_array_entry>:
  408658:	00400165                                e.@.

0040865c <_fini>:
  40865c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40865e:	bf00      	nop
  408660:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408662:	bc08      	pop	{r3}
  408664:	469e      	mov	lr, r3
  408666:	4770      	bx	lr

00408668 <__fini_array_start>:
  408668:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 7964 0040 0e0a 7d20               ....dy@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq>:
20400020:	00c8 0000                                   ....

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0ca0 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	7029 0040 6be9 0040 0000 0000 8544 0040     )p@..k@.....D.@.
20400954:	8540 0040 83e0 0040 83e0 0040 83e0 0040     @.@...@...@...@.
20400964:	83e0 0040 83e0 0040 83e0 0040 83e0 0040     ..@...@...@...@.
20400974:	83e0 0040 83e0 0040 ffff ffff ffff ffff     ..@...@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
