{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 05 10:56:22 2025 " "Info: Processing started: Wed Nov 05 10:56:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off instr_rom_rv32i -c instr_rom_rv32i --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off instr_rom_rv32i -c instr_rom_rv32i --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "instr_rom_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/instr_rom_rv32i.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg2 PC\[4\] clock 3.713 ns memory " "Info: tsu for memory \"altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"PC\[4\]\", clock pin = \"clock\") is 3.713 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.041 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns PC\[4\] 1 PIN PIN_A18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A18; Fanout = 1; PIN Node = 'PC\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "instr_rom_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/instr_rom_rv32i.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.061 ns) + CELL(0.103 ns) 6.041 ns altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X8_Y4 32 " "Info: 2: + IC(5.061 ns) + CELL(0.103 ns) = 6.041 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { PC[4] altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.980 ns ( 16.22 % ) " "Info: Total cell delay = 0.980 ns ( 16.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.061 ns ( 83.78 % ) " "Info: Total interconnect delay = 5.061 ns ( 83.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.041 ns" { PC[4] altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.041 ns" { PC[4] {} PC[4]~combout {} altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 5.061ns } { 0.000ns 0.877ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_65s.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.350 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "instr_rom_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/instr_rom_rv32i.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "instr_rom_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/instr_rom_rv32i.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X8_Y4 32 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { clock~clkctrl altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.041 ns" { PC[4] altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.041 ns" { PC[4] {} PC[4]~combout {} altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 5.061ns } { 0.000ns 0.877ns 0.103ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock INSTR\[29\] altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 8.989 ns memory " "Info: tco from clock \"clock\" to destination pin \"INSTR\[29\]\" through memory \"altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0\" is 8.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.350 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "instr_rom_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/instr_rom_rv32i.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "instr_rom_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/instr_rom_rv32i.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X8_Y4 32 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { clock~clkctrl altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_65s.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.503 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X8_Y4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns altsyncram:rom\|altsyncram_65s:auto_generated\|q_a\[29\] 2 MEM M4K_X8_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y4; Fanout = 1; MEM Node = 'altsyncram:rom\|altsyncram_65s:auto_generated\|q_a\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:rom|altsyncram_65s:auto_generated|q_a[29] } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/db/altsyncram_65s.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.691 ns) + CELL(1.962 ns) 6.503 ns INSTR\[29\] 3 PIN PIN_D14 0 " "Info: 3: + IC(2.691 ns) + CELL(1.962 ns) = 6.503 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'INSTR\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { altsyncram:rom|altsyncram_65s:auto_generated|q_a[29] INSTR[29] } "NODE_NAME" } } { "instr_rom_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/instr_rom_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.812 ns ( 58.62 % ) " "Info: Total cell delay = 3.812 ns ( 58.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.691 ns ( 41.38 % ) " "Info: Total interconnect delay = 2.691 ns ( 41.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:rom|altsyncram_65s:auto_generated|q_a[29] INSTR[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.503 ns" { altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} altsyncram:rom|altsyncram_65s:auto_generated|q_a[29] {} INSTR[29] {} } { 0.000ns 0.000ns 2.691ns } { 0.000ns 1.850ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:rom|altsyncram_65s:auto_generated|q_a[29] INSTR[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.503 ns" { altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} altsyncram:rom|altsyncram_65s:auto_generated|q_a[29] {} INSTR[29] {} } { 0.000ns 0.000ns 2.691ns } { 0.000ns 1.850ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 PC\[2\] clock -2.783 ns memory " "Info: th for memory \"altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"PC\[2\]\", clock pin = \"clock\") is -2.783 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.350 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "instr_rom_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/instr_rom_rv32i.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "instr_rom_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/instr_rom_rv32i.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X8_Y4 32 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { clock~clkctrl altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_65s.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.336 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns PC\[2\] 1 PIN PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 1; PIN Node = 'PC\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "instr_rom_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/instr_rom_rv32i.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.434 ns) + CELL(0.103 ns) 5.336 ns altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X8_Y4 32 " "Info: 2: + IC(4.434 ns) + CELL(0.103 ns) = 5.336 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.537 ns" { PC[2] altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.902 ns ( 16.90 % ) " "Info: Total cell delay = 0.902 ns ( 16.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.434 ns ( 83.10 % ) " "Info: Total interconnect delay = 4.434 ns ( 83.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.336 ns" { PC[2] altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.336 ns" { PC[2] {} PC[2]~combout {} altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 4.434ns } { 0.000ns 0.799ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.336 ns" { PC[2] altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.336 ns" { PC[2] {} PC[2]~combout {} altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 4.434ns } { 0.000ns 0.799ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 05 10:56:23 2025 " "Info: Processing ended: Wed Nov 05 10:56:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
