lbl_80D33D8C:
/* 80D33D8C 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80D33D90 00000004  7C 08 02 A6 */	mflr r0
/* 80D33D94 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80D33D98 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80D33D9C 00000010  93 C1 00 08 */	stw r30, 8(r1)
/* 80D33DA0 00000014  7C 7E 1B 78 */	mr r30, r3
/* 80D33DA4 00000018  3C 60 00 00 */	lis r3, mCcDObjInfo__11daWdStick_c@ha
/* 80D33DA8 0000001C  3B E3 00 00 */	addi r31, r3, mCcDObjInfo__11daWdStick_c@l
/* 80D33DAC 00000020  38 7E 05 2C */	addi r3, r30, 0x52c
/* 80D33DB0 00000024  C0 3F 00 48 */	lfs f1, 0x48(r31)
/* 80D33DB4 00000028  C0 5F 00 C8 */	lfs f2, 0xc8(r31)
/* 80D33DB8 0000002C  C0 7F 00 AC */	lfs f3, 0xac(r31)
/* 80D33DBC 00000030  C0 9F 00 CC */	lfs f4, 0xcc(r31)
/* 80D33DC0 00000034  4B FF DC F9 */	bl cLib_addCalc__FPfffff
/* 80D33DC4 00000038  C0 1E 04 FC */	lfs f0, 0x4fc(r30)
/* 80D33DC8 0000003C  C0 3F 00 94 */	lfs f1, 0x94(r31)
/* 80D33DCC 00000040  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80D33DD0 00000000  40 80 00 08 */	bge lbl_80D33DD8
/* 80D33DD4 00000004  48 00 00 18 */	b lbl_80D33DEC
lbl_80D33DD8:
/* 80D33DD8 00000000  C0 3F 00 D0 */	lfs f1, 0xd0(r31)
/* 80D33DDC 00000004  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80D33DE0 00000000  40 81 00 08 */	ble lbl_80D33DE8
/* 80D33DE4 00000004  48 00 00 08 */	b lbl_80D33DEC
lbl_80D33DE8:
/* 80D33DE8 00000000  FC 20 00 90 */	fmr f1, f0
lbl_80D33DEC:
/* 80D33DEC 00000000  D0 3E 04 FC */	stfs f1, 0x4fc(r30)
/* 80D33DF0 00000004  80 1E 05 CC */	lwz r0, 0x5cc(r30)
/* 80D33DF4 00000008  54 00 06 B5 */	rlwinm. r0, r0, 0, 0x1a, 0x1a
/* 80D33DF8 0000000C  41 82 00 14 */	beq lbl_80D33E0C
/* 80D33DFC 00000010  C0 3E 05 2C */	lfs f1, 0x52c(r30)
/* 80D33E00 00000014  C0 1F 00 B8 */	lfs f0, 0xb8(r31)
/* 80D33E04 00000018  EC 01 00 32 */	fmuls f0, f1, f0
/* 80D33E08 0000001C  D0 1E 05 2C */	stfs f0, 0x52c(r30)
lbl_80D33E0C:
/* 80D33E0C 00000000  7F C3 F3 78 */	mr r3, r30
/* 80D33E10 00000004  4B FF FF 35 */	bl chkWaterLineIn__11daWdStick_cFv
/* 80D33E14 00000008  2C 03 00 00 */	cmpwi r3, 0
/* 80D33E18 0000000C  41 82 00 10 */	beq lbl_80D33E28
/* 80D33E1C 00000010  C0 1F 00 D4 */	lfs f0, 0xd4(r31)
/* 80D33E20 00000014  D0 1E 05 30 */	stfs f0, 0x530(r30)
/* 80D33E24 00000018  48 00 00 0C */	b lbl_80D33E30
lbl_80D33E28:
/* 80D33E28 00000000  C0 1F 00 A0 */	lfs f0, 0xa0(r31)
/* 80D33E2C 00000004  D0 1E 05 30 */	stfs f0, 0x530(r30)
lbl_80D33E30:
/* 80D33E30 00000000  7F C3 F3 78 */	mr r3, r30
/* 80D33E34 00000004  38 9E 07 B8 */	addi r4, r30, 0x7b8
/* 80D33E38 00000008  4B FF DC 81 */	bl fopAcM_posMoveF__FP10fopAc_ac_cPC4cXyz
/* 80D33E3C 0000000C  C0 5E 07 6C */	lfs f2, 0x76c(r30)
/* 80D33E40 00000010  C0 3E 04 D4 */	lfs f1, 0x4d4(r30)
/* 80D33E44 00000014  C0 1F 00 C0 */	lfs f0, 0xc0(r31)
/* 80D33E48 00000018  EC 00 10 2A */	fadds f0, f0, f2
/* 80D33E4C 0000001C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80D33E50 00000000  40 80 00 30 */	bge lbl_80D33E80
/* 80D33E54 00000004  80 1E 05 5C */	lwz r0, 0x55c(r30)
/* 80D33E58 00000008  60 00 00 10 */	ori r0, r0, 0x10
/* 80D33E5C 0000000C  90 1E 05 5C */	stw r0, 0x55c(r30)
/* 80D33E60 00000010  C0 1E 04 A8 */	lfs f0, 0x4a8(r30)
/* 80D33E64 00000014  D0 1E 04 D0 */	stfs f0, 0x4d0(r30)
/* 80D33E68 00000018  C0 1E 04 AC */	lfs f0, 0x4ac(r30)
/* 80D33E6C 0000001C  D0 1E 04 D4 */	stfs f0, 0x4d4(r30)
/* 80D33E70 00000020  C0 1E 04 B0 */	lfs f0, 0x4b0(r30)
/* 80D33E74 00000024  D0 1E 04 D8 */	stfs f0, 0x4d8(r30)
/* 80D33E78 00000028  7F C3 F3 78 */	mr r3, r30
/* 80D33E7C 0000002C  4B FF F6 91 */	bl mode_init_wait__11daWdStick_cFv
lbl_80D33E80:
/* 80D33E80 00000000  80 1E 05 CC */	lwz r0, 0x5cc(r30)
/* 80D33E84 00000004  54 00 06 B5 */	rlwinm. r0, r0, 0, 0x1a, 0x1a
/* 80D33E88 00000008  41 82 00 10 */	beq lbl_80D33E98
/* 80D33E8C 0000000C  80 1E 05 5C */	lwz r0, 0x55c(r30)
/* 80D33E90 00000010  60 00 00 10 */	ori r0, r0, 0x10
/* 80D33E94 00000014  90 1E 05 5C */	stw r0, 0x55c(r30)
lbl_80D33E98:
/* 80D33E98 00000000  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80D33E9C 00000004  83 C1 00 08 */	lwz r30, 8(r1)
/* 80D33EA0 00000008  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80D33EA4 0000000C  7C 08 03 A6 */	mtlr r0
/* 80D33EA8 00000010  38 21 00 10 */	addi r1, r1, 0x10
/* 80D33EAC 00000014  4E 80 00 20 */	blr 
