{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548958408596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548958408606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 13:13:28 2019 " "Processing started: Thu Jan 31 13:13:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548958408606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548958408606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ass1 -c ass1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ass1 -c ass1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548958408606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548958409447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548958409447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.v 1 1 " "Found 1 design units, including 1 entities, in source file light.v" { { "Info" "ISGN_ENTITY_NAME" "1 light " "Found entity 1: light" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548958422861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548958422861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ass1.v 1 1 " "Found 1 design units, including 1 entities, in source file ass1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ass1 " "Found entity 1: ass1" {  } { { "ass1.v" "" { Text "D:/3TB4/Ass1_hank/ass1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548958422871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548958422871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ass1 " "Elaborating entity \"ass1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548958422921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:right_light " "Elaborating entity \"light\" for hierarchy \"light:right_light\"" {  } { { "ass1.v" "right_light" { Text "D:/3TB4/Ass1_hank/ass1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548958422921 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "light_state light.v(9) " "Verilog HDL Always Construct warning at light.v(9): inferring latch(es) for variable \"light_state\", which holds its previous value in one or more paths through the always construct" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1548958422921 "|ass1|light:right_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light_state.11 light.v(9) " "Inferred latch for \"light_state.11\" at light.v(9)" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548958422921 "|ass1|light:right_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light_state.10 light.v(9) " "Inferred latch for \"light_state.10\" at light.v(9)" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548958422921 "|ass1|light:right_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light_state.01 light.v(9) " "Inferred latch for \"light_state.01\" at light.v(9)" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548958422921 "|ass1|light:right_light"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "light:left_light\|B light:left_light\|B~_emulated light:left_light\|B~1 " "Register \"light:left_light\|B\" is converted into an equivalent circuit using register \"light:left_light\|B~_emulated\" and latch \"light:left_light\|B~1\"" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 3 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1548958423551 "|ass1|light:left_light|B"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "light:left_light\|C light:left_light\|C~_emulated light:left_light\|C~1 " "Register \"light:left_light\|C\" is converted into an equivalent circuit using register \"light:left_light\|C~_emulated\" and latch \"light:left_light\|C~1\"" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1548958423551 "|ass1|light:left_light|C"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "light:right_light\|B light:right_light\|B~_emulated light:right_light\|B~1 " "Register \"light:right_light\|B\" is converted into an equivalent circuit using register \"light:right_light\|B~_emulated\" and latch \"light:right_light\|B~1\"" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 3 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1548958423551 "|ass1|light:right_light|B"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "light:right_light\|C light:right_light\|C~_emulated light:right_light\|C~1 " "Register \"light:right_light\|C\" is converted into an equivalent circuit using register \"light:right_light\|C~_emulated\" and latch \"light:right_light\|C~1\"" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1548958423551 "|ass1|light:right_light|C"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1548958423551 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "light:left_light\|C~1 light:left_light\|light_state.01_50 " "Duplicate LATCH primitive \"light:left_light\|C~1\" merged with LATCH primitive \"light:left_light\|light_state.01_50\"" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1548958423561 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "light:right_light\|C~1 light:right_light\|light_state.01_50 " "Duplicate LATCH primitive \"light:right_light\|C~1\" merged with LATCH primitive \"light:right_light\|light_state.01_50\"" {  } { { "light.v" "" { Text "D:/3TB4/Ass1_hank/light.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1548958423561 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1548958423561 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548958423661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548958424101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548958424101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548958424241 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548958424241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548958424241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548958424241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548958424311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 31 13:13:44 2019 " "Processing ended: Thu Jan 31 13:13:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548958424311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548958424311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548958424311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548958424311 ""}
