


                                    ZeBu (R)
                                      zFe

              Version Q-2020.03-SP1-4 for linux64 - Oct 02, 2022 

                    Copyright (c) 2002 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/zFe compile_hdr.tcl script/Bundle_0_synp.tcl -log Bundle_0.log -zlog 1 
# start time is Wed Apr 19 01:04:36 CDT 2023
#   step Setup : CVS $Revision: #14 $
#   step Setup : CVS $Date: 2021/08/23 $
#   step Setup : Tcl executable is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/ztclsh
#   step Setup : Tcl version is 8.6
#   step Setup : Tcl patch level is 8.6.6
#   step Setup : Tcl library directory is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/tcl/tcl8.6
#   step Setup : execing Tcl status is 1
#   step Setup : execing passed (something written to stderr, which is why Tcl status was 1)
#   step Setup : Path to zFe is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin
#   step Setup : zFe's current directory is /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/design/synth_Default_RTL_Group
#   step Setup : 'which hlog' is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/hlog
#   step Setup : 'which hcom' is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/hcom
#   step Setup : 'which hcs_mixed' is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/hcs_mixed
#   step Setup : 'which vhorder' is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/vhorder
#   step Setup : 'which vhs' is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/vhs
#   step Setup : 'which zKeepRtlNames' is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/zKeepRtlNames
#   step Setup : 'which zNetgen' is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/zNetgen
#   step Setup : 'which zfast' is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/zfast
#   step Setup : 'which zCui' is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/zCui
#   step Setup : pid_hostname is 35973_csce-quinn-s1.engr.tamu.edu_643f8474 
#   step Setup : Environment variable ZEBU_ROOT is /opt/coe/synopsys/zebu/Q-2020.03-SP1-4
#   step Setup : Have set the data path to /opt/coe/synopsys/zebu/Q-2020.03-SP1-4
#   step Setup : Environment variable THARAS_ROOT has been set to /opt/coe/synopsys/zebu/Q-2020.03-SP1-4, because it was not set.
#   step Setup : Environment variable HCS_USECONFIG has been set to vcs, because it was not set.
#   step Setup : Environment variable EVE_VHDL_PACKAGE_ROOT has been set to /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/vhdl/vhdl_packages/x86_64, because it was not set.
#   step Setup : Environment variable VHDL_PDIR has been set to /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/vhdl/vhdl_packages/x86_64, because it was not set.
#   step Setup : Environment variable JAGUAR_HOME has been set to ., because it was not set.
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zfs
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zfs
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
#   step Setup : Sourcing file concat_Bundle_0_log_35973_csce-quinn-s1.engr.tamu.edu_643f8474
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hc ...
#   step Setup : Start of copy of file /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui, which has user attributes.
#-------------------------------------------------------------------------------
# Copyright (c) 2014 Synopsys Emulation and Verification
#-------------------------------------------------------------------------------

# Variables for zCui

ZmemDirectory = zmem
XcuiDirectory = xcui

# Use of zlog as log files
Error:MtfDll = libtclzlog.so
Error:MtfName = zfastlog
Error:FpcName = setLogFile

# Compress edif files
Compile:CompressEDIF = true

# Keep spaces in escaped names.
Compile:NoSpaceInEdifNames = false

# Name for readmem.dump file produced by zFast.
Compile:ReadmemDump = readmem_zfast.dump

# Do not write ZFS_RNAME_SHOW attributes.
Compile:PrintZdbProperty = false

# Leave UseCarry4 unset for vtx7 and vtx8.
# zfast can distinguish between true, false, and unset,
# and when unset, can choose different defaults for UC1 vs UC2.
# Compile:UseCarry4=true
(onset Technology
   (switch -nocase (get Technology)
      "vtx5"
         (block
            (set Compile:UseCarry4 false)
         )
      "vtx6"
         (block
            (set Compile:UseCarry4 false)
         )
   )
)

#limit of 4 selector bits (up to MUXF8, as in Virtex7
Compile:Expand:EncMuxLimit = 4

# Support new tristate macros (zebu_PULLUP, zebu_PULLDOWN, zebu_KEEPER) 
Compile:OptimizePullMacros = true
#   step Setup : End of copy of file /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zfs
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /home/faculty/d/davidkebo/davidkebo/csce689/labs/ ...
#   step Setup : Start of copy of file /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/global_utf.hcsrc, which has user attributes.
Compile:DPI:Enable=true
Compile:CCall:SupportDollarDisplay=true
@Compile:DPI:ImplementAsProbe=false
UceSynth=true
Compile:SimplifySenseExpr=true
hcs:sva=true
Compile:Sva:FullModeAll=false
Compile:SVA:InfiniteRange=20
Internal:DumpMacroBodies=false
Compile:UseVFS=false
# Begin SVA options
# End SVA options
# Begin global optimization options
Zview=none
# End optimization options
#   step Setup : End of copy of file /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/global_utf.hcsrc
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zfs
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
     /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/global_utf.hcsrc
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /home/faculty/d/davidkebo/davidkebo/csce689/labs/ ...
#   step Setup : Start of copy of file /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/new_global_utf_config.hcsrc, which has user attributes.
Zview=dump
Zview=dump
 
Compile:DropWriteOnlyMemories=false
#   step Setup : End of copy of file /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/new_global_utf_config.hcsrc
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zfs
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
     /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/global_utf.hcsrc
     /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/new_global_utf_config.hcsrc
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /home/faculty/d/davidkebo/davidkebo/csce689/labs/ ...
#   step Setup : Start of copy of file /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/design/synth_Default_RTL_Group/dut.hcsrc, which has user attributes.
#   step Setup : End of copy of file /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/design/synth_Default_RTL_Group/dut.hcsrc
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zfs
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
     /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/global_utf.hcsrc
     /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/new_global_utf_config.hcsrc
     /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/design/synth_Default_RTL_Group/dut.hcsrc
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup : Start of copy of file hcsrc.iba, which has user attributes.
TILEC=true
Esx:UnNamedBlockPrefix=(unnamed$$$$_)

#   step Setup : End of copy of file hcsrc.iba
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zfs
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
     /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vhs/hcsrc.zcui
     /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/global_utf.hcsrc
     /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/new_global_utf_config.hcsrc
     /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/design/synth_Default_RTL_Group/dut.hcsrc
     hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx7 -mode block_based -version NewMixe ...
#   step Synth : Deleting edif_tmp/edif/ram/ram.edf.gz
#   step Synth : Deleting edif_tmp/edif/ram/ram.edf.gz_subedifs
#   step Synth : Deleting zdpi/ram_ccall.cc
#   step Synth : Deleting zdpi/ram_ccall.h
#   step Synth : Deleting edif_tmp/edif/parity/parity.edf.gz
#   step Synth : Deleting edif_tmp/edif/parity/parity.edf.gz_subedifs
#   step Synth : Deleting zdpi/parity_ccall.cc
#   step Synth : Deleting zdpi/parity_ccall.h
#   step Synth : Deleting edif_tmp/edif/fifo_0000/fifo_0000.edf.gz
#   step Synth : Deleting edif_tmp/edif/fifo_0000/fifo_0000.edf.gz_subedifs
#   step Synth : Deleting zdpi/fifo_0000_ccall.cc
#   step Synth : Deleting zdpi/fifo_0000_ccall.h
#   step Synth : Deleting edif_tmp/edif/dut/dut.edf.gz
#   step Synth : Deleting edif_tmp/edif/dut/dut.edf.gz_subedifs
#   step Synth : Deleting zdpi/dut_ccall.cc
#   step Synth : Deleting zdpi/dut_ccall.h
#   step Synth : Deleting edif_tmp/edif/parity_check/parity_check.edf.gz
#   step Synth : Deleting edif_tmp/edif/parity_check/parity_check.edf.gz_subedifs
#   step Synth : Deleting zdpi/parity_check_ccall.cc
#   step Synth : Deleting zdpi/parity_check_ccall.h
#   step Synth : Deleting edif_tmp/edif/clkg/clkg.edf.gz
#   step Synth : Deleting edif_tmp/edif/clkg/clkg.edf.gz_subedifs
#   step Synth : Deleting zdpi/clkg_ccall.cc
#   step Synth : Deleting zdpi/clkg_ccall.h
#   step Synth : Deleting edif_tmp/edif/stb/stb.edf.gz
#   step Synth : Deleting edif_tmp/edif/stb/stb.edf.gz_subedifs
#   step Synth : Deleting zdpi/stb_ccall.cc
#   step Synth : Deleting zdpi/stb_ccall.h
#   step Synth : Deleting edif_tmp/edif/fifo_usage_spy/fifo_usage_spy.edf.gz
#   step Synth : Deleting edif_tmp/edif/fifo_usage_spy/fifo_usage_spy.edf.gz_subedifs
#   step Synth : Deleting zdpi/fifo_usage_spy_ccall.cc
#   step Synth : Deleting zdpi/fifo_usage_spy_ccall.h
#   step Synth : Deleting edif_tmp/edif/proba_0000/proba_0000.edf.gz
#   step Synth : Deleting edif_tmp/edif/proba_0000/proba_0000.edf.gz_subedifs
#   step Synth : Deleting zdpi/proba_0000_ccall.cc
#   step Synth : Deleting zdpi/proba_0000_ccall.h
#   step Synth : Deleting edif_tmp/edif/top/top.edf.gz
#   step Synth : Deleting edif_tmp/edif/top/top.edf.gz_subedifs
#   step Synth : Deleting zdpi/top_ccall.cc
#   step Synth : Deleting zdpi/top_ccall.h
#   step Synth : Deleting edif_tmp/edif/proba/proba.edf.gz
#   step Synth : Deleting edif_tmp/edif/proba/proba.edf.gz_subedifs
#   step Synth : Deleting zdpi/proba_ccall.cc
#   step Synth : Deleting zdpi/proba_ccall.h
#   step Synth : Deleting edif_tmp/edif/rom/rom.edf.gz
#   step Synth : Deleting edif_tmp/edif/rom/rom.edf.gz_subedifs
#   step Synth : Deleting zdpi/rom_ccall.cc
#   step Synth : Deleting zdpi/rom_ccall.h
#   step Synth : Deleting edif/ram/ram.edf.gz
#   step Synth : Deleting edif/parity/parity.edf.gz
#   step Synth : Deleting edif/fifo_0000/fifo_0000.edf.gz
#   step Synth : Deleting edif/dut/dut.edf.gz
#   step Synth : Deleting edif/parity_check/parity_check.edf.gz
#   step Synth : Deleting edif/clkg/clkg.edf.gz
#   step Synth : Deleting edif/stb/stb.edf.gz
#   step Synth : Deleting edif/fifo_usage_spy/fifo_usage_spy.edf.gz
#   step Synth : Deleting edif/proba_0000/proba_0000.edf.gz
#   step Synth : Deleting edif/top/top.edf.gz
#   step Synth : Deleting edif/proba/proba.edf.gz
#   step Synth : Deleting edif/rom/rom.edf.gz
#   step Synth : Execing the following command:
#   step Synth :    zfast +hcs+atf work_dir_Bundle_0_log_35973_csce-quinn-s1.engr.tamu.edu_643f8474/hcsrc_zfast_01.parsed_args
#   step ALWAYS : 

                                    ZeBu (R)
                                     zfast

              Version Q-2020.03-SP1-4 for linux64 - Oct 18, 2022 

                    Copyright (c) 2002 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

#   step REPORT : Synthesizing module : rom
#   step REPORT : Synthesizing module : proba
#   step REPORT : Synthesizing module : top
#   step REPORT : Synthesizing module : proba_0000
#   step REPORT : Synthesizing module : fifo_usage_spy
#   step REPORT : Synthesizing module : stb
#   step REPORT : Synthesizing module : clkg
#   step REPORT : Synthesizing module : parity_check
#   step REPORT : Synthesizing module : dut
#   step REPORT : Synthesizing module : fifo_0000
#   step REPORT : Synthesizing module : parity
#   step REPORT : Synthesizing module : ram
#   step REPORT : [39.349] Optimizing module : rom
#   step REPORT : [6.1822] Got memory rom.mem (256 x 9) with 1 read port(s), 0 write port(s), and 0 RW port(s)
#   step REPORT : 
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | type | total bits  | width |   depth  |           PORTS           | Memory name
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | zMem |        2304 |     9 |      256 |  CW: 0   NCW: 0   R: 1    |rom.mem
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : 
#   step REPORT : [6.1690] There are 0 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1696] Total LUT area: 0
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rom' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  18 |                   1 |                   0 |                   0 |                   0 || rom
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rom' to 'edif/rom/rom.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rom/rom.edf.gz'
#   step SERIALIZE : #bytes in: 611, #bytes out: 439, compression ratio: 1.391800
#   step REPORT : [87.28] Resource usage for rom: 0.156s 16.1M
#   step REPORT : [39.349] Optimizing module : proba
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 3
#   step REPORT : [6.1695] 6-input LUTs: 3
#   step REPORT : [6.1696] Total LUT area: 8
#   step REPORT : [6.1697] State    : 11
#   step REPORT : [6.1697]   (FF)   : 11
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'proba' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  11 |                   8 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  13 |                   0 |                   0 |                   0 |                   0 || proba
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'proba' to 'edif/proba/proba.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/proba/proba.edf.gz'
#   step SERIALIZE : #bytes in: 1169, #bytes out: 802, compression ratio: 1.457606
#   step REPORT : [87.28] Resource usage for proba: 0.031s 16.0M
#   step REPORT : [39.349] Optimizing module : top
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1696] Total LUT area: 0
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'top' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   2 |                   2 |                   0 |                   0 |                   0 || top
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'top' to 'edif/top/top.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/top/top.edf.gz'
#   step SERIALIZE : #bytes in: 1175, #bytes out: 639, compression ratio: 1.838811
#   step REPORT : [87.28] Resource usage for top: 0.029s 0.0M
#   step REPORT : [39.349] Optimizing module : proba_0000
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 3
#   step REPORT : [6.1695] 6-input LUTs: 3
#   step REPORT : [6.1696] Total LUT area: 8
#   step REPORT : [6.1697] State    : 11
#   step REPORT : [6.1697]   (FF)   : 11
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'proba_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  11 |                   8 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  13 |                   0 |                   0 |                   0 |                   0 || proba_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'proba_0000' to 'edif/proba_0000/proba_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/proba_0000/proba_0000.edf.gz'
#   step SERIALIZE : #bytes in: 1184, #bytes out: 808, compression ratio: 1.465347
#   step REPORT : [87.28] Resource usage for proba_0000: 0.030s 0.0M
#   step REPORT : [39.349] Optimizing module : fifo_usage_spy
#   step REPORT : Got DPI task gate ZDPI_TASK0: zebu_bb_ZDPI_MOD_fifo_usage_spy_ZDPI_fifo_usage_spy_notify_call0
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 2
#   step REPORT : [6.1695] 3-input LUTs: 4
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 8
#   step REPORT : [6.1697] State    : 18
#   step REPORT : [6.1697]   (FF)   : 18
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'fifo_usage_spy' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  18 |                   8 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   6 |                   2 |                   0 |                   0 |                   0 || fifo_usage_spy
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'fifo_usage_spy' to 'edif/fifo_usage_spy/fifo_usage_spy.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/fifo_usage_spy/fifo_usage_spy.edf.gz'
#   step SERIALIZE : #bytes in: 1912, #bytes out: 1043, compression ratio: 1.833174
#   step REPORT : [87.28] Resource usage for fifo_usage_spy: 0.036s 0.0M
#   step REPORT : [39.349] Optimizing module : stb
### warning in ZFAST : (INTERNAL) no module information for net eVe_init_clk
#   step REPORT : Got DPI task gate ZDPI_TASK0: zebu_bb_ZDPI_MOD_stb_ZDPI_grp0_dummy_import_for_pli_call0
#   step REPORT : Got DPI task gate ZDPI_TASK1: zebu_bb_ZDPI_MOD_stb_ZDPI_grp0_dummy_import_for_pli_call1
#   step REPORT : [6.1690] There are 14 levels of combinational cells
#   step REPORT : [6.1689] There are 7 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 19
#   step REPORT : [6.1695] 3-input LUTs: 7
#   step REPORT : [6.1696] Total LUT area: 26
#   step REPORT : [6.1697] State    : 470
#   step REPORT : [6.1697]   (FF)   : 470
#   step REPORT : [6.1697] XORCY    : 156
#   step REPORT : [6.1697] MUXCY    : 156
#   step REPORT : [6.1697] incl. CARRY4: 39
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'stb' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 470 |                  26 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  29 |                   8 |                   0 |                   0 |                   0 || stb
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'stb' to 'edif/stb/stb.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/stb/stb.edf.gz'
#   step SERIALIZE : #bytes in: 26626, #bytes out: 9747, compression ratio: 2.731712
#   step REPORT : [87.28] Resource usage for stb: 0.076s 0.0M
#   step REPORT : [39.349] Optimizing module : clkg
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (Latch): 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'clkg' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   0 |                   0 |                   0 |                   0 || clkg
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'clkg' to 'edif/clkg/clkg.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/clkg/clkg.edf.gz'
#   step SERIALIZE : #bytes in: 274, #bytes out: 256, compression ratio: 1.070312
#   step REPORT : [87.28] Resource usage for clkg: 0.031s 0.0M
#   step REPORT : [39.349] Optimizing module : parity_check
#   step REPORT : Got SVA task gate ZSVA_IMM_TASK0: ZSVA_MOD_PLI_1
### warning in ZFAST [6.1832] : PO net zsva_clock undriven
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 3
#   step REPORT : [6.1697] State    : 3
#   step REPORT : [6.1697]   (FF)   : 3
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'parity_check' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   3 |                   3 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  12 |                   2 |                   0 |                   0 |                   0 || parity_check
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'parity_check' to 'edif/parity_check/parity_check.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/parity_check/parity_check.edf.gz'
#   step SERIALIZE : #bytes in: 1370, #bytes out: 864, compression ratio: 1.585648
#   step REPORT : [87.28] Resource usage for parity_check: 0.034s 0.0M
#   step REPORT : [39.349] Optimizing module : dut
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1696] Total LUT area: 0
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'dut' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  27 |                   3 |                   0 |                   0 |                   0 || dut
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'dut' to 'edif/dut/dut.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/dut/dut.edf.gz'
#   step SERIALIZE : #bytes in: 1442, #bytes out: 744, compression ratio: 1.938172
#   step REPORT : [87.28] Resource usage for dut: 0.030s 0.0M
#   step REPORT : [39.349] Optimizing module : fifo_0000
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 12 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 10
#   step REPORT : [6.1695] 3-input LUTs: 17
#   step REPORT : [6.1695] 4-input LUTs: 2
#   step REPORT : [6.1695] 5-input LUTs: 3
#   step REPORT : [6.1695] 6-input LUTs: 21
#   step REPORT : [6.1696] Total LUT area: 53
#   step REPORT : [6.1697] State    : 76
#   step REPORT : [6.1697]   (FF)   : 76
#   step REPORT : [6.1697] XORCY    : 4
#   step REPORT : [6.1697] MUXCY    : 4
#   step REPORT : [6.1697] incl. CARRY4: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'fifo_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  76 |                  58 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  32 |                   2 |                   0 |                   0 |                   0 || fifo_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'fifo_0000' to 'edif/fifo_0000/fifo_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/fifo_0000/fifo_0000.edf.gz'
#   step SERIALIZE : #bytes in: 5809, #bytes out: 3229, compression ratio: 1.799009
#   step REPORT : [87.28] Resource usage for fifo_0000: 0.046s 0.0M
#   step REPORT : [39.349] Optimizing module : parity
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 2
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'parity' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   9 |                   0 |                   0 |                   0 |                   0 || parity
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'parity' to 'edif/parity/parity.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/parity/parity.edf.gz'
#   step SERIALIZE : #bytes in: 388, #bytes out: 332, compression ratio: 1.168675
#   step REPORT : [87.28] Resource usage for parity: 0.027s 0.0M
#   step REPORT : [39.349] Optimizing module : ram
#   step REPORT : [6.1822] Got memory ram.mem (256 x 9) with 0 read port(s), 1 write port(s), and 0 RW port(s)
#   step REPORT : 
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | type | total bits  | width |   depth  |           PORTS           | Memory name
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | zMem |        2304 |     9 |      256 |  CW: 1   NCW: 0   R: 0    |ram.mem
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : 
#   step REPORT : [6.1690] There are 0 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1696] Total LUT area: 0
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ram' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  19 |                   1 |                   0 |                   0 |                   0 || ram
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ram' to 'edif/ram/ram.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ram/ram.edf.gz'
#   step SERIALIZE : #bytes in: 630, #bytes out: 447, compression ratio: 1.409396
#   step REPORT : [87.28] Resource usage for ram: 0.028s 0.0M
#   step Synth : execing Tcl status is 0
#   step Synth : execing passed (nothing written to stderr)
#   step Synth : Deleting synthesis_log_dir/ram.log
#   step Synth : Deleting synthesis_log_dir/parity.log
#   step Synth : Deleting synthesis_log_dir/fifo_0000.log
#   step Synth : Deleting synthesis_log_dir/dut.log
#   step Synth : Deleting synthesis_log_dir/parity_check.log
#   step Synth : Deleting synthesis_log_dir/clkg.log
#   step Synth : Deleting synthesis_log_dir/stb.log
#   step Synth : Deleting synthesis_log_dir/fifo_usage_spy.log
#   step Synth : Deleting synthesis_log_dir/proba_0000.log
#   step Synth : Deleting synthesis_log_dir/top.log
#   step Synth : Deleting synthesis_log_dir/proba.log
#   step Synth : Deleting synthesis_log_dir/rom.log
#   step Synth : Execing the following command:
#   step Synth :    zMem -createList -addScript ../../../../additionalZmemCommandFile.tcl -addScript /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/zMem_config.tcl -debug ../ram.zmem
#   step Synth : execing Tcl status is 0
#   step Synth : execing passed (nothing written to stderr)
#   step Synth : Execing the following command:
#   step Synth :    zMem -createList -addScript ../../../../additionalZmemCommandFile.tcl -addScript /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/utf_generatefiles/zMem_config.tcl -debug ../rom.zmem
#   step Synth : execing Tcl status is 0
#   step Synth : execing passed (nothing written to stderr)
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Deleting Bundle_0_mods.list
#   step Synth : Running RhinoDB gate population on 12 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
#   step Synth : Execing the following command:
#   step Synth :    /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/bin/zCreateNameDB -bundle Bundle_0,ram,parity,fifo_0000,dut,parity_check,clkg,stb,fifo_usage_spy,proba_0000,top,proba,rom,  -v -X show_times -z /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/design/synth_Default_RTL_Group
#   step Synth : execing Tcl status is 0
#   step Synth : execing passed (nothing written to stderr)
#   step Synth : Synthesis called the following command: '/opt/coe/synopsys/vcs/Q-2020.03-SP2-12/bin/zCreateNameDB -bundle Bundle_0,ram,parity,fifo_0000,dut,parity_check,clkg,stb,fifo_usage_spy,proba_0000,top,proba,rom,  -v -X show_times -z /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/design/synth_Default_RTL_Group'
#   step Synth : Deleting work_dir_Bundle_0_log_35973_csce-quinn-s1.engr.tamu.edu_643f8474
#   step Synth : Will delete /tmp/ZEBU_zFe_* files older than Sat Apr 15 00:00:00 CDT 2023 (owner must match)
#   step Synth : Sourcing file concat_Bundle_0_log_35973_csce-quinn-s1.engr.tamu.edu_643f8474 returned the result string '0'
#   step Synth : Sourcing file concat_Bundle_0_log_35973_csce-quinn-s1.engr.tamu.edu_643f8474 has completed.
#   step Synth : Deleting concat_Bundle_0_log_35973_csce-quinn-s1.engr.tamu.edu_643f8474

#   step exec summary : time 0m3.107s
#   exec summary : Total memory: 124000 kB minimum 
#   exec summary : Successful execution

# end time is Wed Apr 19 01:04:39 CDT 2023
