{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568092513406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568092513416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 00:15:13 2019 " "Processing started: Tue Sep 10 00:15:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568092513416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092513416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prac4 -c prac4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prac4 -c prac4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092513416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568092514556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568092514556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533336 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register3-Behavioral " "Found design unit 1: register3-Behavioral" {  } { { "register3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/register3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533341 ""} { "Info" "ISGN_ENTITY_NAME" "1 register3 " "Found entity 1: register3" {  } { { "register3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/register3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/divisor_datos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533354 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533361 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-Behavioral " "Found design unit 1: mux3-Behavioral" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533371 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-Behavioral " "Found design unit 1: mux4-Behavioral" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533376 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prac4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prac4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prac4 " "Found entity 1: prac4" {  } { { "prac4.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/prac4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568092533386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prac4 " "Elaborating entity \"prac4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568092533466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register3 register3:ins " "Elaborating entity \"register3\" for hierarchy \"register3:ins\"" {  } { { "prac4.bdf" "ins" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/prac4.bdf" { { 104 184 424 216 "ins" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568092533476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst5 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst5\"" {  } { { "prac4.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/prac4.bdf" { { 176 1160 1336 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568092533511 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output mux2.vhd(13) " "VHDL Process Statement warning at mux2.vhd(13): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux2.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568092533511 "|prac4|mux2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] mux2.vhd(13) " "Inferred latch for \"Output\[0\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533511 "|prac4|mux2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] mux2.vhd(13) " "Inferred latch for \"Output\[1\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533511 "|prac4|mux2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] mux2.vhd(13) " "Inferred latch for \"Output\[2\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533511 "|prac4|mux2:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst4 " "Elaborating entity \"mux4\" for hierarchy \"mux4:inst4\"" {  } { { "prac4.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/prac4.bdf" { { -48 1160 1336 96 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568092533516 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output mux4.vhd(15) " "VHDL Process Statement warning at mux4.vhd(15): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux4.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568092533516 "|prac4|mux4:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output mux4.vhd(15) " "Inferred latch for \"Output\" at mux4.vhd(15)" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux4.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533516 "|prac4|mux4:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst3 " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst3\"" {  } { { "prac4.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/prac4.bdf" { { 104 824 1032 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568092533516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst1 " "Elaborating entity \"memory\" for hierarchy \"memory:inst1\"" {  } { { "prac4.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/prac4.bdf" { { 104 560 728 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568092533526 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memory.vhd(25) " "VHDL Process Statement warning at memory.vhd(25): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/memory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568092533526 "|prac4|memory:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[5..7\] memory.vhd(14) " "Using initial value X (don't care) for net \"internal_mem\[5..7\]\" at memory.vhd(14)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/memory.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533526 "|prac4|memory:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:inst6 " "Elaborating entity \"mux3\" for hierarchy \"mux3:inst6\"" {  } { { "prac4.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/prac4.bdf" { { 320 1160 1336 432 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568092533526 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output mux3.vhd(13) " "VHDL Process Statement warning at mux3.vhd(13): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux3.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568092533531 "|prac4|mux3:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] mux3.vhd(13) " "Inferred latch for \"Output\[0\]\" at mux3.vhd(13)" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux3.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533531 "|prac4|mux3:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] mux3.vhd(13) " "Inferred latch for \"Output\[1\]\" at mux3.vhd(13)" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux3.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533531 "|prac4|mux3:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] mux3.vhd(13) " "Inferred latch for \"Output\[2\]\" at mux3.vhd(13)" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux3.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533531 "|prac4|mux3:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] mux3.vhd(13) " "Inferred latch for \"Output\[3\]\" at mux3.vhd(13)" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux3.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092533531 "|prac4|mux3:inst6"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4:inst4\|Output " "LATCH primitive \"mux4:inst4\|Output\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica4Sim/mux4.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1568092533836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568092534370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568092535116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568092535116 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568092535166 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568092535166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568092535166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568092535166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568092535196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 00:15:35 2019 " "Processing ended: Tue Sep 10 00:15:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568092535196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568092535196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568092535196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568092535196 ""}
