0.7
2020.2
May 22 2024
19:03:11
D:/CVLSI/lab5/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_base_unit.sv,1619174052,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_channel_out_bfm.sv,1619174052,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_channel_out_generator.sv,1619174052,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_channel_out_monitor.sv,1743752767,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_data_in_bfm.sv,1619174052,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_data_in_generator.sv,1619174052,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_data_in_monitor.sv,1743710451,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_environment.sv,1743752893,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_include.sv,1743753317,verilog,,,D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_interface.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_base_unit.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_packet.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_reset_bfm.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_data_in_generator.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_data_in_bfm.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_data_in_monitor.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_channel_out_generator.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_channel_out_bfm.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_channel_out_monitor.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_environment.sv,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_interface.sv,1619174052,verilog,,,,input_intf;output_intf;reset_intf,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_packet.sv,1619174052,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_reset_bfm.sv,1619174052,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/top.sv,1743707805,systemVerilog,,,,top,,uvm,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/tests/svbt_test_basic_addr_0.sv,1619174052,systemVerilog,D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_interface.sv;D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/top.sv,D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/top.sv,D:/CVLSI/lab5/project_1/project_1.srcs/sim_1/imports/lab5/env/svbt_include.sv,$unit_svbt_test_basic_addr_0_sv_975691164;test,,uvm,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sources_1/imports/hdl/demux.v,1619413950,verilog,,D:/CVLSI/lab5/project_1/project_1.srcs/sources_1/imports/hdl/fifo.v,,demux,,uvm,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sources_1/imports/hdl/fifo.v,1619413950,verilog,,D:/CVLSI/lab5/project_1/project_1.srcs/sources_1/imports/hdl/memory.v,,fifo,,uvm,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sources_1/imports/hdl/memory.v,1619413950,verilog,,D:/CVLSI/lab5/project_1/project_1.srcs/sources_1/imports/hdl/router.v,,memory,,uvm,,,,,,
D:/CVLSI/lab5/project_1/project_1.srcs/sources_1/imports/hdl/router.v,1743707733,verilog,,,D:/CVLSI/lab5/project_1/project_1.srcs/sources_1/imports/hdl/demux.v;D:/CVLSI/lab5/project_1/project_1.srcs/sources_1/imports/hdl/fifo.v;D:/CVLSI/lab5/project_1/project_1.srcs/sources_1/imports/hdl/memory.v,router,,uvm,,,,,,
