{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/confspec.html", "content": "<meta http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<base href=\"http://www.vdlande.com/VHDL/confspec.html\"><div style=\"margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff\"><div style=\"margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left\">This is Google&#39;s cache of <a href=\"http://www.vdlande.com/VHDL/confspec.html\" style=\"text-decoration:underline;color:#00c\">http://www.vdlande.com/VHDL/confspec.html</a>. It is a snapshot of the page as it appeared on Sep 24, 2009 00:22:12 GMT. The <a href=\"http://www.vdlande.com/VHDL/confspec.html\" style=\"text-decoration:underline;color:#00c\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration:underline;color:#00c\">Learn more</a><br><br><div style=\"float:right\"><a href=\"http://74.125.155.132/search?q=cache:gwfXy4QpwkwJ:www.vdlande.com/VHDL/confspec.html+site:www.vdlande.com+vhdl+confspec&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1\" style=\"text-decoration:underline;color:#00c\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background:#ffff66;color:black;font-weight:bold\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight:bold\">confspec</span>&nbsp;&nbsp;</div></div></div><div style=\"position:relative\">\n<HTML>\r\n<HEAD>\r\n<TITLE>VHDL Reference Guide - Configuration Specification</TITLE>\r\n</HEAD>\r\n<BODY BGCOLOR=\"mintcream\">\r\n\r\n<DIV ALIGN=CENTER>\r\n<TABLE BORDER=0 CELLPADDING=5>\r\n<CAPTION><B>Configuration Specification</B></CAPTION>\r\n<TR><TD COLSPAN=3><HR></TD></TR>\r\n<TR>\r\n<TD BGCOLOR=\"lightcyan\">Specification</TD>\r\n<TD>---- used in ----></TD>\r\n<TD BGCOLOR=\"lightgreen\">Architecture</TD>\r\n</TR>\r\n</TABLE>\r\n\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD><pre>\r\nfor instance_label: component_name\r\n\tuse entity \r\n\t\tlibrary_name.entity_name(architecture_name);\r\n</pre></TD>\r\n</TR>\r\n</TABLE><p>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD><pre>\r\nfor instance_label: component_name\r\n\tuse configuration library_name.config_name;\r\n</pre></TD>\r\n</TR>\r\n</TABLE><p>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\nSee LRM section 5.2\r\n\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>\r\n<TR>\r\n<TD>Using a configuration <b>specification</b>, components may be\r\nconfigured within an architecture which instances them, rather than\r\nusing a separate configuration declaration design unit. This is less\r\nflexible, as the architecture has to be re-analysed to change the\r\nconfiguration.\r\n</TD>\r\n</TR>\r\n</TABLE><p>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD>Component instances may be individually configured:<pre>\r\narchitecture STR of XA is\r\n  component HALFADD \r\n    port(A,B : in bit;\r\n         SUM, CARRY : out bit);\r\n  end component;\r\n  component ORGATE \r\n    port(A,B : in bit;\r\n         Z : out bit);\r\n  end component;\r\n \r\n  for U1 : HALFADD use entity\r\n            work.HA(BEHAVE);\r\n  for U2 : ORGATE use entity\r\n            work.OG(BEHAVE);\r\nbegin\r\n  U1: HALFADD port map (A,B,S,C);\r\n  U2: ORGATE port map (A,B,Y);\r\nend STR;\r\n</pre></TD>\r\n</TR>\r\n</TABLE><p>\r\n</DIV>\r\n\r\n<DIV ALIGN=left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD>The keyword <b>all</b> may be used to refer to all instances of a\r\ncomponent:<pre>\r\nfor all: FULLADDER use entity\r\n         work.FULLADD(STRUCTURAL);\r\n</pre></TD>\r\n</TR>\r\n</TABLE><p>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD>The keyword <b>others</b> may also be used to refer to all instances\r\nnot explicitly mentioned.</TD>\r\n</TR>\r\n</TABLE><p>\r\n</DIV>\r\n\r\n<DIV ALIGN=left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD>If the port names on an entity do not match those on the component\r\ndeclaration, a port map may be included in the configuration:<pre>\r\nfor all:HALFADD use entity\r\n      work.HALFADD(BEHAVE)\r\n      port map (X => A, Y => B,\r\n            S => SUM, C => CARRY);\r\n</pre></TD>\r\n</TR>\r\n</TABLE><p>\r\n</DIV>\r\n\r\n<DIV ALIGN=right>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD>In the abscence of an explicit configuration for any part of a\r\nmodel, <b>default binding</b> will occur. For each unbound instance of\r\nevery component, an entity will be selected whose name, port names and\r\nport types etc. match thosein the corresponding component declaration.\r\nWhere an entity has more than one architecture, the <b>last analysed</b>\r\narchitecture will be used.</TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\nConfiguration is not usually supported by synthesis tools. The user\r\nusually has to ensure that component and entity names and ports match,\r\nand that only one architecture per entity is analysed.\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n\r\nIn <b style=\"color:black;background-color:#ffff66\">VHDL</b>-93, an entity-architecture pair may be directly instantiated,\r\ni.e. a component need not be declared. This is more compact, but does\r\nnot allow the flexibility of configuration.\r\n<p>\r\nDIRECT: entity HA_ENTITY(HA_ARCH) port map(A, B, S, C);\r\n<p>\r\nIn <b style=\"color:black;background-color:#ffff66\">VHDL</b>-93, a configuration <b>specification</b> for a component (or\r\ninstance) may legally be overridden by a configuration\r\n<b>declaration</b> for the same item. This was not allowed in <b style=\"color:black;background-color:#ffff66\">VHDL</b>-87.\r\n</DIV>\r\n\r\n<HR WIDTH=\"80%\">\r\n<div align=center>\r\n<a href=\"confdec.htm\"><img border=0 src=\"../../images/left.gif\"></a>\r\n<a href=\"index.htm\"><img border=0 src=\"../../images/up.gif\"></a>\r\n<a href=\"constdec.htm\"><img border=0 src=\"../../images/right.gif\"></a>\r\n</div>\r\n\r\n<HR WIDTH=\"80%\">\r\n</BODY>\r\n</HTML>\r\n", "encoding": "ascii"}