/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Sep 23 09:50:35 2013
 *                 Full Compile MD5 Checksum fcccce298b546dd6a1f4cbad288478da
 *                   (minus title and desc)  
 *                 MD5 Checksum              211556602e37a33262598b3d5eeba81c
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_TNTD_0_H__
#define BCHP_TNTD_0_H__

/***************************************************************************
 *TNTD_0 - TNT-Direct 0 Registers
 ***************************************************************************/
#define BCHP_TNTD_0_REVISION_ID                  0x00625000 /* Revision ID */
#define BCHP_TNTD_0_TOP_CONTROL                  0x00625004 /* Top Control */
#define BCHP_TNTD_0_TOP_CONFIG                   0x00625008 /* Top Configuration */
#define BCHP_TNTD_0_SRC_PIC_SIZE                 0x0062500c /* Source Picture Size */
#define BCHP_TNTD_0_DEMO_SETTING                 0x00625010 /* Visual Effects Demo Setting */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3    0x00625014 /* Luma Peaking Directional 3x3 Kernel Control */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5    0x00625018 /* Luma Peaking Directional 5x5 Kernel Control */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW        0x0062505c /* Luma Peaking Input Coring Low Band Gain Offsets */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH       0x00625060 /* Luma Peaking Input Coring High Band Gain Offsets */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3       0x00625064 /* Luma Peaking Input Coring Directional 3x3 Band Gain Offsets */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5       0x00625068 /* Luma Peaking Input Coring Directional 5x5 Band Gain Offsets */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_LOW         0x0062506c /* Luma Peaking Input Coring Low Band Thresholds */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_HIGH        0x0062507c /* Luma Peaking Input Coring High Band Thresholds */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR3        0x0062508c /* Luma Peaking Input Coring directional 3x3 Band Thresholds */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR5        0x0062509c /* Luma Peaking Input Coring Directional 5x5 Band Thresholds */
#define BCHP_TNTD_0_LPEAK_OUT_CORE_MODE          0x006250ac /* Luma Peaking Output Coring Mode */
#define BCHP_TNTD_0_LPEAK_OUT_CORE               0x006250b0 /* Luma Peaking Output Coring Values */
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID             0x006250b4 /* Luma Peaking Clip Avoidance Control */
#define BCHP_TNTD_0_LTI_CONTROL                  0x006250b8 /* LTI Control (Gain/Core/Avoid/Etc) */
#define BCHP_TNTD_0_LTI_FILTER                   0x006250bc /* LTI Filter Control */
#define BCHP_TNTD_0_LTI_INCORE_THR               0x006250c0 /* LTI Input Coring Thresholds */
#define BCHP_TNTD_0_LTI_INCORE_GOFF              0x006250c4 /* LTI Input Coring Gain Offsets */
#define BCHP_TNTD_0_HW_CONFIGURATION             0x006250d4 /* TNTD Hardware Configuration Register */
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR          0x006250d8 /* TNTD Broadcom Video Bus Input Status Clear */
#define BCHP_TNTD_0_BVB_IN_STATUS                0x006250dc /* TNTD Broadcom Video Bus Input Status */
#define BCHP_TNTD_0_TNTD_VIDEO_MODE              0x006250e0 /* TNTD 2D_3D Modes */
#define BCHP_TNTD_0_SCRATCH_0                    0x006250ec /* TNTD Scratch Register */

/***************************************************************************
 *REVISION_ID - Revision ID
 ***************************************************************************/
/* TNTD_0 :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_TNTD_0_REVISION_ID_reserved0_MASK                     0xffff0000
#define BCHP_TNTD_0_REVISION_ID_reserved0_SHIFT                    16

/* TNTD_0 :: REVISION_ID :: MAJOR [15:08] */
#define BCHP_TNTD_0_REVISION_ID_MAJOR_MASK                         0x0000ff00
#define BCHP_TNTD_0_REVISION_ID_MAJOR_SHIFT                        8
#define BCHP_TNTD_0_REVISION_ID_MAJOR_DEFAULT                      0x00000020

/* TNTD_0 :: REVISION_ID :: MINOR [07:00] */
#define BCHP_TNTD_0_REVISION_ID_MINOR_MASK                         0x000000ff
#define BCHP_TNTD_0_REVISION_ID_MINOR_SHIFT                        0
#define BCHP_TNTD_0_REVISION_ID_MINOR_DEFAULT                      0x00000000

/***************************************************************************
 *TOP_CONTROL - Top Control
 ***************************************************************************/
/* TNTD_0 :: TOP_CONTROL :: reserved0 [31:02] */
#define BCHP_TNTD_0_TOP_CONTROL_reserved0_MASK                     0xfffffffc
#define BCHP_TNTD_0_TOP_CONTROL_reserved0_SHIFT                    2

/* TNTD_0 :: TOP_CONTROL :: ENABLE_CTRL [01:01] */
#define BCHP_TNTD_0_TOP_CONTROL_ENABLE_CTRL_MASK                   0x00000002
#define BCHP_TNTD_0_TOP_CONTROL_ENABLE_CTRL_SHIFT                  1
#define BCHP_TNTD_0_TOP_CONTROL_ENABLE_CTRL_DEFAULT                0x00000000
#define BCHP_TNTD_0_TOP_CONTROL_ENABLE_CTRL_DISABLE                0
#define BCHP_TNTD_0_TOP_CONTROL_ENABLE_CTRL_ENABLE                 1

/* TNTD_0 :: TOP_CONTROL :: TNTD_ENABLE [00:00] */
#define BCHP_TNTD_0_TOP_CONTROL_TNTD_ENABLE_MASK                   0x00000001
#define BCHP_TNTD_0_TOP_CONTROL_TNTD_ENABLE_SHIFT                  0
#define BCHP_TNTD_0_TOP_CONTROL_TNTD_ENABLE_DEFAULT                0x00000000
#define BCHP_TNTD_0_TOP_CONTROL_TNTD_ENABLE_DISABLE                0
#define BCHP_TNTD_0_TOP_CONTROL_TNTD_ENABLE_ENABLE                 1

/***************************************************************************
 *TOP_CONFIG - Top Configuration
 ***************************************************************************/
/* TNTD_0 :: TOP_CONFIG :: reserved0 [31:07] */
#define BCHP_TNTD_0_TOP_CONFIG_reserved0_MASK                      0xffffff80
#define BCHP_TNTD_0_TOP_CONFIG_reserved0_SHIFT                     7

/* TNTD_0 :: TOP_CONFIG :: UPSCALEX [06:06] */
#define BCHP_TNTD_0_TOP_CONFIG_UPSCALEX_MASK                       0x00000040
#define BCHP_TNTD_0_TOP_CONFIG_UPSCALEX_SHIFT                      6
#define BCHP_TNTD_0_TOP_CONFIG_UPSCALEX_DEFAULT                    0x00000000
#define BCHP_TNTD_0_TOP_CONFIG_UPSCALEX_DISABLE                    0
#define BCHP_TNTD_0_TOP_CONFIG_UPSCALEX_ENABLE                     1

/* TNTD_0 :: TOP_CONFIG :: LPEAK_INCORE_EN [05:05] */
#define BCHP_TNTD_0_TOP_CONFIG_LPEAK_INCORE_EN_MASK                0x00000020
#define BCHP_TNTD_0_TOP_CONFIG_LPEAK_INCORE_EN_SHIFT               5
#define BCHP_TNTD_0_TOP_CONFIG_LPEAK_INCORE_EN_DEFAULT             0x00000000
#define BCHP_TNTD_0_TOP_CONFIG_LPEAK_INCORE_EN_DISABLE             0
#define BCHP_TNTD_0_TOP_CONFIG_LPEAK_INCORE_EN_ENABLE              1

/* TNTD_0 :: TOP_CONFIG :: DEMO_MODE [04:04] */
#define BCHP_TNTD_0_TOP_CONFIG_DEMO_MODE_MASK                      0x00000010
#define BCHP_TNTD_0_TOP_CONFIG_DEMO_MODE_SHIFT                     4
#define BCHP_TNTD_0_TOP_CONFIG_DEMO_MODE_DEFAULT                   0x00000000
#define BCHP_TNTD_0_TOP_CONFIG_DEMO_MODE_DISABLE                   0
#define BCHP_TNTD_0_TOP_CONFIG_DEMO_MODE_ENABLE                    1

/* TNTD_0 :: TOP_CONFIG :: H_WINDOW [03:02] */
#define BCHP_TNTD_0_TOP_CONFIG_H_WINDOW_MASK                       0x0000000c
#define BCHP_TNTD_0_TOP_CONFIG_H_WINDOW_SHIFT                      2
#define BCHP_TNTD_0_TOP_CONFIG_H_WINDOW_DEFAULT                    0x00000000

/* TNTD_0 :: TOP_CONFIG :: reserved1 [01:01] */
#define BCHP_TNTD_0_TOP_CONFIG_reserved1_MASK                      0x00000002
#define BCHP_TNTD_0_TOP_CONFIG_reserved1_SHIFT                     1

/* TNTD_0 :: TOP_CONFIG :: BYPASS_MODE [00:00] */
#define BCHP_TNTD_0_TOP_CONFIG_BYPASS_MODE_MASK                    0x00000001
#define BCHP_TNTD_0_TOP_CONFIG_BYPASS_MODE_SHIFT                   0
#define BCHP_TNTD_0_TOP_CONFIG_BYPASS_MODE_DEFAULT                 0x00000000
#define BCHP_TNTD_0_TOP_CONFIG_BYPASS_MODE_DISABLE                 0
#define BCHP_TNTD_0_TOP_CONFIG_BYPASS_MODE_ENABLE                  1

/***************************************************************************
 *SRC_PIC_SIZE - Source Picture Size
 ***************************************************************************/
/* TNTD_0 :: SRC_PIC_SIZE :: reserved0 [31:29] */
#define BCHP_TNTD_0_SRC_PIC_SIZE_reserved0_MASK                    0xe0000000
#define BCHP_TNTD_0_SRC_PIC_SIZE_reserved0_SHIFT                   29

/* TNTD_0 :: SRC_PIC_SIZE :: HSIZE [28:16] */
#define BCHP_TNTD_0_SRC_PIC_SIZE_HSIZE_MASK                        0x1fff0000
#define BCHP_TNTD_0_SRC_PIC_SIZE_HSIZE_SHIFT                       16
#define BCHP_TNTD_0_SRC_PIC_SIZE_HSIZE_DEFAULT                     0x000002d0

/* TNTD_0 :: SRC_PIC_SIZE :: reserved1 [15:12] */
#define BCHP_TNTD_0_SRC_PIC_SIZE_reserved1_MASK                    0x0000f000
#define BCHP_TNTD_0_SRC_PIC_SIZE_reserved1_SHIFT                   12

/* TNTD_0 :: SRC_PIC_SIZE :: VSIZE [11:00] */
#define BCHP_TNTD_0_SRC_PIC_SIZE_VSIZE_MASK                        0x00000fff
#define BCHP_TNTD_0_SRC_PIC_SIZE_VSIZE_SHIFT                       0
#define BCHP_TNTD_0_SRC_PIC_SIZE_VSIZE_DEFAULT                     0x000000f0

/***************************************************************************
 *DEMO_SETTING - Visual Effects Demo Setting
 ***************************************************************************/
/* TNTD_0 :: DEMO_SETTING :: reserved0 [31:17] */
#define BCHP_TNTD_0_DEMO_SETTING_reserved0_MASK                    0xfffe0000
#define BCHP_TNTD_0_DEMO_SETTING_reserved0_SHIFT                   17

/* TNTD_0 :: DEMO_SETTING :: DEMO_L_R [16:16] */
#define BCHP_TNTD_0_DEMO_SETTING_DEMO_L_R_MASK                     0x00010000
#define BCHP_TNTD_0_DEMO_SETTING_DEMO_L_R_SHIFT                    16
#define BCHP_TNTD_0_DEMO_SETTING_DEMO_L_R_DEFAULT                  0x00000000
#define BCHP_TNTD_0_DEMO_SETTING_DEMO_L_R_LEFT                     1
#define BCHP_TNTD_0_DEMO_SETTING_DEMO_L_R_RIGHT                    0

/* TNTD_0 :: DEMO_SETTING :: reserved1 [15:13] */
#define BCHP_TNTD_0_DEMO_SETTING_reserved1_MASK                    0x0000e000
#define BCHP_TNTD_0_DEMO_SETTING_reserved1_SHIFT                   13

/* TNTD_0 :: DEMO_SETTING :: DEMO_BOUNDARY [12:00] */
#define BCHP_TNTD_0_DEMO_SETTING_DEMO_BOUNDARY_MASK                0x00001fff
#define BCHP_TNTD_0_DEMO_SETTING_DEMO_BOUNDARY_SHIFT               0
#define BCHP_TNTD_0_DEMO_SETTING_DEMO_BOUNDARY_DEFAULT             0x00000168

/***************************************************************************
 *LPEAK_KERNEL_CONTROL_DIR3 - Luma Peaking Directional 3x3 Kernel Control
 ***************************************************************************/
/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR3 :: reserved0 [31:17] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_reserved0_MASK       0xfffe0000
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_reserved0_SHIFT      17

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR3 :: MONO [16:16] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_MONO_MASK            0x00010000
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_MONO_SHIFT           16
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_MONO_DEFAULT         0x00000001
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_MONO_DISABLE         0
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_MONO_ENABLE          1

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR3 :: reserved1 [15:10] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_reserved1_MASK       0x0000fc00
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_reserved1_SHIFT      10

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR3 :: SCALE [09:08] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_SCALE_MASK           0x00000300
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_SCALE_SHIFT          8
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_SCALE_DEFAULT        0x00000002

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR3 :: reserved2 [07:04] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_reserved2_MASK       0x000000f0
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_reserved2_SHIFT      4

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR3 :: BLUR [03:00] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_BLUR_MASK            0x0000000f
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_BLUR_SHIFT           0
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR3_BLUR_DEFAULT         0x00000004

/***************************************************************************
 *LPEAK_KERNEL_CONTROL_DIR5 - Luma Peaking Directional 5x5 Kernel Control
 ***************************************************************************/
/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR5 :: reserved0 [31:17] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_reserved0_MASK       0xfffe0000
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_reserved0_SHIFT      17

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR5 :: MONO [16:16] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_MONO_MASK            0x00010000
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_MONO_SHIFT           16
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_MONO_DEFAULT         0x00000001
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_MONO_DISABLE         0
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_MONO_ENABLE          1

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR5 :: reserved1 [15:10] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_reserved1_MASK       0x0000fc00
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_reserved1_SHIFT      10

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR5 :: SCALE [09:08] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_SCALE_MASK           0x00000300
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_SCALE_SHIFT          8
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_SCALE_DEFAULT        0x00000002

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR5 :: reserved2 [07:05] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_reserved2_MASK       0x000000e0
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_reserved2_SHIFT      5

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR5 :: WIDE_BLUR [04:04] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_WIDE_BLUR_MASK       0x00000010
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_WIDE_BLUR_SHIFT      4
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_WIDE_BLUR_DEFAULT    0x00000000

/* TNTD_0 :: LPEAK_KERNEL_CONTROL_DIR5 :: BLUR [03:00] */
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_BLUR_MASK            0x0000000f
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_BLUR_SHIFT           0
#define BCHP_TNTD_0_LPEAK_KERNEL_CONTROL_DIR5_BLUR_DEFAULT         0x00000004

/***************************************************************************
 *LPEAK_GAINS%i - Luma Peaking Overshoot/Undershoot Gains
 ***************************************************************************/
#define BCHP_TNTD_0_LPEAK_GAINSi_ARRAY_BASE                        0x0062501c
#define BCHP_TNTD_0_LPEAK_GAINSi_ARRAY_START                       0
#define BCHP_TNTD_0_LPEAK_GAINSi_ARRAY_END                         15
#define BCHP_TNTD_0_LPEAK_GAINSi_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *LPEAK_GAINS%i - Luma Peaking Overshoot/Undershoot Gains
 ***************************************************************************/
/* TNTD_0 :: LPEAK_GAINSi :: reserved0 [31:14] */
#define BCHP_TNTD_0_LPEAK_GAINSi_reserved0_MASK                    0xffffc000
#define BCHP_TNTD_0_LPEAK_GAINSi_reserved0_SHIFT                   14

/* TNTD_0 :: LPEAK_GAINSi :: GAIN_NEG [13:08] */
#define BCHP_TNTD_0_LPEAK_GAINSi_GAIN_NEG_MASK                     0x00003f00
#define BCHP_TNTD_0_LPEAK_GAINSi_GAIN_NEG_SHIFT                    8
#define BCHP_TNTD_0_LPEAK_GAINSi_GAIN_NEG_DEFAULT                  0x00000000

/* TNTD_0 :: LPEAK_GAINSi :: reserved1 [07:06] */
#define BCHP_TNTD_0_LPEAK_GAINSi_reserved1_MASK                    0x000000c0
#define BCHP_TNTD_0_LPEAK_GAINSi_reserved1_SHIFT                   6

/* TNTD_0 :: LPEAK_GAINSi :: GAIN_POS [05:00] */
#define BCHP_TNTD_0_LPEAK_GAINSi_GAIN_POS_MASK                     0x0000003f
#define BCHP_TNTD_0_LPEAK_GAINSi_GAIN_POS_SHIFT                    0
#define BCHP_TNTD_0_LPEAK_GAINSi_GAIN_POS_DEFAULT                  0x00000000


/***************************************************************************
 *LPEAK_INCORE_GOFF_LOW - Luma Peaking Input Coring Low Band Gain Offsets
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_GOFF_LOW :: reserved0 [31:31] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_reserved0_MASK           0x80000000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_reserved0_SHIFT          31

/* TNTD_0 :: LPEAK_INCORE_GOFF_LOW :: OFFSET4 [30:24] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET4_MASK             0x7f000000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET4_SHIFT            24
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET4_DEFAULT          0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_LOW :: reserved1 [23:23] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_reserved1_MASK           0x00800000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_reserved1_SHIFT          23

/* TNTD_0 :: LPEAK_INCORE_GOFF_LOW :: OFFSET3 [22:16] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET3_MASK             0x007f0000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET3_SHIFT            16
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET3_DEFAULT          0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_LOW :: reserved2 [15:15] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_reserved2_MASK           0x00008000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_reserved2_SHIFT          15

/* TNTD_0 :: LPEAK_INCORE_GOFF_LOW :: OFFSET2 [14:08] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET2_MASK             0x00007f00
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET2_SHIFT            8
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET2_DEFAULT          0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_LOW :: reserved3 [07:07] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_reserved3_MASK           0x00000080
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_reserved3_SHIFT          7

/* TNTD_0 :: LPEAK_INCORE_GOFF_LOW :: OFFSET1 [06:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET1_MASK             0x0000007f
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET1_SHIFT            0
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_LOW_OFFSET1_DEFAULT          0x00000000

/***************************************************************************
 *LPEAK_INCORE_GOFF_HIGH - Luma Peaking Input Coring High Band Gain Offsets
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_GOFF_HIGH :: reserved0 [31:31] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_reserved0_MASK          0x80000000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_reserved0_SHIFT         31

/* TNTD_0 :: LPEAK_INCORE_GOFF_HIGH :: OFFSET4 [30:24] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET4_MASK            0x7f000000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET4_SHIFT           24
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET4_DEFAULT         0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_HIGH :: reserved1 [23:23] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_reserved1_MASK          0x00800000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_reserved1_SHIFT         23

/* TNTD_0 :: LPEAK_INCORE_GOFF_HIGH :: OFFSET3 [22:16] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET3_MASK            0x007f0000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET3_SHIFT           16
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET3_DEFAULT         0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_HIGH :: reserved2 [15:15] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_reserved2_MASK          0x00008000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_reserved2_SHIFT         15

/* TNTD_0 :: LPEAK_INCORE_GOFF_HIGH :: OFFSET2 [14:08] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET2_MASK            0x00007f00
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET2_SHIFT           8
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET2_DEFAULT         0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_HIGH :: reserved3 [07:07] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_reserved3_MASK          0x00000080
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_reserved3_SHIFT         7

/* TNTD_0 :: LPEAK_INCORE_GOFF_HIGH :: OFFSET1 [06:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET1_MASK            0x0000007f
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET1_SHIFT           0
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_HIGH_OFFSET1_DEFAULT         0x00000000

/***************************************************************************
 *LPEAK_INCORE_GOFF_DIR3 - Luma Peaking Input Coring Directional 3x3 Band Gain Offsets
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR3 :: reserved0 [31:31] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_reserved0_MASK          0x80000000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_reserved0_SHIFT         31

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR3 :: OFFSET4 [30:24] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET4_MASK            0x7f000000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET4_SHIFT           24
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET4_DEFAULT         0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR3 :: reserved1 [23:23] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_reserved1_MASK          0x00800000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_reserved1_SHIFT         23

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR3 :: OFFSET3 [22:16] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET3_MASK            0x007f0000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET3_SHIFT           16
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET3_DEFAULT         0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR3 :: reserved2 [15:15] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_reserved2_MASK          0x00008000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_reserved2_SHIFT         15

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR3 :: OFFSET2 [14:08] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET2_MASK            0x00007f00
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET2_SHIFT           8
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET2_DEFAULT         0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR3 :: reserved3 [07:07] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_reserved3_MASK          0x00000080
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_reserved3_SHIFT         7

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR3 :: OFFSET1 [06:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET1_MASK            0x0000007f
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET1_SHIFT           0
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR3_OFFSET1_DEFAULT         0x00000000

/***************************************************************************
 *LPEAK_INCORE_GOFF_DIR5 - Luma Peaking Input Coring Directional 5x5 Band Gain Offsets
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR5 :: reserved0 [31:31] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_reserved0_MASK          0x80000000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_reserved0_SHIFT         31

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR5 :: OFFSET4 [30:24] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET4_MASK            0x7f000000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET4_SHIFT           24
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET4_DEFAULT         0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR5 :: reserved1 [23:23] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_reserved1_MASK          0x00800000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_reserved1_SHIFT         23

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR5 :: OFFSET3 [22:16] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET3_MASK            0x007f0000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET3_SHIFT           16
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET3_DEFAULT         0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR5 :: reserved2 [15:15] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_reserved2_MASK          0x00008000
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_reserved2_SHIFT         15

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR5 :: OFFSET2 [14:08] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET2_MASK            0x00007f00
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET2_SHIFT           8
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET2_DEFAULT         0x00000000

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR5 :: reserved3 [07:07] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_reserved3_MASK          0x00000080
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_reserved3_SHIFT         7

/* TNTD_0 :: LPEAK_INCORE_GOFF_DIR5 :: OFFSET1 [06:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET1_MASK            0x0000007f
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET1_SHIFT           0
#define BCHP_TNTD_0_LPEAK_INCORE_GOFF_DIR5_OFFSET1_DEFAULT         0x00000000

/***************************************************************************
 *LPEAK_INCORE_THR_LOW - Luma Peaking Input Coring Low Band Thresholds
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_THR_LOW :: reserved0 [31:20] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_LOW_reserved0_MASK            0xfff00000
#define BCHP_TNTD_0_LPEAK_INCORE_THR_LOW_reserved0_SHIFT           20

/* TNTD_0 :: LPEAK_INCORE_THR_LOW :: T2 [19:10] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_LOW_T2_MASK                   0x000ffc00
#define BCHP_TNTD_0_LPEAK_INCORE_THR_LOW_T2_SHIFT                  10
#define BCHP_TNTD_0_LPEAK_INCORE_THR_LOW_T2_DEFAULT                0x00000000

/* TNTD_0 :: LPEAK_INCORE_THR_LOW :: T1 [09:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_LOW_T1_MASK                   0x000003ff
#define BCHP_TNTD_0_LPEAK_INCORE_THR_LOW_T1_SHIFT                  0
#define BCHP_TNTD_0_LPEAK_INCORE_THR_LOW_T1_DEFAULT                0x00000000

/***************************************************************************
 *LPEAK_INCORE_DIV_LOW%i - Luma Peaking Input Coring Low Band Threshold Scale Factors
 ***************************************************************************/
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_LOWi_ARRAY_BASE               0x00625070
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_LOWi_ARRAY_START              0
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_LOWi_ARRAY_END                2
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_LOWi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *LPEAK_INCORE_DIV_LOW%i - Luma Peaking Input Coring Low Band Threshold Scale Factors
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_DIV_LOWi :: reserved0 [31:16] */
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_LOWi_reserved0_MASK           0xffff0000
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_LOWi_reserved0_SHIFT          16

/* TNTD_0 :: LPEAK_INCORE_DIV_LOWi :: ONE_OVER_T [15:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_LOWi_ONE_OVER_T_MASK          0x0000ffff
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_LOWi_ONE_OVER_T_SHIFT         0
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_LOWi_ONE_OVER_T_DEFAULT       0x00000000


/***************************************************************************
 *LPEAK_INCORE_THR_HIGH - Luma Peaking Input Coring High Band Thresholds
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_THR_HIGH :: reserved0 [31:20] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_HIGH_reserved0_MASK           0xfff00000
#define BCHP_TNTD_0_LPEAK_INCORE_THR_HIGH_reserved0_SHIFT          20

/* TNTD_0 :: LPEAK_INCORE_THR_HIGH :: T2 [19:10] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_HIGH_T2_MASK                  0x000ffc00
#define BCHP_TNTD_0_LPEAK_INCORE_THR_HIGH_T2_SHIFT                 10
#define BCHP_TNTD_0_LPEAK_INCORE_THR_HIGH_T2_DEFAULT               0x00000000

/* TNTD_0 :: LPEAK_INCORE_THR_HIGH :: T1 [09:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_HIGH_T1_MASK                  0x000003ff
#define BCHP_TNTD_0_LPEAK_INCORE_THR_HIGH_T1_SHIFT                 0
#define BCHP_TNTD_0_LPEAK_INCORE_THR_HIGH_T1_DEFAULT               0x00000000

/***************************************************************************
 *LPEAK_INCORE_DIV_HIGH%i - Luma Peaking Input Coring High Band Threshold Scale Factors
 ***************************************************************************/
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_HIGHi_ARRAY_BASE              0x00625080
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_HIGHi_ARRAY_START             0
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_HIGHi_ARRAY_END               2
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_HIGHi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *LPEAK_INCORE_DIV_HIGH%i - Luma Peaking Input Coring High Band Threshold Scale Factors
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_DIV_HIGHi :: reserved0 [31:16] */
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_HIGHi_reserved0_MASK          0xffff0000
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_HIGHi_reserved0_SHIFT         16

/* TNTD_0 :: LPEAK_INCORE_DIV_HIGHi :: ONE_OVER_T [15:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_HIGHi_ONE_OVER_T_MASK         0x0000ffff
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_HIGHi_ONE_OVER_T_SHIFT        0
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_HIGHi_ONE_OVER_T_DEFAULT      0x00000000


/***************************************************************************
 *LPEAK_INCORE_THR_DIR3 - Luma Peaking Input Coring directional 3x3 Band Thresholds
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_THR_DIR3 :: reserved0 [31:20] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR3_reserved0_MASK           0xfff00000
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR3_reserved0_SHIFT          20

/* TNTD_0 :: LPEAK_INCORE_THR_DIR3 :: T2 [19:10] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR3_T2_MASK                  0x000ffc00
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR3_T2_SHIFT                 10
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR3_T2_DEFAULT               0x00000000

/* TNTD_0 :: LPEAK_INCORE_THR_DIR3 :: T1 [09:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR3_T1_MASK                  0x000003ff
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR3_T1_SHIFT                 0
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR3_T1_DEFAULT               0x00000000

/***************************************************************************
 *LPEAK_INCORE_DIV_DIR3%i - Luma Peaking Input Coring directional 3x3 Band Threshold Scale Factors
 ***************************************************************************/
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR3i_ARRAY_BASE              0x00625090
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR3i_ARRAY_START             0
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR3i_ARRAY_END               2
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR3i_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *LPEAK_INCORE_DIV_DIR3%i - Luma Peaking Input Coring directional 3x3 Band Threshold Scale Factors
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_DIV_DIR3i :: reserved0 [31:16] */
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR3i_reserved0_MASK          0xffff0000
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR3i_reserved0_SHIFT         16

/* TNTD_0 :: LPEAK_INCORE_DIV_DIR3i :: ONE_OVER_T [15:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR3i_ONE_OVER_T_MASK         0x0000ffff
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR3i_ONE_OVER_T_SHIFT        0
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR3i_ONE_OVER_T_DEFAULT      0x00000000


/***************************************************************************
 *LPEAK_INCORE_THR_DIR5 - Luma Peaking Input Coring Directional 5x5 Band Thresholds
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_THR_DIR5 :: reserved0 [31:20] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR5_reserved0_MASK           0xfff00000
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR5_reserved0_SHIFT          20

/* TNTD_0 :: LPEAK_INCORE_THR_DIR5 :: T2 [19:10] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR5_T2_MASK                  0x000ffc00
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR5_T2_SHIFT                 10
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR5_T2_DEFAULT               0x00000000

/* TNTD_0 :: LPEAK_INCORE_THR_DIR5 :: T1 [09:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR5_T1_MASK                  0x000003ff
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR5_T1_SHIFT                 0
#define BCHP_TNTD_0_LPEAK_INCORE_THR_DIR5_T1_DEFAULT               0x00000000

/***************************************************************************
 *LPEAK_INCORE_DIV_DIR5%i - Luma Peaking Input Coring Directional 5x5 Band Threshold Scale Factors
 ***************************************************************************/
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR5i_ARRAY_BASE              0x006250a0
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR5i_ARRAY_START             0
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR5i_ARRAY_END               2
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR5i_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *LPEAK_INCORE_DIV_DIR5%i - Luma Peaking Input Coring Directional 5x5 Band Threshold Scale Factors
 ***************************************************************************/
/* TNTD_0 :: LPEAK_INCORE_DIV_DIR5i :: reserved0 [31:16] */
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR5i_reserved0_MASK          0xffff0000
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR5i_reserved0_SHIFT         16

/* TNTD_0 :: LPEAK_INCORE_DIV_DIR5i :: ONE_OVER_T [15:00] */
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR5i_ONE_OVER_T_MASK         0x0000ffff
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR5i_ONE_OVER_T_SHIFT        0
#define BCHP_TNTD_0_LPEAK_INCORE_DIV_DIR5i_ONE_OVER_T_DEFAULT      0x00000000


/***************************************************************************
 *LPEAK_OUT_CORE_MODE - Luma Peaking Output Coring Mode
 ***************************************************************************/
/* TNTD_0 :: LPEAK_OUT_CORE_MODE :: reserved0 [31:02] */
#define BCHP_TNTD_0_LPEAK_OUT_CORE_MODE_reserved0_MASK             0xfffffffc
#define BCHP_TNTD_0_LPEAK_OUT_CORE_MODE_reserved0_SHIFT            2

/* TNTD_0 :: LPEAK_OUT_CORE_MODE :: MODE [01:00] */
#define BCHP_TNTD_0_LPEAK_OUT_CORE_MODE_MODE_MASK                  0x00000003
#define BCHP_TNTD_0_LPEAK_OUT_CORE_MODE_MODE_SHIFT                 0
#define BCHP_TNTD_0_LPEAK_OUT_CORE_MODE_MODE_DEFAULT               0x00000000
#define BCHP_TNTD_0_LPEAK_OUT_CORE_MODE_MODE_DIRECTIONAL           0
#define BCHP_TNTD_0_LPEAK_OUT_CORE_MODE_MODE_LOW_HIGH              1
#define BCHP_TNTD_0_LPEAK_OUT_CORE_MODE_MODE_TOTAL                 2
#define BCHP_TNTD_0_LPEAK_OUT_CORE_MODE_MODE_MAX                   3

/***************************************************************************
 *LPEAK_OUT_CORE - Luma Peaking Output Coring Values
 ***************************************************************************/
/* TNTD_0 :: LPEAK_OUT_CORE :: reserved0 [31:24] */
#define BCHP_TNTD_0_LPEAK_OUT_CORE_reserved0_MASK                  0xff000000
#define BCHP_TNTD_0_LPEAK_OUT_CORE_reserved0_SHIFT                 24

/* TNTD_0 :: LPEAK_OUT_CORE :: LCORE_BAND3 [23:16] */
#define BCHP_TNTD_0_LPEAK_OUT_CORE_LCORE_BAND3_MASK                0x00ff0000
#define BCHP_TNTD_0_LPEAK_OUT_CORE_LCORE_BAND3_SHIFT               16
#define BCHP_TNTD_0_LPEAK_OUT_CORE_LCORE_BAND3_DEFAULT             0x00000004

/* TNTD_0 :: LPEAK_OUT_CORE :: LCORE_BAND2 [15:08] */
#define BCHP_TNTD_0_LPEAK_OUT_CORE_LCORE_BAND2_MASK                0x0000ff00
#define BCHP_TNTD_0_LPEAK_OUT_CORE_LCORE_BAND2_SHIFT               8
#define BCHP_TNTD_0_LPEAK_OUT_CORE_LCORE_BAND2_DEFAULT             0x00000008

/* TNTD_0 :: LPEAK_OUT_CORE :: LCORE_BAND1 [07:00] */
#define BCHP_TNTD_0_LPEAK_OUT_CORE_LCORE_BAND1_MASK                0x000000ff
#define BCHP_TNTD_0_LPEAK_OUT_CORE_LCORE_BAND1_SHIFT               0
#define BCHP_TNTD_0_LPEAK_OUT_CORE_LCORE_BAND1_DEFAULT             0x00000008

/***************************************************************************
 *LPEAK_CLIP_AVOID - Luma Peaking Clip Avoidance Control
 ***************************************************************************/
/* TNTD_0 :: LPEAK_CLIP_AVOID :: reserved0 [31:25] */
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_reserved0_MASK                0xfe000000
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_reserved0_SHIFT               25

/* TNTD_0 :: LPEAK_CLIP_AVOID :: CLIPAVOID_EN [24:24] */
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPAVOID_EN_MASK             0x01000000
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPAVOID_EN_SHIFT            24
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPAVOID_EN_DEFAULT          0x00000000
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPAVOID_EN_DISABLE          0
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPAVOID_EN_ENABLE           1

/* TNTD_0 :: LPEAK_CLIP_AVOID :: SLOPE2 [23:22] */
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_SLOPE2_MASK                   0x00c00000
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_SLOPE2_SHIFT                  22
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_SLOPE2_DEFAULT                0x00000002

/* TNTD_0 :: LPEAK_CLIP_AVOID :: SLOPE1 [21:20] */
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_SLOPE1_MASK                   0x00300000
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_SLOPE1_SHIFT                  20
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_SLOPE1_DEFAULT                0x00000002

/* TNTD_0 :: LPEAK_CLIP_AVOID :: CLIPVAL2 [19:10] */
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPVAL2_MASK                 0x000ffc00
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPVAL2_SHIFT                10
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPVAL2_DEFAULT              0x000003ca

/* TNTD_0 :: LPEAK_CLIP_AVOID :: CLIPVAL1 [09:00] */
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPVAL1_MASK                 0x000003ff
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPVAL1_SHIFT                0
#define BCHP_TNTD_0_LPEAK_CLIP_AVOID_CLIPVAL1_DEFAULT              0x00000032

/***************************************************************************
 *LTI_CONTROL - LTI Control (Gain/Core/Avoid/Etc)
 ***************************************************************************/
/* TNTD_0 :: LTI_CONTROL :: LTI_INCORE_EN [31:31] */
#define BCHP_TNTD_0_LTI_CONTROL_LTI_INCORE_EN_MASK                 0x80000000
#define BCHP_TNTD_0_LTI_CONTROL_LTI_INCORE_EN_SHIFT                31
#define BCHP_TNTD_0_LTI_CONTROL_LTI_INCORE_EN_DEFAULT              0x00000000
#define BCHP_TNTD_0_LTI_CONTROL_LTI_INCORE_EN_DISABLE              0
#define BCHP_TNTD_0_LTI_CONTROL_LTI_INCORE_EN_ENABLE               1

/* TNTD_0 :: LTI_CONTROL :: reserved0 [30:26] */
#define BCHP_TNTD_0_LTI_CONTROL_reserved0_MASK                     0x7c000000
#define BCHP_TNTD_0_LTI_CONTROL_reserved0_SHIFT                    26

/* TNTD_0 :: LTI_CONTROL :: GAIN [25:20] */
#define BCHP_TNTD_0_LTI_CONTROL_GAIN_MASK                          0x03f00000
#define BCHP_TNTD_0_LTI_CONTROL_GAIN_SHIFT                         20
#define BCHP_TNTD_0_LTI_CONTROL_GAIN_DEFAULT                       0x00000000

/* TNTD_0 :: LTI_CONTROL :: HAVOID [19:14] */
#define BCHP_TNTD_0_LTI_CONTROL_HAVOID_MASK                        0x000fc000
#define BCHP_TNTD_0_LTI_CONTROL_HAVOID_SHIFT                       14
#define BCHP_TNTD_0_LTI_CONTROL_HAVOID_DEFAULT                     0x0000000c

/* TNTD_0 :: LTI_CONTROL :: VAVOID [13:08] */
#define BCHP_TNTD_0_LTI_CONTROL_VAVOID_MASK                        0x00003f00
#define BCHP_TNTD_0_LTI_CONTROL_VAVOID_SHIFT                       8
#define BCHP_TNTD_0_LTI_CONTROL_VAVOID_DEFAULT                     0x0000000c

/* TNTD_0 :: LTI_CONTROL :: CORE_LEVEL [07:00] */
#define BCHP_TNTD_0_LTI_CONTROL_CORE_LEVEL_MASK                    0x000000ff
#define BCHP_TNTD_0_LTI_CONTROL_CORE_LEVEL_SHIFT                   0
#define BCHP_TNTD_0_LTI_CONTROL_CORE_LEVEL_DEFAULT                 0x00000004

/***************************************************************************
 *LTI_FILTER - LTI Filter Control
 ***************************************************************************/
/* TNTD_0 :: LTI_FILTER :: reserved0 [31:05] */
#define BCHP_TNTD_0_LTI_FILTER_reserved0_MASK                      0xffffffe0
#define BCHP_TNTD_0_LTI_FILTER_reserved0_SHIFT                     5

/* TNTD_0 :: LTI_FILTER :: BLUR_EN [04:04] */
#define BCHP_TNTD_0_LTI_FILTER_BLUR_EN_MASK                        0x00000010
#define BCHP_TNTD_0_LTI_FILTER_BLUR_EN_SHIFT                       4
#define BCHP_TNTD_0_LTI_FILTER_BLUR_EN_DEFAULT                     0x00000001
#define BCHP_TNTD_0_LTI_FILTER_BLUR_EN_DISABLE                     0
#define BCHP_TNTD_0_LTI_FILTER_BLUR_EN_ENABLE                      1

/* TNTD_0 :: LTI_FILTER :: V_FILT_SEL [03:02] */
#define BCHP_TNTD_0_LTI_FILTER_V_FILT_SEL_MASK                     0x0000000c
#define BCHP_TNTD_0_LTI_FILTER_V_FILT_SEL_SHIFT                    2
#define BCHP_TNTD_0_LTI_FILTER_V_FILT_SEL_DEFAULT                  0x00000000
#define BCHP_TNTD_0_LTI_FILTER_V_FILT_SEL_TAP5                     0
#define BCHP_TNTD_0_LTI_FILTER_V_FILT_SEL_TAP7                     1
#define BCHP_TNTD_0_LTI_FILTER_V_FILT_SEL_BYPASS                   2

/* TNTD_0 :: LTI_FILTER :: H_FILT_SEL [01:00] */
#define BCHP_TNTD_0_LTI_FILTER_H_FILT_SEL_MASK                     0x00000003
#define BCHP_TNTD_0_LTI_FILTER_H_FILT_SEL_SHIFT                    0
#define BCHP_TNTD_0_LTI_FILTER_H_FILT_SEL_DEFAULT                  0x00000000
#define BCHP_TNTD_0_LTI_FILTER_H_FILT_SEL_TAP5                     0
#define BCHP_TNTD_0_LTI_FILTER_H_FILT_SEL_TAP7                     1
#define BCHP_TNTD_0_LTI_FILTER_H_FILT_SEL_TAP9                     2

/***************************************************************************
 *LTI_INCORE_THR - LTI Input Coring Thresholds
 ***************************************************************************/
/* TNTD_0 :: LTI_INCORE_THR :: reserved0 [31:20] */
#define BCHP_TNTD_0_LTI_INCORE_THR_reserved0_MASK                  0xfff00000
#define BCHP_TNTD_0_LTI_INCORE_THR_reserved0_SHIFT                 20

/* TNTD_0 :: LTI_INCORE_THR :: T2 [19:10] */
#define BCHP_TNTD_0_LTI_INCORE_THR_T2_MASK                         0x000ffc00
#define BCHP_TNTD_0_LTI_INCORE_THR_T2_SHIFT                        10
#define BCHP_TNTD_0_LTI_INCORE_THR_T2_DEFAULT                      0x00000190

/* TNTD_0 :: LTI_INCORE_THR :: T1 [09:00] */
#define BCHP_TNTD_0_LTI_INCORE_THR_T1_MASK                         0x000003ff
#define BCHP_TNTD_0_LTI_INCORE_THR_T1_SHIFT                        0
#define BCHP_TNTD_0_LTI_INCORE_THR_T1_DEFAULT                      0x00000050

/***************************************************************************
 *LTI_INCORE_GOFF - LTI Input Coring Gain Offsets
 ***************************************************************************/
/* TNTD_0 :: LTI_INCORE_GOFF :: reserved0 [31:31] */
#define BCHP_TNTD_0_LTI_INCORE_GOFF_reserved0_MASK                 0x80000000
#define BCHP_TNTD_0_LTI_INCORE_GOFF_reserved0_SHIFT                31

/* TNTD_0 :: LTI_INCORE_GOFF :: OFFSET4 [30:24] */
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET4_MASK                   0x7f000000
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET4_SHIFT                  24
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET4_DEFAULT                0x00000000

/* TNTD_0 :: LTI_INCORE_GOFF :: reserved1 [23:23] */
#define BCHP_TNTD_0_LTI_INCORE_GOFF_reserved1_MASK                 0x00800000
#define BCHP_TNTD_0_LTI_INCORE_GOFF_reserved1_SHIFT                23

/* TNTD_0 :: LTI_INCORE_GOFF :: OFFSET3 [22:16] */
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET3_MASK                   0x007f0000
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET3_SHIFT                  16
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET3_DEFAULT                0x00000000

/* TNTD_0 :: LTI_INCORE_GOFF :: reserved2 [15:15] */
#define BCHP_TNTD_0_LTI_INCORE_GOFF_reserved2_MASK                 0x00008000
#define BCHP_TNTD_0_LTI_INCORE_GOFF_reserved2_SHIFT                15

/* TNTD_0 :: LTI_INCORE_GOFF :: OFFSET2 [14:08] */
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET2_MASK                   0x00007f00
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET2_SHIFT                  8
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET2_DEFAULT                0x00000000

/* TNTD_0 :: LTI_INCORE_GOFF :: reserved3 [07:07] */
#define BCHP_TNTD_0_LTI_INCORE_GOFF_reserved3_MASK                 0x00000080
#define BCHP_TNTD_0_LTI_INCORE_GOFF_reserved3_SHIFT                7

/* TNTD_0 :: LTI_INCORE_GOFF :: OFFSET1 [06:00] */
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET1_MASK                   0x0000007f
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET1_SHIFT                  0
#define BCHP_TNTD_0_LTI_INCORE_GOFF_OFFSET1_DEFAULT                0x00000000

/***************************************************************************
 *LTI_INCORE_DIV%i - LTI Input Coring Threshold Scale Factors
 ***************************************************************************/
#define BCHP_TNTD_0_LTI_INCORE_DIVi_ARRAY_BASE                     0x006250c8
#define BCHP_TNTD_0_LTI_INCORE_DIVi_ARRAY_START                    0
#define BCHP_TNTD_0_LTI_INCORE_DIVi_ARRAY_END                      2
#define BCHP_TNTD_0_LTI_INCORE_DIVi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *LTI_INCORE_DIV%i - LTI Input Coring Threshold Scale Factors
 ***************************************************************************/
/* TNTD_0 :: LTI_INCORE_DIVi :: reserved0 [31:16] */
#define BCHP_TNTD_0_LTI_INCORE_DIVi_reserved0_MASK                 0xffff0000
#define BCHP_TNTD_0_LTI_INCORE_DIVi_reserved0_SHIFT                16

/* TNTD_0 :: LTI_INCORE_DIVi :: ONE_OVER_T [15:00] */
#define BCHP_TNTD_0_LTI_INCORE_DIVi_ONE_OVER_T_MASK                0x0000ffff
#define BCHP_TNTD_0_LTI_INCORE_DIVi_ONE_OVER_T_SHIFT               0
#define BCHP_TNTD_0_LTI_INCORE_DIVi_ONE_OVER_T_DEFAULT             0x00000000


/***************************************************************************
 *HW_CONFIGURATION - TNTD Hardware Configuration Register
 ***************************************************************************/
/* TNTD_0 :: HW_CONFIGURATION :: reserved0 [31:05] */
#define BCHP_TNTD_0_HW_CONFIGURATION_reserved0_MASK                0xffffffe0
#define BCHP_TNTD_0_HW_CONFIGURATION_reserved0_SHIFT               5

/* TNTD_0 :: HW_CONFIGURATION :: SUPPORT_4K [04:04] */
#define BCHP_TNTD_0_HW_CONFIGURATION_SUPPORT_4K_MASK               0x00000010
#define BCHP_TNTD_0_HW_CONFIGURATION_SUPPORT_4K_SHIFT              4
#define BCHP_TNTD_0_HW_CONFIGURATION_SUPPORT_4K_DEFAULT            0x00000001

/* TNTD_0 :: HW_CONFIGURATION :: CORE_BITS [03:03] */
#define BCHP_TNTD_0_HW_CONFIGURATION_CORE_BITS_MASK                0x00000008
#define BCHP_TNTD_0_HW_CONFIGURATION_CORE_BITS_SHIFT               3
#define BCHP_TNTD_0_HW_CONFIGURATION_CORE_BITS_DEFAULT             0x00000001
#define BCHP_TNTD_0_HW_CONFIGURATION_CORE_BITS_MODE_8BIT           0
#define BCHP_TNTD_0_HW_CONFIGURATION_CORE_BITS_MODE_10BIT          1

/* TNTD_0 :: HW_CONFIGURATION :: IO_BITS [02:02] */
#define BCHP_TNTD_0_HW_CONFIGURATION_IO_BITS_MASK                  0x00000004
#define BCHP_TNTD_0_HW_CONFIGURATION_IO_BITS_SHIFT                 2
#define BCHP_TNTD_0_HW_CONFIGURATION_IO_BITS_DEFAULT               0x00000001
#define BCHP_TNTD_0_HW_CONFIGURATION_IO_BITS_MODE_8BIT             0
#define BCHP_TNTD_0_HW_CONFIGURATION_IO_BITS_MODE_10BIT            1

/* TNTD_0 :: HW_CONFIGURATION :: DUAL_PIXEL_BVB [01:01] */
#define BCHP_TNTD_0_HW_CONFIGURATION_DUAL_PIXEL_BVB_MASK           0x00000002
#define BCHP_TNTD_0_HW_CONFIGURATION_DUAL_PIXEL_BVB_SHIFT          1
#define BCHP_TNTD_0_HW_CONFIGURATION_DUAL_PIXEL_BVB_DEFAULT        0x00000001
#define BCHP_TNTD_0_HW_CONFIGURATION_DUAL_PIXEL_BVB_SINGLE_PIXEL_BVB_IF 0
#define BCHP_TNTD_0_HW_CONFIGURATION_DUAL_PIXEL_BVB_DUAL_PIXEL_BVB_IF 1

/* TNTD_0 :: HW_CONFIGURATION :: CORE_BVB_CLOCK_IS_2X [00:00] */
#define BCHP_TNTD_0_HW_CONFIGURATION_CORE_BVB_CLOCK_IS_2X_MASK     0x00000001
#define BCHP_TNTD_0_HW_CONFIGURATION_CORE_BVB_CLOCK_IS_2X_SHIFT    0
#define BCHP_TNTD_0_HW_CONFIGURATION_CORE_BVB_CLOCK_IS_2X_DEFAULT  0x00000001
#define BCHP_TNTD_0_HW_CONFIGURATION_CORE_BVB_CLOCK_IS_2X_BVB_1X_CLOCK 0
#define BCHP_TNTD_0_HW_CONFIGURATION_CORE_BVB_CLOCK_IS_2X_BVB_2X_CLOCK 1

/***************************************************************************
 *BVB_IN_STATUS_CLEAR - TNTD Broadcom Video Bus Input Status Clear
 ***************************************************************************/
/* TNTD_0 :: BVB_IN_STATUS_CLEAR :: reserved0 [31:08] */
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_reserved0_MASK             0xffffff00
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_reserved0_SHIFT            8

/* TNTD_0 :: BVB_IN_STATUS_CLEAR :: ENABLE_ERROR [07:07] */
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_ENABLE_ERROR_MASK          0x00000080
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_ENABLE_ERROR_SHIFT         7
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_ENABLE_ERROR_DEFAULT       0x00000000

/* TNTD_0 :: BVB_IN_STATUS_CLEAR :: reserved1 [06:05] */
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_reserved1_MASK             0x00000060
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_reserved1_SHIFT            5

/* TNTD_0 :: BVB_IN_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_MASK          0x00000010
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_SHIFT         4
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_DEFAULT       0x00000000

/* TNTD_0 :: BVB_IN_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_MASK           0x00000008
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_SHIFT          3
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_DEFAULT        0x00000000

/* TNTD_0 :: BVB_IN_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_MASK          0x00000004
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_SHIFT         2
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_DEFAULT       0x00000000

/* TNTD_0 :: BVB_IN_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_LONG_LINE_MASK             0x00000002
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_LONG_LINE_SHIFT            1
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_LONG_LINE_DEFAULT          0x00000000

/* TNTD_0 :: BVB_IN_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_SHORT_LINE_MASK            0x00000001
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_SHORT_LINE_SHIFT           0
#define BCHP_TNTD_0_BVB_IN_STATUS_CLEAR_SHORT_LINE_DEFAULT         0x00000000

/***************************************************************************
 *BVB_IN_STATUS - TNTD Broadcom Video Bus Input Status
 ***************************************************************************/
/* TNTD_0 :: BVB_IN_STATUS :: reserved0 [31:08] */
#define BCHP_TNTD_0_BVB_IN_STATUS_reserved0_MASK                   0xffffff00
#define BCHP_TNTD_0_BVB_IN_STATUS_reserved0_SHIFT                  8

/* TNTD_0 :: BVB_IN_STATUS :: ENABLE_ERROR [07:07] */
#define BCHP_TNTD_0_BVB_IN_STATUS_ENABLE_ERROR_MASK                0x00000080
#define BCHP_TNTD_0_BVB_IN_STATUS_ENABLE_ERROR_SHIFT               7

/* TNTD_0 :: BVB_IN_STATUS :: reserved1 [06:05] */
#define BCHP_TNTD_0_BVB_IN_STATUS_reserved1_MASK                   0x00000060
#define BCHP_TNTD_0_BVB_IN_STATUS_reserved1_SHIFT                  5

/* TNTD_0 :: BVB_IN_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_TNTD_0_BVB_IN_STATUS_MISSING_SYNC_MASK                0x00000010
#define BCHP_TNTD_0_BVB_IN_STATUS_MISSING_SYNC_SHIFT               4

/* TNTD_0 :: BVB_IN_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_TNTD_0_BVB_IN_STATUS_LONG_SOURCE_MASK                 0x00000008
#define BCHP_TNTD_0_BVB_IN_STATUS_LONG_SOURCE_SHIFT                3

/* TNTD_0 :: BVB_IN_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_TNTD_0_BVB_IN_STATUS_SHORT_SOURCE_MASK                0x00000004
#define BCHP_TNTD_0_BVB_IN_STATUS_SHORT_SOURCE_SHIFT               2

/* TNTD_0 :: BVB_IN_STATUS :: LONG_LINE [01:01] */
#define BCHP_TNTD_0_BVB_IN_STATUS_LONG_LINE_MASK                   0x00000002
#define BCHP_TNTD_0_BVB_IN_STATUS_LONG_LINE_SHIFT                  1

/* TNTD_0 :: BVB_IN_STATUS :: SHORT_LINE [00:00] */
#define BCHP_TNTD_0_BVB_IN_STATUS_SHORT_LINE_MASK                  0x00000001
#define BCHP_TNTD_0_BVB_IN_STATUS_SHORT_LINE_SHIFT                 0

/***************************************************************************
 *TNTD_VIDEO_MODE - TNTD 2D_3D Modes
 ***************************************************************************/
/* TNTD_0 :: TNTD_VIDEO_MODE :: reserved0 [31:02] */
#define BCHP_TNTD_0_TNTD_VIDEO_MODE_reserved0_MASK                 0xfffffffc
#define BCHP_TNTD_0_TNTD_VIDEO_MODE_reserved0_SHIFT                2

/* TNTD_0 :: TNTD_VIDEO_MODE :: BVB_VIDEO [01:00] */
#define BCHP_TNTD_0_TNTD_VIDEO_MODE_BVB_VIDEO_MASK                 0x00000003
#define BCHP_TNTD_0_TNTD_VIDEO_MODE_BVB_VIDEO_SHIFT                0
#define BCHP_TNTD_0_TNTD_VIDEO_MODE_BVB_VIDEO_DEFAULT              0x00000000
#define BCHP_TNTD_0_TNTD_VIDEO_MODE_BVB_VIDEO_MODE_2D              0
#define BCHP_TNTD_0_TNTD_VIDEO_MODE_BVB_VIDEO_MODE_3D_LEFT_RIGHT   1
#define BCHP_TNTD_0_TNTD_VIDEO_MODE_BVB_VIDEO_MODE_3D_OVER_UNDER   2

/***************************************************************************
 *SCRATCH_0 - TNTD Scratch Register
 ***************************************************************************/
/* TNTD_0 :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_TNTD_0_SCRATCH_0_VALUE_MASK                           0xffffffff
#define BCHP_TNTD_0_SCRATCH_0_VALUE_SHIFT                          0
#define BCHP_TNTD_0_SCRATCH_0_VALUE_DEFAULT                        0x00000000

#endif /* #ifndef BCHP_TNTD_0_H__ */

/* End of File */
