{
  "creator": "Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "$paramod\\mux2to1\\WIDTH=5": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "src": "verilog/mux2to1.v:45.1-52.10"
      },
      "ports": {
        "input0": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "input1": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11 ]
        },
        "select": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 13, 14, 15, 16, 17 ]
        }
      },
      "cells": {
        "$ternary$verilog/mux2to1.v:51$294": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6 ],
            "B": [ 7, 8, 9, 10, 11 ],
            "S": [ 12 ],
            "Y": [ 13, 14, 15, 16, 17 ]
          }
        }
      },
      "netnames": {
        "$ternary$verilog/mux2to1.v:51$294_Y": {
          "hide_name": 1,
          "bits": [ 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "verilog/mux2to1.v:51"
          }
        },
        "input0": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "verilog/mux2to1.v:46.24-46.30"
          }
        },
        "input1": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "verilog/mux2to1.v:47.24-47.30"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "verilog/mux2to1.v:49.24-49.27"
          }
        },
        "select": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "verilog/mux2to1.v:48.24-48.30"
          }
        }
      }
    },
    "ALUControl": {
      "attributes": {
        "src": "verilog/alu_control.v:52.1-250.10"
      },
      "ports": {
        "FuncCode": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "ALUCtl": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9, 10, 11, 12 ]
        },
        "Opcode": {
          "direction": "input",
          "bits": [ 13, 14, 15, 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "$0\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "$10\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "$11\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 34, 35, 36, 37, 38, 39, 40 ],
          "attributes": {
            "src": "verilog/alu_control.v:0.0-0.0"
          }
        },
        "$1\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 41, 42, 43, 44, 45, 46, 47 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "$2\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 48, 49, 50, 51, 52, 53, 54 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "$3\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "$4\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "$5\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 69, 70, 71, 72, 73, 74, 75 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "$6\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "$7\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 83, 84, 85, 86, 87, 88, 89 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "$8\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "$9\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "verilog/alu_control.v:82.2-249.5"
          }
        },
        "ALUCtl": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "verilog/alu_control.v:55.19-55.25"
          }
        },
        "FuncCode": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "verilog/alu_control.v:53.15-53.23"
          }
        },
        "Opcode": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "verilog/alu_control.v:54.15-54.21"
          }
        }
      }
    },
    "ForwardingUnit": {
      "attributes": {
        "src": "verilog/forwarding_unit.v:45.1-75.10"
      },
      "ports": {
        "rs1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "rs2": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11 ]
        },
        "MEM_RegWriteAddr": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16 ]
        },
        "WB_RegWriteAddr": {
          "direction": "input",
          "bits": [ 17, 18, 19, 20, 21 ]
        },
        "MEM_RegWrite": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WB_RegWrite": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "EX_CSRR_Addr": {
          "direction": "input",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "MEM_CSRR_Addr": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ]
        },
        "WB_CSRR_Addr": {
          "direction": "input",
          "bits": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        },
        "MEM_CSRR": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "WB_CSRR": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "MEM_fwd1": {
          "direction": "output",
          "bits": [ 62 ]
        },
        "MEM_fwd2": {
          "direction": "output",
          "bits": [ 63 ]
        },
        "WB_fwd1": {
          "direction": "output",
          "bits": [ 64 ]
        },
        "WB_fwd2": {
          "direction": "output",
          "bits": [ 65 ]
        }
      },
      "cells": {
        "$eq$verilog/forwarding_unit.v:66$220": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12, 13, 14, 15, 16 ],
            "B": [ 2, 3, 4, 5, 6 ],
            "Y": [ 66 ]
          }
        },
        "$eq$verilog/forwarding_unit.v:67$224": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12, 13, 14, 15, 16 ],
            "B": [ 7, 8, 9, 10, 11 ],
            "Y": [ 67 ]
          }
        },
        "$eq$verilog/forwarding_unit.v:67$226": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22 ],
            "B": [ "1" ],
            "Y": [ 68 ]
          }
        },
        "$eq$verilog/forwarding_unit.v:67$228": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
            "Y": [ 69 ]
          }
        },
        "$eq$verilog/forwarding_unit.v:67$229": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ "1" ],
            "Y": [ 70 ]
          }
        },
        "$eq$verilog/forwarding_unit.v:72$234": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17, 18, 19, 20, 21 ],
            "B": [ 2, 3, 4, 5, 6 ],
            "Y": [ 71 ]
          }
        },
        "$eq$verilog/forwarding_unit.v:73$240": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17, 18, 19, 20, 21 ],
            "B": [ 7, 8, 9, 10, 11 ],
            "Y": [ 72 ]
          }
        },
        "$eq$verilog/forwarding_unit.v:73$242": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ "1" ],
            "Y": [ 73 ]
          }
        },
        "$eq$verilog/forwarding_unit.v:73$246": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
            "Y": [ 74 ]
          }
        },
        "$eq$verilog/forwarding_unit.v:73$247": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ "1" ],
            "Y": [ 75 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:66$221": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 66 ],
            "Y": [ 77 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:67$225": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 67 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:67$227": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 68 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:67$230": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 70 ],
            "Y": [ 81 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:72$235": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 71 ],
            "Y": [ 83 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:72$237": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 84 ],
            "Y": [ 85 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:73$241": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 72 ],
            "Y": [ 87 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:73$243": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 73 ],
            "Y": [ 88 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:73$245": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 88 ],
            "B": [ 89 ],
            "Y": [ 90 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:73$248": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 75 ],
            "Y": [ 91 ]
          }
        },
        "$logic_and$verilog/forwarding_unit.v:73$250": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 92 ],
            "Y": [ 93 ]
          }
        },
        "$logic_or$verilog/forwarding_unit.v:67$231": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 81 ],
            "Y": [ 94 ]
          }
        },
        "$logic_or$verilog/forwarding_unit.v:73$251": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 90 ],
            "B": [ 93 ],
            "Y": [ 95 ]
          }
        },
        "$ne$verilog/forwarding_unit.v:66$219": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12, 13, 14, 15, 16 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "Y": [ 76 ]
          }
        },
        "$ne$verilog/forwarding_unit.v:67$223": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12, 13, 14, 15, 16 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "Y": [ 78 ]
          }
        },
        "$ne$verilog/forwarding_unit.v:72$233": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17, 18, 19, 20, 21 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "Y": [ 82 ]
          }
        },
        "$ne$verilog/forwarding_unit.v:72$236": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17, 18, 19, 20, 21 ],
            "B": [ 12, 13, 14, 15, 16 ],
            "Y": [ 84 ]
          }
        },
        "$ne$verilog/forwarding_unit.v:73$239": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17, 18, 19, 20, 21 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "Y": [ 86 ]
          }
        },
        "$ne$verilog/forwarding_unit.v:73$244": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17, 18, 19, 20, 21 ],
            "B": [ 12, 13, 14, 15, 16 ],
            "Y": [ 89 ]
          }
        },
        "$ne$verilog/forwarding_unit.v:73$249": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
            "B": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
            "Y": [ 92 ]
          }
        },
        "$ternary$verilog/forwarding_unit.v:66$222": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 22 ],
            "S": [ 77 ],
            "Y": [ 62 ]
          }
        },
        "$ternary$verilog/forwarding_unit.v:67$232": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 94 ],
            "Y": [ 63 ]
          }
        },
        "$ternary$verilog/forwarding_unit.v:72$238": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 23 ],
            "S": [ 85 ],
            "Y": [ 64 ]
          }
        },
        "$ternary$verilog/forwarding_unit.v:73$252": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 95 ],
            "Y": [ 65 ]
          }
        }
      },
      "netnames": {
        "$eq$verilog/forwarding_unit.v:66$220_Y": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:66"
          }
        },
        "$eq$verilog/forwarding_unit.v:67$224_Y": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          }
        },
        "$eq$verilog/forwarding_unit.v:67$226_Y": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          }
        },
        "$eq$verilog/forwarding_unit.v:67$228_Y": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          }
        },
        "$eq$verilog/forwarding_unit.v:67$229_Y": {
          "hide_name": 1,
          "bits": [ 70 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          }
        },
        "$eq$verilog/forwarding_unit.v:72$234_Y": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          }
        },
        "$eq$verilog/forwarding_unit.v:73$240_Y": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$eq$verilog/forwarding_unit.v:73$242_Y": {
          "hide_name": 1,
          "bits": [ 73 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$eq$verilog/forwarding_unit.v:73$246_Y": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$eq$verilog/forwarding_unit.v:73$247_Y": {
          "hide_name": 1,
          "bits": [ 75 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:66$221_Y": {
          "hide_name": 1,
          "bits": [ 77 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:66"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:67$225_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:67$227_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:67$230_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:72$235_Y": {
          "hide_name": 1,
          "bits": [ 83 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:72$237_Y": {
          "hide_name": 1,
          "bits": [ 85 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:73$241_Y": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:73$243_Y": {
          "hide_name": 1,
          "bits": [ 88 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:73$245_Y": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:73$248_Y": {
          "hide_name": 1,
          "bits": [ 91 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$logic_and$verilog/forwarding_unit.v:73$250_Y": {
          "hide_name": 1,
          "bits": [ 93 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$logic_or$verilog/forwarding_unit.v:67$231_Y": {
          "hide_name": 1,
          "bits": [ 94 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          }
        },
        "$logic_or$verilog/forwarding_unit.v:73$251_Y": {
          "hide_name": 1,
          "bits": [ 95 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$ne$verilog/forwarding_unit.v:66$219_Y": {
          "hide_name": 1,
          "bits": [ 76 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:66"
          }
        },
        "$ne$verilog/forwarding_unit.v:67$223_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          }
        },
        "$ne$verilog/forwarding_unit.v:72$233_Y": {
          "hide_name": 1,
          "bits": [ 82 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          }
        },
        "$ne$verilog/forwarding_unit.v:72$236_Y": {
          "hide_name": 1,
          "bits": [ 84 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          }
        },
        "$ne$verilog/forwarding_unit.v:73$239_Y": {
          "hide_name": 1,
          "bits": [ 86 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$ne$verilog/forwarding_unit.v:73$244_Y": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$ne$verilog/forwarding_unit.v:73$249_Y": {
          "hide_name": 1,
          "bits": [ 92 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "$ternary$verilog/forwarding_unit.v:66$222_Y": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:66"
          }
        },
        "$ternary$verilog/forwarding_unit.v:67$232_Y": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:67"
          }
        },
        "$ternary$verilog/forwarding_unit.v:72$238_Y": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:72"
          }
        },
        "$ternary$verilog/forwarding_unit.v:73$252_Y": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:73"
          }
        },
        "EX_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:52.15-52.27"
          }
        },
        "MEM_CSRR": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:55.9-55.17"
          }
        },
        "MEM_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:53.15-53.28"
          }
        },
        "MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:50.9-50.21"
          }
        },
        "MEM_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:48.14-48.30"
          }
        },
        "MEM_fwd1": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:57.10-57.18"
          }
        },
        "MEM_fwd2": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:58.10-58.18"
          }
        },
        "WB_CSRR": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:56.9-56.16"
          }
        },
        "WB_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:54.15-54.27"
          }
        },
        "WB_RegWrite": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:51.9-51.20"
          }
        },
        "WB_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:49.14-49.29"
          }
        },
        "WB_fwd1": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:59.10-59.17"
          }
        },
        "WB_fwd2": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:60.10-60.17"
          }
        },
        "rs1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:46.14-46.17"
          }
        },
        "rs2": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "verilog/forwarding_unit.v:47.14-47.17"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "verilog/stub_SB_MAC16.v:3.1-35.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "A_SIGNED": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "B_SIGNED": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "OPMODE0": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "OPMODE1": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "OPMODE2": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "OPMODE3": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "OPMODE4": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "OPMODE5": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CARRYIN": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CARRYOUT": {
          "direction": "output",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92 ]
        },
        "RESULT": {
          "direction": "output",
          "bits": [ 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:17.18-17.19"
          }
        },
        "A_SIGNED": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:23.18-23.26"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:18.18-18.19"
          }
        },
        "B_SIGNED": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:24.18-24.26"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:19.18-19.19"
          }
        },
        "CARRYIN": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:31.18-31.25"
          }
        },
        "CARRYOUT": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:32.19-32.27"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:22.18-22.20"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:21.18-21.21"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:20.18-20.19"
          }
        },
        "OPMODE0": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:25.18-25.25"
          }
        },
        "OPMODE1": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:26.18-26.25"
          }
        },
        "OPMODE2": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:27.18-27.25"
          }
        },
        "OPMODE3": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:28.18-28.25"
          }
        },
        "OPMODE4": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:29.18-29.25"
          }
        },
        "OPMODE5": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:30.18-30.25"
          }
        },
        "RESULT": {
          "hide_name": 0,
          "bits": [ 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
          "attributes": {
            "src": "verilog/stub_SB_MAC16.v:33.19-33.25"
          }
        }
      }
    },
    "adder_dsp": {
      "attributes": {
        "src": "verilog/dsp_adder.v:1.1-55.10"
      },
      "ports": {
        "input1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "input2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "is_sub": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "carry_out": {
          "direction": "output",
          "bits": [ 99 ]
        }
      },
      "cells": {
        "mac_inst": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_SIGNED": "0",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "00",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "00",
            "B_SIGNED": "0",
            "MODE_8x8": "0",
            "TOPADDSUB_CARRYSELECT": "00",
            "TOPADDSUB_LOWERINPUT": "00",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/dsp_adder.v:16.14-35.6"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "output",
            "ACCUMCO": "output",
            "ADDSUBBOT": "output",
            "ADDSUBTOP": "output",
            "AHOLD": "output",
            "B": "input",
            "BHOLD": "output",
            "C": "input",
            "CE": "input",
            "CHOLD": "output",
            "CI": "output",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "output",
            "IRSTBOT": "output",
            "IRSTTOP": "output",
            "O": "output",
            "OHOLDBOT": "output",
            "OHOLDTOP": "output",
            "OLOADBOT": "output",
            "OLOADTOP": "output",
            "ORSTBOT": "output",
            "ORSTTOP": "output",
            "SIGNEXTIN": "output",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "ACCUMCI": [ "0" ],
            "ACCUMCO": [ ],
            "ADDSUBBOT": [ 66 ],
            "ADDSUBTOP": [ 66 ],
            "AHOLD": [ "0" ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
            "BHOLD": [ "0" ],
            "C": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "CE": [ "1" ],
            "CHOLD": [ "0" ],
            "CI": [ "0" ],
            "CLK": [ "0" ],
            "CO": [ 99 ],
            "D": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "0" ],
            "SIGNEXTOUT": [ ]
          }
        }
      },
      "netnames": {
        "CO": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "verilog/dsp_adder.v:14.10-14.12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/dsp_adder.v:13.17-13.18"
          }
        },
        "carry_out": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "verilog/dsp_adder.v:6.12-6.21"
          }
        },
        "input1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "verilog/dsp_adder.v:2.18-2.24"
          }
        },
        "input2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "verilog/dsp_adder.v:3.18-3.24"
          }
        },
        "is_sub": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "verilog/dsp_adder.v:4.11-4.17"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/dsp_adder.v:5.19-5.22"
          }
        }
      }
    },
    "alu": {
      "attributes": {
        "src": "verilog/alu.v:57.1-174.10"
      },
      "ports": {
        "ALUctl": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ]
        },
        "ALUOut": {
          "direction": "output",
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "Branch_Enable": {
          "direction": "output",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$add$verilog/alu.v:162$29": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 106 ],
            "B": [ 72 ],
            "Y": [ 107 ]
          }
        },
        "$and$verilog/alu.v:152$26": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:152"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
            "B": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "Y": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ]
          }
        },
        "$and$verilog/alu.v:162$30": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 104 ],
            "Y": [ 172 ]
          }
        },
        "$and$verilog/alu.v:162$32": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 173 ],
            "B": [ 72 ],
            "Y": [ 174 ]
          }
        },
        "$and$verilog/alu.v:97$17": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:97"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "Y": [ 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206 ]
          }
        },
        "$eq$verilog/alu.v:164$34": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:164"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 207 ]
          }
        },
        "$eq$verilog/alu.v:165$35": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:165"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 208 ]
          }
        },
        "$eq$verilog/alu.v:77$11": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "1", "1", "0" ],
            "Y": [ 209 ]
          }
        },
        "$eq$verilog/alu.v:78$12": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:78"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "1", "1", "0" ],
            "Y": [ 210 ]
          }
        },
        "$logic_not$verilog/alu.v:165$36": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:165"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 208 ],
            "Y": [ 211 ]
          }
        },
        "$logic_or$verilog/alu.v:77$13": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209 ],
            "B": [ 210 ],
            "Y": [ 212 ]
          }
        },
        "$not$verilog/alu.v:152$25": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:152"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "Y": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ]
          }
        },
        "$not$verilog/alu.v:162$28": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 40 ],
            "Y": [ 106 ]
          }
        },
        "$not$verilog/alu.v:162$31": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 40 ],
            "Y": [ 173 ]
          }
        },
        "$not$verilog/alu.v:167$37": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:167"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104 ],
            "Y": [ 213 ]
          }
        },
        "$not$verilog/alu.v:169$38": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:169"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 214 ],
            "Y": [ 215 ]
          }
        },
        "$not$verilog/alu.v:82$14": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:82"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "Y": [ 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247 ]
          }
        },
        "$or$verilog/alu.v:102$18": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:102"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "Y": [ 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ]
          }
        },
        "$or$verilog/alu.v:147$24": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:147"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "Y": [ 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311 ]
          }
        },
        "$or$verilog/alu.v:162$33": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172 ],
            "B": [ 174 ],
            "Y": [ 214 ]
          }
        },
        "$shl$verilog/alu.v:132$22": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:132"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 41, 42, 43, 44, 45 ],
            "Y": [ 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343 ]
          }
        },
        "$shr$verilog/alu.v:122$20": {
          "hide_name": 1,
          "type": "$shr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:122"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 41, 42, 43, 44, 45 ],
            "Y": [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ]
          }
        },
        "$sshr$verilog/alu.v:127$21": {
          "hide_name": 1,
          "type": "$sshr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:127"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 41, 42, 43, 44, 45 ],
            "Y": [ 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ]
          }
        },
        "$ternary$verilog/alu.v:117$19": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:117"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 408 ],
            "Y": [ 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440 ]
          }
        },
        "$ternary$verilog/alu.v:82$15": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:82"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "B": [ 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247 ],
            "S": [ 212 ],
            "Y": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472 ]
          }
        },
        "$xor$verilog/alu.v:137$23": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/alu.v:137"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "Y": [ 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504 ]
          }
        },
        "alu_full_adder": {
          "hide_name": 0,
          "type": "full_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/alu.v:85.16-90.6"
          },
          "port_directions": {
            "carry_in": "input",
            "input1": "input",
            "input2": "input",
            "out": "output"
          },
          "connections": {
            "carry_in": [ 212 ],
            "input1": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "input2": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472 ],
            "out": [ 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 408 ]
          }
        }
      },
      "netnames": {
        "$0\\ALUOut[31:0]": {
          "hide_name": 1,
          "bits": [ 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567 ],
          "attributes": {
            "src": "verilog/alu.v:92.2-159.5"
          }
        },
        "$0\\Branch_Enable[0:0]": {
          "hide_name": 1,
          "bits": [ 568 ],
          "attributes": {
            "src": "verilog/alu.v:161.2-173.5"
          }
        },
        "$0\\unsigned_lt[0:0]": {
          "hide_name": 1,
          "bits": [ 569 ],
          "attributes": {
            "src": "verilog/alu.v:161.2-173.5"
          }
        },
        "$1\\ALUOut[31:0]": {
          "hide_name": 1,
          "bits": [ 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601 ],
          "attributes": {
            "src": "verilog/alu.v:92.2-159.5"
          }
        },
        "$1\\Branch_Enable[0:0]": {
          "hide_name": 1,
          "bits": [ 602 ],
          "attributes": {
            "src": "verilog/alu.v:161.2-173.5"
          }
        },
        "$2\\ALUOut[31:0]": {
          "hide_name": 1,
          "bits": [ 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634 ],
          "attributes": {
            "src": "verilog/alu.v:0.0-0.0"
          }
        },
        "$2\\Branch_Enable[0:0]": {
          "hide_name": 1,
          "bits": [ 635 ],
          "attributes": {
            "src": "verilog/alu.v:0.0-0.0"
          }
        },
        "$add$verilog/alu.v:162$29_Y": {
          "hide_name": 1,
          "bits": [ 107 ],
          "attributes": {
            "src": "verilog/alu.v:162"
          }
        },
        "$and$verilog/alu.v:152$26_Y": {
          "hide_name": 1,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ],
          "attributes": {
            "src": "verilog/alu.v:152"
          }
        },
        "$and$verilog/alu.v:162$30_Y": {
          "hide_name": 1,
          "bits": [ 172 ],
          "attributes": {
            "src": "verilog/alu.v:162"
          }
        },
        "$and$verilog/alu.v:162$32_Y": {
          "hide_name": 1,
          "bits": [ 174 ],
          "attributes": {
            "src": "verilog/alu.v:162"
          }
        },
        "$and$verilog/alu.v:97$17_Y": {
          "hide_name": 1,
          "bits": [ 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206 ],
          "attributes": {
            "src": "verilog/alu.v:97"
          }
        },
        "$eq$verilog/alu.v:164$34_Y": {
          "hide_name": 1,
          "bits": [ 207 ],
          "attributes": {
            "src": "verilog/alu.v:164"
          }
        },
        "$eq$verilog/alu.v:165$35_Y": {
          "hide_name": 1,
          "bits": [ 208 ],
          "attributes": {
            "src": "verilog/alu.v:165"
          }
        },
        "$eq$verilog/alu.v:77$11_Y": {
          "hide_name": 1,
          "bits": [ 209 ],
          "attributes": {
            "src": "verilog/alu.v:77"
          }
        },
        "$eq$verilog/alu.v:78$12_Y": {
          "hide_name": 1,
          "bits": [ 210 ],
          "attributes": {
            "src": "verilog/alu.v:78"
          }
        },
        "$logic_not$verilog/alu.v:165$36_Y": {
          "hide_name": 1,
          "bits": [ 211 ],
          "attributes": {
            "src": "verilog/alu.v:165"
          }
        },
        "$logic_or$verilog/alu.v:77$13_Y": {
          "hide_name": 1,
          "bits": [ 212 ],
          "attributes": {
            "src": "verilog/alu.v:77"
          }
        },
        "$not$verilog/alu.v:152$25_Y": {
          "hide_name": 1,
          "bits": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
          "attributes": {
            "src": "verilog/alu.v:152"
          }
        },
        "$not$verilog/alu.v:162$28_Y": {
          "hide_name": 1,
          "bits": [ 106 ],
          "attributes": {
            "src": "verilog/alu.v:162"
          }
        },
        "$not$verilog/alu.v:162$31_Y": {
          "hide_name": 1,
          "bits": [ 173 ],
          "attributes": {
            "src": "verilog/alu.v:162"
          }
        },
        "$not$verilog/alu.v:167$37_Y": {
          "hide_name": 1,
          "bits": [ 213 ],
          "attributes": {
            "src": "verilog/alu.v:167"
          }
        },
        "$not$verilog/alu.v:169$38_Y": {
          "hide_name": 1,
          "bits": [ 215 ],
          "attributes": {
            "src": "verilog/alu.v:169"
          }
        },
        "$not$verilog/alu.v:82$14_Y": {
          "hide_name": 1,
          "bits": [ 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247 ],
          "attributes": {
            "src": "verilog/alu.v:82"
          }
        },
        "$or$verilog/alu.v:102$18_Y": {
          "hide_name": 1,
          "bits": [ 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ],
          "attributes": {
            "src": "verilog/alu.v:102"
          }
        },
        "$or$verilog/alu.v:147$24_Y": {
          "hide_name": 1,
          "bits": [ 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311 ],
          "attributes": {
            "src": "verilog/alu.v:147"
          }
        },
        "$or$verilog/alu.v:162$33_Y": {
          "hide_name": 1,
          "bits": [ 214 ],
          "attributes": {
            "src": "verilog/alu.v:162"
          }
        },
        "$shl$verilog/alu.v:132$22_Y": {
          "hide_name": 1,
          "bits": [ 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343 ],
          "attributes": {
            "src": "verilog/alu.v:132"
          }
        },
        "$shr$verilog/alu.v:122$20_Y": {
          "hide_name": 1,
          "bits": [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ],
          "attributes": {
            "src": "verilog/alu.v:122"
          }
        },
        "$sshr$verilog/alu.v:127$21_Y": {
          "hide_name": 1,
          "bits": [ 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ],
          "attributes": {
            "src": "verilog/alu.v:127"
          }
        },
        "$ternary$verilog/alu.v:117$19_Y": {
          "hide_name": 1,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440 ],
          "attributes": {
            "src": "verilog/alu.v:117"
          }
        },
        "$ternary$verilog/alu.v:82$15_Y": {
          "hide_name": 1,
          "bits": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472 ],
          "attributes": {
            "src": "verilog/alu.v:82"
          }
        },
        "$xor$verilog/alu.v:137$23_Y": {
          "hide_name": 1,
          "bits": [ 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504 ],
          "attributes": {
            "src": "verilog/alu.v:137"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
          "attributes": {
            "src": "verilog/alu.v:59.16-59.17"
          }
        },
        "ALUOut": {
          "hide_name": 0,
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "verilog/alu.v:61.20-61.26"
          }
        },
        "ALUctl": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "verilog/alu.v:58.15-58.21"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
            "src": "verilog/alu.v:60.16-60.17"
          }
        },
        "Branch_Enable": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "verilog/alu.v:62.14-62.27"
          }
        },
        "adder_ci": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "verilog/alu.v:71.7-71.15"
          }
        },
        "adder_output": {
          "hide_name": 0,
          "bits": [ 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 408 ],
          "attributes": {
            "src": "verilog/alu.v:73.14-73.26"
          }
        },
        "input2": {
          "hide_name": 0,
          "bits": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472 ],
          "attributes": {
            "src": "verilog/alu.v:72.14-72.20"
          }
        },
        "unsigned_lt": {
          "hide_name": 0,
          "bits": [ 636 ],
          "attributes": {
            "src": "verilog/alu.v:162.3-162.14"
          }
        }
      }
    },
    "branch_decision": {
      "attributes": {
        "src": "verilog/branch_decide.v:47.1-59.10"
      },
      "ports": {
        "Branch": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Predicted": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Branch_Enable": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Jump": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Mispredict": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Decision": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Branch_Jump_Trigger": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$and$verilog/branch_decide.v:56$43": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_decide.v:56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$and$verilog/branch_decide.v:56$44": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_decide.v:56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "B": [ 9 ],
            "Y": [ 11 ]
          }
        },
        "$and$verilog/branch_decide.v:57$46": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_decide.v:57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$and$verilog/branch_decide.v:58$47": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_decide.v:58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$and$verilog/branch_decide.v:58$49": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_decide.v:58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 13 ],
            "Y": [ 6 ]
          }
        },
        "$logic_not$verilog/branch_decide.v:56$42": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_decide.v:56"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 10 ]
          }
        },
        "$logic_not$verilog/branch_decide.v:58$48": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_decide.v:58"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "Y": [ 13 ]
          }
        },
        "$or$verilog/branch_decide.v:56$45": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_decide.v:56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        }
      },
      "netnames": {
        "$and$verilog/branch_decide.v:56$43_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "verilog/branch_decide.v:56"
          }
        },
        "$and$verilog/branch_decide.v:56$44_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "verilog/branch_decide.v:56"
          }
        },
        "$and$verilog/branch_decide.v:57$46_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "verilog/branch_decide.v:57"
          }
        },
        "$and$verilog/branch_decide.v:58$47_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "verilog/branch_decide.v:58"
          }
        },
        "$and$verilog/branch_decide.v:58$49_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "verilog/branch_decide.v:58"
          }
        },
        "$logic_not$verilog/branch_decide.v:56$42_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "verilog/branch_decide.v:56"
          }
        },
        "$logic_not$verilog/branch_decide.v:58$48_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "verilog/branch_decide.v:58"
          }
        },
        "$or$verilog/branch_decide.v:56$45_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "verilog/branch_decide.v:56"
          }
        },
        "Branch": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/branch_decide.v:48.8-48.14"
          }
        },
        "Branch_Enable": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "verilog/branch_decide.v:50.8-50.21"
          }
        },
        "Branch_Jump_Trigger": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "verilog/branch_decide.v:54.9-54.28"
          }
        },
        "Decision": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "verilog/branch_decide.v:53.9-53.17"
          }
        },
        "Jump": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "verilog/branch_decide.v:51.8-51.12"
          }
        },
        "Mispredict": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "verilog/branch_decide.v:52.9-52.19"
          }
        },
        "Predicted": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "verilog/branch_decide.v:49.8-49.17"
          }
        }
      }
    },
    "branch_predictor": {
      "attributes": {
        "src": "verilog/branch_predictor.v:43.1-110.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "actual_branch_decision": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "branch_decode_sig": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "branch_mem_sig": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "in_addr": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "offset": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
        },
        "branch_addr": {
          "direction": "output",
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ]
        },
        "prediction": {
          "direction": "output",
          "bits": [ 102 ]
        }
      },
      "cells": {
        "$add$verilog/branch_predictor.v:108$64": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "B": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ]
          }
        },
        "$and$verilog/branch_predictor.v:103$52": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:103"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ 104 ],
            "Y": [ 105 ]
          }
        },
        "$and$verilog/branch_predictor.v:103$53": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:103"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104 ],
            "B": [ 3 ],
            "Y": [ 106 ]
          }
        },
        "$and$verilog/branch_predictor.v:103$55": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:103"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ 3 ],
            "Y": [ 107 ]
          }
        },
        "$and$verilog/branch_predictor.v:104$58": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ 108 ],
            "Y": [ 109 ]
          }
        },
        "$and$verilog/branch_predictor.v:104$60": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ 3 ],
            "Y": [ 111 ]
          }
        },
        "$and$verilog/branch_predictor.v:104$62": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ 3 ],
            "Y": [ 112 ]
          }
        },
        "$and$verilog/branch_predictor.v:109$65": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ 4 ],
            "Y": [ 102 ]
          }
        },
        "$logic_not$verilog/branch_predictor.v:104$57": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104 ],
            "Y": [ 108 ]
          }
        },
        "$logic_not$verilog/branch_predictor.v:104$59": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104 ],
            "Y": [ 110 ]
          }
        },
        "$or$verilog/branch_predictor.v:103$54": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:103"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 106 ],
            "Y": [ 113 ]
          }
        },
        "$or$verilog/branch_predictor.v:103$56": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:103"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 107 ],
            "Y": [ 114 ]
          }
        },
        "$or$verilog/branch_predictor.v:104$61": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 111 ],
            "Y": [ 115 ]
          }
        },
        "$or$verilog/branch_predictor.v:104$63": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 112 ],
            "Y": [ 116 ]
          }
        }
      },
      "netnames": {
        "$0\\branch_mem_sig_reg[0:0]": {
          "hide_name": 1,
          "bits": [ 117 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:92.2-94.5"
          }
        },
        "$0\\s[1:0]": {
          "hide_name": 1,
          "bits": [ 118, 119 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:101.2-106.5"
          }
        },
        "$1\\branch_mem_sig_reg[0:0]": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:0.0-0.0"
          }
        },
        "$1\\s[1:0]": {
          "hide_name": 1,
          "bits": [ 121, 122 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:0.0-0.0"
          }
        },
        "$add$verilog/branch_predictor.v:108$64_Y": {
          "hide_name": 1,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:108"
          }
        },
        "$and$verilog/branch_predictor.v:103$52_Y": {
          "hide_name": 1,
          "bits": [ 105 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:103"
          }
        },
        "$and$verilog/branch_predictor.v:103$53_Y": {
          "hide_name": 1,
          "bits": [ 106 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:103"
          }
        },
        "$and$verilog/branch_predictor.v:103$55_Y": {
          "hide_name": 1,
          "bits": [ 107 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:103"
          }
        },
        "$and$verilog/branch_predictor.v:104$58_Y": {
          "hide_name": 1,
          "bits": [ 109 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          }
        },
        "$and$verilog/branch_predictor.v:104$60_Y": {
          "hide_name": 1,
          "bits": [ 111 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          }
        },
        "$and$verilog/branch_predictor.v:104$62_Y": {
          "hide_name": 1,
          "bits": [ 112 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          }
        },
        "$and$verilog/branch_predictor.v:109$65_Y": {
          "hide_name": 1,
          "bits": [ 102 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:109"
          }
        },
        "$logic_not$verilog/branch_predictor.v:104$57_Y": {
          "hide_name": 1,
          "bits": [ 108 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          }
        },
        "$logic_not$verilog/branch_predictor.v:104$59_Y": {
          "hide_name": 1,
          "bits": [ 110 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          }
        },
        "$or$verilog/branch_predictor.v:103$54_Y": {
          "hide_name": 1,
          "bits": [ 113 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:103"
          }
        },
        "$or$verilog/branch_predictor.v:103$56_Y": {
          "hide_name": 1,
          "bits": [ 114 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:103"
          }
        },
        "$or$verilog/branch_predictor.v:104$61_Y": {
          "hide_name": 1,
          "bits": [ 115 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          }
        },
        "$or$verilog/branch_predictor.v:104$63_Y": {
          "hide_name": 1,
          "bits": [ 116 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:104"
          }
        },
        "actual_branch_decision": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:58.9-58.31"
          }
        },
        "branch_addr": {
          "hide_name": 0,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:67.16-67.27"
          }
        },
        "branch_decode_sig": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:59.9-59.26"
          }
        },
        "branch_mem_sig": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:60.9-60.23"
          }
        },
        "branch_mem_sig_reg": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:75.7-75.25"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:57.9-57.12"
          }
        },
        "in_addr": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:61.15-61.22"
          }
        },
        "offset": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:62.15-62.21"
          }
        },
        "prediction": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:68.10-68.20"
          }
        },
        "s": {
          "hide_name": 0,
          "bits": [ 104, 103 ],
          "attributes": {
            "src": "verilog/branch_predictor.v:73.12-73.13"
          }
        }
      }
    },
    "control": {
      "attributes": {
        "src": "verilog/control_unit.v:42.1-73.10"
      },
      "ports": {
        "opcode": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ]
        },
        "MemtoReg": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RegWrite": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "MemWrite": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "MemRead": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Branch": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "ALUSrc": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Jump": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Jalr": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "Lui": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "Auipc": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "Fence": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "CSRR": {
          "direction": "output",
          "bits": [ 20 ]
        }
      },
      "cells": {
        "$and$verilog/control_unit.v:61$69": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21 ],
            "B": [ 22 ],
            "Y": [ 23 ]
          }
        },
        "$and$verilog/control_unit.v:61$71": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 24 ],
            "Y": [ 25 ]
          }
        },
        "$and$verilog/control_unit.v:61$72": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25 ],
            "B": [ 2 ],
            "Y": [ 9 ]
          }
        },
        "$and$verilog/control_unit.v:62$77": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 26 ],
            "B": [ 2 ],
            "Y": [ 10 ]
          }
        },
        "$and$verilog/control_unit.v:63$79": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 7 ],
            "Y": [ 28 ]
          }
        },
        "$and$verilog/control_unit.v:63$81": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28 ],
            "B": [ 29 ],
            "Y": [ 11 ]
          }
        },
        "$and$verilog/control_unit.v:64$84": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 30 ],
            "B": [ 31 ],
            "Y": [ 32 ]
          }
        },
        "$and$verilog/control_unit.v:64$86": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 33 ],
            "Y": [ 34 ]
          }
        },
        "$and$verilog/control_unit.v:64$87": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 3 ],
            "Y": [ 12 ]
          }
        },
        "$and$verilog/control_unit.v:65$89": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 35 ],
            "Y": [ 36 ]
          }
        },
        "$and$verilog/control_unit.v:65$91": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36 ],
            "B": [ 37 ],
            "Y": [ 13 ]
          }
        },
        "$and$verilog/control_unit.v:67$96": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 7 ],
            "Y": [ 38 ]
          }
        },
        "$and$verilog/control_unit.v:67$98": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B": [ 39 ],
            "Y": [ 40 ]
          }
        },
        "$and$verilog/control_unit.v:67$99": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 40 ],
            "B": [ 4 ],
            "Y": [ 15 ]
          }
        },
        "$and$verilog/control_unit.v:68$100": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 7 ],
            "Y": [ 41 ]
          }
        },
        "$and$verilog/control_unit.v:68$102": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 42 ],
            "Y": [ 43 ]
          }
        },
        "$and$verilog/control_unit.v:68$104": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43 ],
            "B": [ 44 ],
            "Y": [ 45 ]
          }
        },
        "$and$verilog/control_unit.v:68$105": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45 ],
            "B": [ 4 ],
            "Y": [ 16 ]
          }
        },
        "$and$verilog/control_unit.v:69$107": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46 ],
            "B": [ 7 ],
            "Y": [ 47 ]
          }
        },
        "$and$verilog/control_unit.v:69$108": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47 ],
            "B": [ 6 ],
            "Y": [ 48 ]
          }
        },
        "$and$verilog/control_unit.v:69$110": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 48 ],
            "B": [ 49 ],
            "Y": [ 50 ]
          }
        },
        "$and$verilog/control_unit.v:69$111": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 4 ],
            "Y": [ 17 ]
          }
        },
        "$and$verilog/control_unit.v:70$114": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51 ],
            "B": [ 52 ],
            "Y": [ 53 ]
          }
        },
        "$and$verilog/control_unit.v:70$115": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 6 ],
            "Y": [ 54 ]
          }
        },
        "$and$verilog/control_unit.v:70$117": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 55 ],
            "Y": [ 56 ]
          }
        },
        "$and$verilog/control_unit.v:70$118": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 4 ],
            "Y": [ 18 ]
          }
        },
        "$and$verilog/control_unit.v:71$120": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57 ],
            "B": [ 5 ],
            "Y": [ 58 ]
          }
        },
        "$and$verilog/control_unit.v:71$121": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 4 ],
            "Y": [ 19 ]
          }
        },
        "$and$verilog/control_unit.v:72$122": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 6 ],
            "Y": [ 20 ]
          }
        },
        "$not$verilog/control_unit.v:61$67": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:61"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "Y": [ 21 ]
          }
        },
        "$not$verilog/control_unit.v:61$68": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:61"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "Y": [ 22 ]
          }
        },
        "$not$verilog/control_unit.v:61$70": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:61"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 24 ]
          }
        },
        "$not$verilog/control_unit.v:62$74": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:62"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "Y": [ 60 ]
          }
        },
        "$not$verilog/control_unit.v:63$78": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:63"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "Y": [ 27 ]
          }
        },
        "$not$verilog/control_unit.v:63$80": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:63"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "Y": [ 29 ]
          }
        },
        "$not$verilog/control_unit.v:64$82": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:64"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "Y": [ 30 ]
          }
        },
        "$not$verilog/control_unit.v:64$83": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:64"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "Y": [ 31 ]
          }
        },
        "$not$verilog/control_unit.v:64$85": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:64"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 33 ]
          }
        },
        "$not$verilog/control_unit.v:65$88": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:65"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "Y": [ 35 ]
          }
        },
        "$not$verilog/control_unit.v:65$90": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:65"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 37 ]
          }
        },
        "$not$verilog/control_unit.v:66$93": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "Y": [ 62 ]
          }
        },
        "$not$verilog/control_unit.v:66$94": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "Y": [ 63 ]
          }
        },
        "$not$verilog/control_unit.v:67$97": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "Y": [ 39 ]
          }
        },
        "$not$verilog/control_unit.v:68$101": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "Y": [ 42 ]
          }
        },
        "$not$verilog/control_unit.v:68$103": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 44 ]
          }
        },
        "$not$verilog/control_unit.v:69$106": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:69"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "Y": [ 46 ]
          }
        },
        "$not$verilog/control_unit.v:69$109": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:69"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 49 ]
          }
        },
        "$not$verilog/control_unit.v:70$112": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "Y": [ 51 ]
          }
        },
        "$not$verilog/control_unit.v:70$113": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "Y": [ 52 ]
          }
        },
        "$not$verilog/control_unit.v:70$116": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 55 ]
          }
        },
        "$not$verilog/control_unit.v:71$119": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "Y": [ 57 ]
          }
        },
        "$or$verilog/control_unit.v:62$73": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 7 ],
            "Y": [ 59 ]
          }
        },
        "$or$verilog/control_unit.v:62$75": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 4 ],
            "Y": [ 64 ]
          }
        },
        "$or$verilog/control_unit.v:62$76": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 6 ],
            "Y": [ 26 ]
          }
        },
        "$or$verilog/control_unit.v:66$92": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 6 ],
            "Y": [ 61 ]
          }
        },
        "$or$verilog/control_unit.v:66$95": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/control_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 63 ],
            "Y": [ 14 ]
          }
        }
      },
      "netnames": {
        "$and$verilog/control_unit.v:61$69_Y": {
          "hide_name": 1,
          "bits": [ 23 ],
          "attributes": {
            "src": "verilog/control_unit.v:61"
          }
        },
        "$and$verilog/control_unit.v:61$71_Y": {
          "hide_name": 1,
          "bits": [ 25 ],
          "attributes": {
            "src": "verilog/control_unit.v:61"
          }
        },
        "$and$verilog/control_unit.v:61$72_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "verilog/control_unit.v:61"
          }
        },
        "$and$verilog/control_unit.v:62$77_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "verilog/control_unit.v:62"
          }
        },
        "$and$verilog/control_unit.v:63$79_Y": {
          "hide_name": 1,
          "bits": [ 28 ],
          "attributes": {
            "src": "verilog/control_unit.v:63"
          }
        },
        "$and$verilog/control_unit.v:63$81_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "verilog/control_unit.v:63"
          }
        },
        "$and$verilog/control_unit.v:64$84_Y": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
            "src": "verilog/control_unit.v:64"
          }
        },
        "$and$verilog/control_unit.v:64$86_Y": {
          "hide_name": 1,
          "bits": [ 34 ],
          "attributes": {
            "src": "verilog/control_unit.v:64"
          }
        },
        "$and$verilog/control_unit.v:64$87_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "verilog/control_unit.v:64"
          }
        },
        "$and$verilog/control_unit.v:65$89_Y": {
          "hide_name": 1,
          "bits": [ 36 ],
          "attributes": {
            "src": "verilog/control_unit.v:65"
          }
        },
        "$and$verilog/control_unit.v:65$91_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "verilog/control_unit.v:65"
          }
        },
        "$and$verilog/control_unit.v:67$96_Y": {
          "hide_name": 1,
          "bits": [ 38 ],
          "attributes": {
            "src": "verilog/control_unit.v:67"
          }
        },
        "$and$verilog/control_unit.v:67$98_Y": {
          "hide_name": 1,
          "bits": [ 40 ],
          "attributes": {
            "src": "verilog/control_unit.v:67"
          }
        },
        "$and$verilog/control_unit.v:67$99_Y": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
            "src": "verilog/control_unit.v:67"
          }
        },
        "$and$verilog/control_unit.v:68$100_Y": {
          "hide_name": 1,
          "bits": [ 41 ],
          "attributes": {
            "src": "verilog/control_unit.v:68"
          }
        },
        "$and$verilog/control_unit.v:68$102_Y": {
          "hide_name": 1,
          "bits": [ 43 ],
          "attributes": {
            "src": "verilog/control_unit.v:68"
          }
        },
        "$and$verilog/control_unit.v:68$104_Y": {
          "hide_name": 1,
          "bits": [ 45 ],
          "attributes": {
            "src": "verilog/control_unit.v:68"
          }
        },
        "$and$verilog/control_unit.v:68$105_Y": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
            "src": "verilog/control_unit.v:68"
          }
        },
        "$and$verilog/control_unit.v:69$107_Y": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
            "src": "verilog/control_unit.v:69"
          }
        },
        "$and$verilog/control_unit.v:69$108_Y": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
            "src": "verilog/control_unit.v:69"
          }
        },
        "$and$verilog/control_unit.v:69$110_Y": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
            "src": "verilog/control_unit.v:69"
          }
        },
        "$and$verilog/control_unit.v:69$111_Y": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
            "src": "verilog/control_unit.v:69"
          }
        },
        "$and$verilog/control_unit.v:70$114_Y": {
          "hide_name": 1,
          "bits": [ 53 ],
          "attributes": {
            "src": "verilog/control_unit.v:70"
          }
        },
        "$and$verilog/control_unit.v:70$115_Y": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
            "src": "verilog/control_unit.v:70"
          }
        },
        "$and$verilog/control_unit.v:70$117_Y": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
            "src": "verilog/control_unit.v:70"
          }
        },
        "$and$verilog/control_unit.v:70$118_Y": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
            "src": "verilog/control_unit.v:70"
          }
        },
        "$and$verilog/control_unit.v:71$120_Y": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
            "src": "verilog/control_unit.v:71"
          }
        },
        "$and$verilog/control_unit.v:71$121_Y": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
            "src": "verilog/control_unit.v:71"
          }
        },
        "$and$verilog/control_unit.v:72$122_Y": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
            "src": "verilog/control_unit.v:72"
          }
        },
        "$not$verilog/control_unit.v:61$67_Y": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
            "src": "verilog/control_unit.v:61"
          }
        },
        "$not$verilog/control_unit.v:61$68_Y": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
            "src": "verilog/control_unit.v:61"
          }
        },
        "$not$verilog/control_unit.v:61$70_Y": {
          "hide_name": 1,
          "bits": [ 24 ],
          "attributes": {
            "src": "verilog/control_unit.v:61"
          }
        },
        "$not$verilog/control_unit.v:62$74_Y": {
          "hide_name": 1,
          "bits": [ 60 ],
          "attributes": {
            "src": "verilog/control_unit.v:62"
          }
        },
        "$not$verilog/control_unit.v:63$78_Y": {
          "hide_name": 1,
          "bits": [ 27 ],
          "attributes": {
            "src": "verilog/control_unit.v:63"
          }
        },
        "$not$verilog/control_unit.v:63$80_Y": {
          "hide_name": 1,
          "bits": [ 29 ],
          "attributes": {
            "src": "verilog/control_unit.v:63"
          }
        },
        "$not$verilog/control_unit.v:64$82_Y": {
          "hide_name": 1,
          "bits": [ 30 ],
          "attributes": {
            "src": "verilog/control_unit.v:64"
          }
        },
        "$not$verilog/control_unit.v:64$83_Y": {
          "hide_name": 1,
          "bits": [ 31 ],
          "attributes": {
            "src": "verilog/control_unit.v:64"
          }
        },
        "$not$verilog/control_unit.v:64$85_Y": {
          "hide_name": 1,
          "bits": [ 33 ],
          "attributes": {
            "src": "verilog/control_unit.v:64"
          }
        },
        "$not$verilog/control_unit.v:65$88_Y": {
          "hide_name": 1,
          "bits": [ 35 ],
          "attributes": {
            "src": "verilog/control_unit.v:65"
          }
        },
        "$not$verilog/control_unit.v:65$90_Y": {
          "hide_name": 1,
          "bits": [ 37 ],
          "attributes": {
            "src": "verilog/control_unit.v:65"
          }
        },
        "$not$verilog/control_unit.v:66$93_Y": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
            "src": "verilog/control_unit.v:66"
          }
        },
        "$not$verilog/control_unit.v:66$94_Y": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
            "src": "verilog/control_unit.v:66"
          }
        },
        "$not$verilog/control_unit.v:67$97_Y": {
          "hide_name": 1,
          "bits": [ 39 ],
          "attributes": {
            "src": "verilog/control_unit.v:67"
          }
        },
        "$not$verilog/control_unit.v:68$101_Y": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
            "src": "verilog/control_unit.v:68"
          }
        },
        "$not$verilog/control_unit.v:68$103_Y": {
          "hide_name": 1,
          "bits": [ 44 ],
          "attributes": {
            "src": "verilog/control_unit.v:68"
          }
        },
        "$not$verilog/control_unit.v:69$106_Y": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
            "src": "verilog/control_unit.v:69"
          }
        },
        "$not$verilog/control_unit.v:69$109_Y": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
            "src": "verilog/control_unit.v:69"
          }
        },
        "$not$verilog/control_unit.v:70$112_Y": {
          "hide_name": 1,
          "bits": [ 51 ],
          "attributes": {
            "src": "verilog/control_unit.v:70"
          }
        },
        "$not$verilog/control_unit.v:70$113_Y": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
            "src": "verilog/control_unit.v:70"
          }
        },
        "$not$verilog/control_unit.v:70$116_Y": {
          "hide_name": 1,
          "bits": [ 55 ],
          "attributes": {
            "src": "verilog/control_unit.v:70"
          }
        },
        "$not$verilog/control_unit.v:71$119_Y": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
            "src": "verilog/control_unit.v:71"
          }
        },
        "$or$verilog/control_unit.v:62$73_Y": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
            "src": "verilog/control_unit.v:62"
          }
        },
        "$or$verilog/control_unit.v:62$75_Y": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
            "src": "verilog/control_unit.v:62"
          }
        },
        "$or$verilog/control_unit.v:62$76_Y": {
          "hide_name": 1,
          "bits": [ 26 ],
          "attributes": {
            "src": "verilog/control_unit.v:62"
          }
        },
        "$or$verilog/control_unit.v:66$92_Y": {
          "hide_name": 1,
          "bits": [ 61 ],
          "attributes": {
            "src": "verilog/control_unit.v:66"
          }
        },
        "$or$verilog/control_unit.v:66$95_Y": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
            "src": "verilog/control_unit.v:66"
          }
        },
        "ALUSrc": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.56-59.62"
          }
        },
        "Auipc": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.81-59.86"
          }
        },
        "Branch": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.48-59.54"
          }
        },
        "CSRR": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.95-59.99"
          }
        },
        "Fence": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.88-59.93"
          }
        },
        "Jalr": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.70-59.74"
          }
        },
        "Jump": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.64-59.68"
          }
        },
        "Lui": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.76-59.79"
          }
        },
        "MemRead": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.39-59.46"
          }
        },
        "MemWrite": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.29-59.37"
          }
        },
        "MemtoReg": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.9-59.17"
          }
        },
        "RegWrite": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "verilog/control_unit.v:59.19-59.27"
          }
        },
        "opcode": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "verilog/control_unit.v:58.14-58.20"
          }
        }
      }
    },
    "cpu": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "verilog/cpu.v:45.1-499.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "inst_mem_in": {
          "direction": "output",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "inst_mem_out": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "data_mem_out": {
          "direction": "input",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "data_mem_addr": {
          "direction": "output",
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
        },
        "data_mem_WrData": {
          "direction": "output",
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ]
        },
        "data_mem_memwrite": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "data_mem_memread": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "data_mem_sign_mask": {
          "direction": "output",
          "bits": [ 165, 166, 167, 168 ]
        }
      },
      "cells": {
        "$and$verilog/cpu.v:291$123": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:291"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 169 ],
            "B": [ 170 ],
            "Y": [ 171 ]
          }
        },
        "$or$verilog/cpu.v:487$124": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:487"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172 ],
            "B": [ 173 ],
            "Y": [ 174 ]
          }
        },
        "$or$verilog/cpu.v:488$125": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:488"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172 ],
            "B": [ 175 ],
            "Y": [ 176 ]
          }
        },
        "$or$verilog/cpu.v:488$126": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:488"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 176 ],
            "B": [ 173 ],
            "Y": [ 177 ]
          }
        },
        "$or$verilog/cpu.v:488$127": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:488"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 177 ],
            "B": [ 178 ],
            "Y": [ 179 ]
          }
        },
        "ControlAndStatus_registers": {
          "hide_name": 0,
          "type": "csr_file",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:254.11-261.4"
          },
          "port_directions": {
            "clk": "input",
            "rdAddr_CSR": "input",
            "rdVal_CSR": "output",
            "wrAddr_CSR": "input",
            "wrVal_CSR": "input",
            "write": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "rdAddr_CSR": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
            "rdVal_CSR": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223 ],
            "wrAddr_CSR": [ 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235 ],
            "wrVal_CSR": [ 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ],
            "write": [ 268 ]
          }
        },
        "PC": {
          "hide_name": 0,
          "type": "program_counter",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:172.18-176.4"
          },
          "port_directions": {
            "clk": "input",
            "inAddr": "input",
            "outAddr": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "inAddr": [ 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300 ],
            "outAddr": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
          }
        },
        "RegA_AddrFwdFlush_mux": {
          "hide_name": 0,
          "type": "$paramod\\mux2to1\\WIDTH=5",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/cpu.v:277.15-282.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 301, 302, 303, 304, 305 ],
            "input1": [ "0", "0", "0", "0", "0" ],
            "out": [ 306, 307, 308, 309, 310 ],
            "select": [ 171 ]
          }
        },
        "RegA_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:263.10-268.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ],
            "input1": [ 301, 302, 303, 304, 305, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "out": [ 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374 ],
            "select": [ 171 ]
          }
        },
        "RegB_AddrFwdFlush_mux": {
          "hide_name": 0,
          "type": "$paramod\\mux2to1\\WIDTH=5",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/cpu.v:284.15-289.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 375, 376, 377, 378, 379 ],
            "input1": [ "0", "0", "0", "0", "0" ],
            "out": [ 380, 381, 382, 383, 384 ],
            "select": [ 169 ]
          }
        },
        "RegB_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:270.10-275.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416 ],
            "input1": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223 ],
            "out": [ 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448 ],
            "select": [ 169 ]
          }
        },
        "addr_adder": {
          "hide_name": 0,
          "type": "dsp_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:315.12-319.4"
          },
          "port_directions": {
            "input1": "input",
            "input2": "input",
            "out": "output"
          },
          "connections": {
            "input1": [ 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480 ],
            "input2": [ 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512 ],
            "out": [ 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544 ]
          }
        },
        "addr_adder_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:308.10-313.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576 ],
            "input1": [ 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608 ],
            "out": [ 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480 ],
            "select": [ 609 ]
          }
        },
        "alu_control": {
          "hide_name": 0,
          "type": "ALUControl",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4"
          },
          "port_directions": {
            "ALUCtl": "output",
            "FuncCode": "input",
            "Opcode": "input"
          },
          "connections": {
            "ALUCtl": [ 610, 611, 612, 613, 614, 615, 616 ],
            "FuncCode": [ 617, 618, 170, 619 ],
            "Opcode": [ 620, 621, 622, 623, 624, 625, 626 ]
          }
        },
        "alu_main": {
          "hide_name": 0,
          "type": "alu",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4"
          },
          "port_directions": {
            "A": "input",
            "ALUOut": "output",
            "ALUctl": "input",
            "B": "input",
            "Branch_Enable": "output"
          },
          "connections": {
            "A": [ 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608 ],
            "ALUOut": [ 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ],
            "ALUctl": [ 659, 660, 661, 662, 663, 664, 665 ],
            "B": [ 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697 ],
            "Branch_Enable": [ 698 ]
          }
        },
        "alu_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:321.10-326.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "input1": [ 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512 ],
            "out": [ 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697 ],
            "select": [ 699 ]
          }
        },
        "auipc_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:361.10-366.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731 ],
            "input1": [ 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763 ],
            "out": [ 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795 ],
            "select": [ 796 ]
          }
        },
        "branch_decide": {
          "hide_name": 0,
          "type": "branch_decision",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:351.18-359.4"
          },
          "port_directions": {
            "Branch": "input",
            "Branch_Enable": "input",
            "Branch_Jump_Trigger": "output",
            "Decision": "output",
            "Jump": "input",
            "Mispredict": "output",
            "Predicted": "input"
          },
          "connections": {
            "Branch": [ 797 ],
            "Branch_Enable": [ 798 ],
            "Branch_Jump_Trigger": [ 172 ],
            "Decision": [ 799 ],
            "Jump": [ 800 ],
            "Mispredict": [ 173 ],
            "Predicted": [ 801 ]
          }
        },
        "branch_predictor_FSM": {
          "hide_name": 0,
          "type": "branch_predictor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:452.19-461.4"
          },
          "port_directions": {
            "actual_branch_decision": "input",
            "branch_addr": "output",
            "branch_decode_sig": "input",
            "branch_mem_sig": "input",
            "clk": "input",
            "in_addr": "input",
            "offset": "input",
            "prediction": "output"
          },
          "connections": {
            "actual_branch_decision": [ 799 ],
            "branch_addr": [ 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833 ],
            "branch_decode_sig": [ 834 ],
            "branch_mem_sig": [ 797 ],
            "clk": [ 2 ],
            "in_addr": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866 ],
            "offset": [ 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898 ],
            "prediction": [ 175 ]
          }
        },
        "branch_predictor_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:463.10-468.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930 ],
            "input1": [ 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833 ],
            "out": [ 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962 ],
            "select": [ 175 ]
          }
        },
        "cont_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:220.10-225.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 963, 964, 965, 169, 966, 967, 968, 969, 970, 971, 972, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "input1": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "out": [ 973, 974, 975, 976, 977, 978, 834, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003 ],
            "select": [ 174 ]
          }
        },
        "control_unit": {
          "hide_name": 0,
          "type": "control",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:204.10-218.4"
          },
          "port_directions": {
            "ALUSrc": "output",
            "Auipc": "output",
            "Branch": "output",
            "CSRR": "output",
            "Fence": "output",
            "Jalr": "output",
            "Jump": "output",
            "Lui": "output",
            "MemRead": "output",
            "MemWrite": "output",
            "MemtoReg": "output",
            "RegWrite": "output",
            "opcode": "input"
          },
          "connections": {
            "ALUSrc": [ 971 ],
            "Auipc": [ 969 ],
            "Branch": [ 968 ],
            "CSRR": [ 169 ],
            "Fence": [ 178 ],
            "Jalr": [ 972 ],
            "Jump": [ 963 ],
            "Lui": [ 970 ],
            "MemRead": [ 967 ],
            "MemWrite": [ 966 ],
            "MemtoReg": [ 964 ],
            "RegWrite": [ 965 ],
            "opcode": [ 620, 621, 622, 623, 624, 625, 626 ]
          }
        },
        "dataMemOut_fwd_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:444.10-449.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731 ],
            "input1": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "out": [ 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035 ],
            "select": [ 1036 ]
          }
        },
        "ex_cont_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:301.10-306.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "input1": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "out": [ 1046, 1047, 1048, 1049, 163, 164, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075 ],
            "select": [ 172 ]
          }
        },
        "ex_mem_reg": {
          "hide_name": 0,
          "type": "ex_mem",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:344.9-348.4"
          },
          "port_directions": {
            "clk": "input",
            "data_in": "input",
            "data_out": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "data_in": [ 1046, 1047, 1048, 1049, 163, 164, 1050, 1051, 1052, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 698, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092 ],
            "data_out": [ 800, 1036, 1093, 1094, 1095, 1096, 797, 801, 796, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 798, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177 ]
          }
        },
        "fence_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:185.10-190.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209 ],
            "input1": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "out": [ 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930 ],
            "select": [ 178 ]
          }
        },
        "forwarding_unit": {
          "hide_name": 0,
          "type": "ForwardingUnit",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:398.17-414.4"
          },
          "port_directions": {
            "EX_CSRR_Addr": "input",
            "MEM_CSRR": "input",
            "MEM_CSRR_Addr": "input",
            "MEM_RegWrite": "input",
            "MEM_RegWriteAddr": "input",
            "MEM_fwd1": "output",
            "MEM_fwd2": "output",
            "WB_CSRR": "input",
            "WB_CSRR_Addr": "input",
            "WB_RegWrite": "input",
            "WB_RegWriteAddr": "input",
            "WB_fwd1": "output",
            "WB_fwd2": "output",
            "rs1": "input",
            "rs2": "input"
          },
          "connections": {
            "EX_CSRR_Addr": [ 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092 ],
            "MEM_CSRR": [ 1094 ],
            "MEM_CSRR_Addr": [ 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177 ],
            "MEM_RegWrite": [ 1093 ],
            "MEM_RegWriteAddr": [ 1161, 1162, 1163, 1164, 1165 ],
            "MEM_fwd1": [ 1210 ],
            "MEM_fwd2": [ 1211 ],
            "WB_CSRR": [ 268 ],
            "WB_CSRR_Addr": [ 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235 ],
            "WB_RegWrite": [ 1212 ],
            "WB_RegWriteAddr": [ 1213, 1214, 1215, 1216, 1217 ],
            "WB_fwd1": [ 1218 ],
            "WB_fwd2": [ 1219 ],
            "rs1": [ 1220, 1221, 1222, 1223, 1224 ],
            "rs2": [ 1225, 1226, 1227, 1228, 1229 ]
          }
        },
        "id_ex_reg": {
          "hide_name": 0,
          "type": "id_ex",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:294.8-298.4"
          },
          "port_directions": {
            "clk": "input",
            "data_in": "input",
            "data_out": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "data_in": [ 973, 974, 975, 976, 977, 978, 834, 175, 979, 980, 981, 982, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 610, 611, 612, 613, 614, 615, 616, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 306, 307, 308, 309, 310, 380, 381, 382, 383, 384, 375, 376, 377, 378, 379, 1239, 1240, 1241, 1242, 1243, 619, 1244 ],
            "data_out": [ 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1245, 699, 609, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 659, 660, 661, 662, 663, 664, 665, 165, 166, 167, 168, 1076, 1077, 1078, 1079, 1080, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092 ]
          }
        },
        "if_id_reg": {
          "hide_name": 0,
          "type": "if_id",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:195.8-199.4"
          },
          "port_directions": {
            "clk": "input",
            "data_in": "input",
            "data_out": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "data_in": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
            "data_out": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 620, 621, 622, 623, 624, 625, 626, 1234, 1235, 1236, 1237, 1238, 617, 618, 170, 301, 302, 303, 304, 305, 375, 376, 377, 378, 379, 1239, 1240, 1241, 1242, 1243, 619, 1244 ]
          }
        },
        "immediate_generator": {
          "hide_name": 0,
          "type": "imm_gen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:238.10-241.4"
          },
          "port_directions": {
            "imm": "output",
            "inst": "input"
          },
          "connections": {
            "imm": [ 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898 ],
            "inst": [ 620, 621, 622, 623, 624, 625, 626, 1234, 1235, 1236, 1237, 1238, 617, 618, 170, 301, 302, 303, 304, 305, 375, 376, 377, 378, 379, 1239, 1240, 1241, 1242, 1243, 619, 1244 ]
          }
        },
        "inst_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:178.10-183.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "input1": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "out": [ 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
            "select": [ 179 ]
          }
        },
        "lui_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:336.10-341.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ],
            "input1": [ 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512 ],
            "out": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
            "select": [ 1245 ]
          }
        },
        "mem_csrr_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:368.10-373.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795 ],
            "input1": [ 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160 ],
            "out": [ 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361 ],
            "select": [ 1094 ]
          }
        },
        "mem_fwd1_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:416.10-421.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277 ],
            "input1": [ 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035 ],
            "out": [ 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393 ],
            "select": [ 1210 ]
          }
        },
        "mem_fwd2_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:423.10-428.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309 ],
            "input1": [ 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035 ],
            "out": [ 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ],
            "select": [ 1211 ]
          }
        },
        "mem_regwb_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:479.10-484.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361 ],
            "input1": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "out": [ 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457 ],
            "select": [ 1036 ]
          }
        },
        "mem_wb_reg": {
          "hide_name": 0,
          "type": "mem_wb",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:376.9-380.4"
          },
          "port_directions": {
            "clk": "input",
            "data_in": "input",
            "data_out": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "data_in": [ 800, 1036, 1093, 1094, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177 ],
            "data_out": [ 1458, 1459, 1212, 268, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1213, 1214, 1215, 1216, 1217, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235 ]
          }
        },
        "mistaken_branch_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:470.10-475.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962 ],
            "input1": [ 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576 ],
            "out": [ 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555 ],
            "select": [ 173 ]
          }
        },
        "pc_adder": {
          "hide_name": 0,
          "type": "dsp_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:166.12-170.4"
          },
          "port_directions": {
            "input1": "input",
            "input2": "input",
            "out": "output"
          },
          "connections": {
            "input1": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "input2": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "out": [ 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209 ]
          }
        },
        "pc_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:159.10-164.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555 ],
            "input1": [ 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763 ],
            "out": [ 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300 ],
            "select": [ 172 ]
          }
        },
        "reg_dat_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:390.10-395.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457 ],
            "input1": [ 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576 ],
            "out": [ 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587 ],
            "select": [ 800 ]
          }
        },
        "register_files": {
          "hide_name": 0,
          "type": "regfile",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:227.10-236.4"
          },
          "port_directions": {
            "clk": "input",
            "rdAddrA": "input",
            "rdAddrB": "input",
            "rdDataA": "output",
            "rdDataB": "output",
            "wrAddr": "input",
            "wrData": "input",
            "write": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "rdAddrA": [ 1325, 1326, 1327, 1328, 1329 ],
            "rdAddrB": [ 180, 181, 182, 183, 184 ],
            "rdDataA": [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ],
            "rdDataB": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416 ],
            "wrAddr": [ 1161, 1162, 1163, 1164, 1165 ],
            "wrData": [ 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587 ],
            "write": [ 1093 ]
          }
        },
        "sign_mask_gen_inst": {
          "hide_name": 0,
          "type": "sign_mask_gen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:249.16-252.4"
          },
          "port_directions": {
            "func3": "input",
            "sign_mask": "output"
          },
          "connections": {
            "func3": [ 617, 618, 170 ],
            "sign_mask": [ 1230, 1231, 1232, 1233 ]
          }
        },
        "wb_fwd1_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:430.10-435.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393 ],
            "input1": [ 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619 ],
            "out": [ 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608 ],
            "select": [ 1218 ]
          }
        },
        "wb_fwd2_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:437.10-442.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ],
            "input1": [ 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619 ],
            "out": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "select": [ 1219 ]
          }
        },
        "wb_mux": {
          "hide_name": 0,
          "type": "mux2to1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:383.10-388.4"
          },
          "port_directions": {
            "input0": "input",
            "input1": "input",
            "out": "output",
            "select": "input"
          },
          "connections": {
            "input0": [ 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491 ],
            "input1": [ 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523 ],
            "out": [ 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619 ],
            "select": [ 1459 ]
          }
        }
      },
      "netnames": {
        "$and$verilog/cpu.v:291$123_Y": {
          "hide_name": 1,
          "bits": [ 171 ],
          "attributes": {
            "src": "verilog/cpu.v:291"
          }
        },
        "$or$verilog/cpu.v:487$124_Y": {
          "hide_name": 1,
          "bits": [ 174 ],
          "attributes": {
            "src": "verilog/cpu.v:487"
          }
        },
        "$or$verilog/cpu.v:488$125_Y": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
            "src": "verilog/cpu.v:488"
          }
        },
        "$or$verilog/cpu.v:488$126_Y": {
          "hide_name": 1,
          "bits": [ 177 ],
          "attributes": {
            "src": "verilog/cpu.v:488"
          }
        },
        "$or$verilog/cpu.v:488$127_Y": {
          "hide_name": 1,
          "bits": [ 179 ],
          "attributes": {
            "src": "verilog/cpu.v:488"
          }
        },
        "ALUSrc1": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
            "src": "verilog/cpu.v:86.9-86.16"
          }
        },
        "Auipc1": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
            "src": "verilog/cpu.v:88.9-88.15"
          }
        },
        "Branch1": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
            "src": "verilog/cpu.v:83.9-83.16"
          }
        },
        "CSRRI_signal": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "verilog/cpu.v:91.9-91.21"
          }
        },
        "CSRR_signal": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "verilog/cpu.v:90.9-90.20"
          }
        },
        "Fence_signal": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "verilog/cpu.v:89.9-89.21"
          }
        },
        "Jalr1": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
            "src": "verilog/cpu.v:85.9-85.14"
          }
        },
        "Jump1": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
            "src": "verilog/cpu.v:84.9-84.14"
          }
        },
        "Lui1": {
          "hide_name": 0,
          "bits": [ 970 ],
          "attributes": {
            "src": "verilog/cpu.v:87.9-87.13"
          }
        },
        "MemRead1": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
            "src": "verilog/cpu.v:82.9-82.17"
          }
        },
        "MemWrite1": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
            "src": "verilog/cpu.v:81.9-81.18"
          }
        },
        "MemtoReg1": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "src": "verilog/cpu.v:79.9-79.18"
          }
        },
        "RegA_AddrFwdFlush_mux_out": {
          "hide_name": 0,
          "bits": [ 306, 307, 308, 309, 310 ],
          "attributes": {
            "src": "verilog/cpu.v:102.14-102.39"
          }
        },
        "RegA_mux_out": {
          "hide_name": 0,
          "bits": [ 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374 ],
          "attributes": {
            "src": "verilog/cpu.v:100.15-100.27"
          }
        },
        "RegB_AddrFwdFlush_mux_out": {
          "hide_name": 0,
          "bits": [ 380, 381, 382, 383, 384 ],
          "attributes": {
            "src": "verilog/cpu.v:103.14-103.39"
          }
        },
        "RegB_mux_out": {
          "hide_name": 0,
          "bits": [ 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448 ],
          "attributes": {
            "src": "verilog/cpu.v:101.15-101.27"
          }
        },
        "RegWrite1": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
            "src": "verilog/cpu.v:80.9-80.18"
          }
        },
        "actual_branch_decision": {
          "hide_name": 0,
          "bits": [ 799 ],
          "attributes": {
            "src": "verilog/cpu.v:151.9-151.31"
          }
        },
        "addr_adder_mux_out": {
          "hide_name": 0,
          "bits": [ 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480 ],
          "attributes": {
            "src": "verilog/cpu.v:111.15-111.33"
          }
        },
        "addr_adder_sum": {
          "hide_name": 0,
          "bits": [ 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544 ],
          "attributes": {
            "src": "verilog/cpu.v:113.15-113.29"
          }
        },
        "alu_branch_enable": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
            "src": "verilog/cpu.v:115.9-115.26"
          }
        },
        "alu_ctl": {
          "hide_name": 0,
          "bits": [ 610, 611, 612, 613, 614, 615, 616 ],
          "attributes": {
            "src": "verilog/cpu.v:114.14-114.21"
          }
        },
        "alu_mux_out": {
          "hide_name": 0,
          "bits": [ 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697 ],
          "attributes": {
            "src": "verilog/cpu.v:112.15-112.26"
          }
        },
        "alu_result": {
          "hide_name": 0,
          "bits": [ 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ],
          "attributes": {
            "src": "verilog/cpu.v:116.15-116.25"
          }
        },
        "auipc_mux_out": {
          "hide_name": 0,
          "bits": [ 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795 ],
          "attributes": {
            "src": "verilog/cpu.v:122.15-122.28"
          }
        },
        "branch_predictor_addr": {
          "hide_name": 0,
          "bits": [ 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833 ],
          "attributes": {
            "src": "verilog/cpu.v:148.15-148.36"
          }
        },
        "branch_predictor_mux_out": {
          "hide_name": 0,
          "bits": [ 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962 ],
          "attributes": {
            "src": "verilog/cpu.v:150.15-150.39"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/cpu.v:46.11-46.14"
          }
        },
        "cont_mux_out": {
          "hide_name": 0,
          "bits": [ 973, 974, 975, 976, 977, 978, 834, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003 ],
          "attributes": {
            "src": "verilog/cpu.v:96.15-96.27"
          }
        },
        "dataMemOut_fwd_mux_out": {
          "hide_name": 0,
          "bits": [ 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035 ],
          "attributes": {
            "src": "verilog/cpu.v:134.15-134.37"
          }
        },
        "dataMem_sign_mask": {
          "hide_name": 0,
          "bits": [ 1230, 1231, 1232, 1233 ],
          "attributes": {
            "src": "verilog/cpu.v:105.14-105.31"
          }
        },
        "data_mem_WrData": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "verilog/cpu.v:51.19-51.34"
          }
        },
        "data_mem_addr": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "verilog/cpu.v:50.19-50.32"
          }
        },
        "data_mem_memread": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "verilog/cpu.v:53.19-53.35"
          }
        },
        "data_mem_memwrite": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "verilog/cpu.v:52.19-52.36"
          }
        },
        "data_mem_out": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/cpu.v:49.19-49.31"
          }
        },
        "data_mem_sign_mask": {
          "hide_name": 0,
          "bits": [ 165, 166, 167, 168 ],
          "attributes": {
            "src": "verilog/cpu.v:54.19-54.37"
          }
        },
        "decode_ctrl_mux_sel": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "verilog/cpu.v:153.9-153.28"
          }
        },
        "ex_cont_mux_out": {
          "hide_name": 0,
          "bits": [ 1046, 1047, 1048, 1049, 163, 164, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075 ],
          "attributes": {
            "src": "verilog/cpu.v:110.15-110.30"
          }
        },
        "ex_mem_out": {
          "hide_name": 0,
          "bits": [ 800, 1036, 1093, 1094, 1095, 1096, 797, 801, 796, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 798, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177 ],
          "attributes": {
            "src": "verilog/cpu.v:73.16-73.26"
          }
        },
        "fence_mux_out": {
          "hide_name": 0,
          "bits": [ 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930 ],
          "attributes": {
            "src": "verilog/cpu.v:66.15-66.28"
          }
        },
        "id_ex_out": {
          "hide_name": 0,
          "bits": [ 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1245, 699, 609, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 659, 660, 661, 662, 663, 664, 665, 165, 166, 167, 168, 1076, 1077, 1078, 1079, 1080, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092 ],
          "attributes": {
            "src": "verilog/cpu.v:72.16-72.25"
          }
        },
        "if_id_out": {
          "hide_name": 0,
          "bits": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 620, 621, 622, 623, 624, 625, 626, 1234, 1235, 1236, 1237, 1238, 617, 618, 170, 301, 302, 303, 304, 305, 375, 376, 377, 378, 379, 1239, 1240, 1241, 1242, 1243, 619, 1244 ],
          "attributes": {
            "src": "verilog/cpu.v:71.15-71.24"
          }
        },
        "imm_out": {
          "hide_name": 0,
          "bits": [ 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898 ],
          "attributes": {
            "src": "verilog/cpu.v:99.15-99.22"
          }
        },
        "inst_mem_in": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "verilog/cpu.v:47.19-47.30"
          }
        },
        "inst_mem_out": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "verilog/cpu.v:48.19-48.31"
          }
        },
        "inst_mux_out": {
          "hide_name": 0,
          "bits": [ 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
          "attributes": {
            "src": "verilog/cpu.v:65.15-65.27"
          }
        },
        "inst_mux_sel": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "verilog/cpu.v:154.9-154.21"
          }
        },
        "lui_result": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "verilog/cpu.v:117.15-117.25"
          }
        },
        "mem_csrr_mux_out": {
          "hide_name": 0,
          "bits": [ 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361 ],
          "attributes": {
            "src": "verilog/cpu.v:123.15-123.31"
          }
        },
        "mem_fwd1_mux_out": {
          "hide_name": 0,
          "bits": [ 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393 ],
          "attributes": {
            "src": "verilog/cpu.v:135.15-135.31"
          }
        },
        "mem_fwd2_mux_out": {
          "hide_name": 0,
          "bits": [ 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ],
          "attributes": {
            "src": "verilog/cpu.v:136.15-136.31"
          }
        },
        "mem_regwb_mux_out": {
          "hide_name": 0,
          "bits": [ 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457 ],
          "attributes": {
            "src": "verilog/cpu.v:477.13-477.30"
          }
        },
        "mem_wb_out": {
          "hide_name": 0,
          "bits": [ 1458, 1459, 1212, 268, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1213, 1214, 1215, 1216, 1217, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235 ],
          "attributes": {
            "src": "verilog/cpu.v:74.16-74.26"
          }
        },
        "mfwd1": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
            "src": "verilog/cpu.v:139.9-139.14"
          }
        },
        "mfwd2": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
            "src": "verilog/cpu.v:140.9-140.14"
          }
        },
        "mistake_trigger": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "verilog/cpu.v:152.9-152.24"
          }
        },
        "pc_adder_out": {
          "hide_name": 0,
          "bits": [ 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209 ],
          "attributes": {
            "src": "verilog/cpu.v:147.15-147.27"
          }
        },
        "pc_in": {
          "hide_name": 0,
          "bits": [ 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300 ],
          "attributes": {
            "src": "verilog/cpu.v:62.15-62.20"
          }
        },
        "pc_mux0": {
          "hide_name": 0,
          "bits": [ 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555 ],
          "attributes": {
            "src": "verilog/cpu.v:61.15-61.22"
          }
        },
        "pc_out": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "verilog/cpu.v:63.15-63.21"
          }
        },
        "pcsrc": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "verilog/cpu.v:64.9-64.14"
          }
        },
        "predict": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "verilog/cpu.v:149.9-149.16"
          }
        },
        "rdValOut_CSR": {
          "hide_name": 0,
          "bits": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223 ],
          "attributes": {
            "src": "verilog/cpu.v:104.15-104.27"
          }
        },
        "regA_out": {
          "hide_name": 0,
          "bits": [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ],
          "attributes": {
            "src": "verilog/cpu.v:97.15-97.23"
          }
        },
        "regB_out": {
          "hide_name": 0,
          "bits": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416 ],
          "attributes": {
            "src": "verilog/cpu.v:98.15-98.23"
          }
        },
        "reg_dat_mux_out": {
          "hide_name": 0,
          "bits": [ 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587 ],
          "attributes": {
            "src": "verilog/cpu.v:129.15-129.30"
          }
        },
        "wb_fwd1_mux_out": {
          "hide_name": 0,
          "bits": [ 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608 ],
          "attributes": {
            "src": "verilog/cpu.v:137.15-137.30"
          }
        },
        "wb_fwd2_mux_out": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "verilog/cpu.v:138.15-138.30"
          }
        },
        "wb_mux_out": {
          "hide_name": 0,
          "bits": [ 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619 ],
          "attributes": {
            "src": "verilog/cpu.v:128.15-128.25"
          }
        },
        "wfwd1": {
          "hide_name": 0,
          "bits": [ 1218 ],
          "attributes": {
            "src": "verilog/cpu.v:141.9-141.14"
          }
        },
        "wfwd2": {
          "hide_name": 0,
          "bits": [ 1219 ],
          "attributes": {
            "src": "verilog/cpu.v:142.9-142.14"
          }
        }
      }
    },
    "csr_file": {
      "attributes": {
        "src": "verilog/CSR.v:47.1-64.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "write": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "wrAddr_CSR": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "wrVal_CSR": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ]
        },
        "rdAddr_CSR": {
          "direction": "input",
          "bits": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        },
        "rdVal_CSR": {
          "direction": "output",
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ]
        }
      },
      "cells": {
        "$memrd$\\csr_file$verilog/CSR.v:61$6": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000001100",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\csr_file",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/CSR.v:61"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
            "CLK": [ "x" ],
            "DATA": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
            "EN": [ "x" ]
          }
        },
        "$memwr$\\csr_file$verilog/CSR.v:0$7": {
          "hide_name": 1,
          "type": "$memwr",
          "parameters": {
            "ABITS": "00000000000000000000000000001100",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\csr_file",
            "PRIORITY": "00000000000000000000000000000111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/CSR.v:0.0-0.0"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135 ],
            "CLK": [ "x" ],
            "DATA": [ 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ],
            "EN": [ 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199 ]
          }
        }
      },
      "netnames": {
        "$0$memwr$\\csr_file$verilog/CSR.v:59$1_ADDR[11:0]$3": {
          "hide_name": 1,
          "bits": [ 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211 ],
          "attributes": {
            "src": "verilog/CSR.v:57.2-62.5"
          }
        },
        "$0$memwr$\\csr_file$verilog/CSR.v:59$1_DATA[31:0]$4": {
          "hide_name": 1,
          "bits": [ 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243 ],
          "attributes": {
            "src": "verilog/CSR.v:57.2-62.5"
          }
        },
        "$0$memwr$\\csr_file$verilog/CSR.v:59$1_EN[31:0]$5": {
          "hide_name": 1,
          "bits": [ 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275 ],
          "attributes": {
            "src": "verilog/CSR.v:57.2-62.5"
          }
        },
        "$0\\rdVal_CSR[31:0]": {
          "hide_name": 1,
          "bits": [ 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307 ],
          "attributes": {
            "src": "verilog/CSR.v:57.2-62.5"
          }
        },
        "$memrd$\\csr_file$verilog/CSR.v:61$6_DATA": {
          "hide_name": 1,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
          "attributes": {
            "src": "verilog/CSR.v:61"
          }
        },
        "$memwr$\\csr_file$verilog/CSR.v:59$1_ADDR": {
          "hide_name": 1,
          "bits": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135 ],
          "attributes": {
            "src": "verilog/CSR.v:0.0-0.0"
          }
        },
        "$memwr$\\csr_file$verilog/CSR.v:59$1_DATA": {
          "hide_name": 1,
          "bits": [ 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ],
          "attributes": {
            "src": "verilog/CSR.v:0.0-0.0"
          }
        },
        "$memwr$\\csr_file$verilog/CSR.v:59$1_EN": {
          "hide_name": 1,
          "bits": [ 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199 ],
          "attributes": {
            "src": "verilog/CSR.v:0.0-0.0"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/CSR.v:48.8-48.11"
          }
        },
        "rdAddr_CSR": {
          "hide_name": 0,
          "bits": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "verilog/CSR.v:52.15-52.25"
          }
        },
        "rdVal_CSR": {
          "hide_name": 0,
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
          "attributes": {
            "src": "verilog/CSR.v:53.19-53.28"
          }
        },
        "wrAddr_CSR": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "verilog/CSR.v:50.15-50.25"
          }
        },
        "wrVal_CSR": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
          "attributes": {
            "src": "verilog/CSR.v:51.15-51.24"
          }
        },
        "write": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "verilog/CSR.v:49.8-49.13"
          }
        }
      }
    },
    "dsp_adder": {
      "attributes": {
        "src": "verilog/adder.v:3.1-18.10"
      },
      "ports": {
        "input1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "input2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        }
      },
      "cells": {
        "dsp_inst": {
          "hide_name": 0,
          "type": "adder_dsp",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/adder.v:9.12-14.6"
          },
          "port_directions": {
            "input1": "input",
            "input2": "input",
            "is_sub": "input",
            "out": "output"
          },
          "connections": {
            "input1": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "input2": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "is_sub": [ "0" ],
            "out": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
          }
        }
      },
      "netnames": {
        "O": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "verilog/adder.v:8.17-8.18"
          }
        },
        "input1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "verilog/adder.v:4.18-4.24"
          }
        },
        "input2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "verilog/adder.v:5.18-5.24"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "verilog/adder.v:6.19-6.22"
          }
        }
      }
    },
    "ex_mem": {
      "attributes": {
        "src": "verilog/pipeline_registers.v:99.1-121.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "$0\\data_out[154:0]": {
          "hide_name": 1,
          "bits": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:118.2-120.5"
          }
        },
        "$1\\data_out[154:0]": {
          "hide_name": 1,
          "bits": [ 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:0.0-0.0"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:100.10-100.13"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:101.17-101.24"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:102.20-102.28"
          }
        }
      }
    },
    "full_adder": {
      "attributes": {
        "src": "verilog/adder.v:28.1-35.10"
      },
      "ports": {
        "carry_in": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "input1": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "input2": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        }
      },
      "cells": {
        "$add$verilog/adder.v:34$10": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/adder.v:34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
            "B": [ 2 ],
            "Y": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
          }
        },
        "$add$verilog/adder.v:34$9": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/adder.v:34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "B": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "Y": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
          }
        }
      },
      "netnames": {
        "$add$verilog/adder.v:34$10_Y": {
          "hide_name": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/adder.v:34"
          }
        },
        "$add$verilog/adder.v:34$9_Y": {
          "hide_name": 1,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "verilog/adder.v:34"
          }
        },
        "carry_in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/adder.v:29.9-29.17"
          }
        },
        "input1": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "verilog/adder.v:30.15-30.21"
          }
        },
        "input2": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "verilog/adder.v:31.15-31.21"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/adder.v:32.16-32.19"
          }
        }
      }
    },
    "id_ex": {
      "attributes": {
        "src": "verilog/pipeline_registers.v:72.1-94.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "$0\\data_out[177:0]": {
          "hide_name": 1,
          "bits": [ 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:91.2-93.5"
          }
        },
        "$1\\data_out[177:0]": {
          "hide_name": 1,
          "bits": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:0.0-0.0"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:73.10-73.13"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:74.17-74.24"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:75.20-75.28"
          }
        }
      }
    },
    "if_id": {
      "attributes": {
        "src": "verilog/pipeline_registers.v:46.1-67.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "$0\\data_out[63:0]": {
          "hide_name": 1,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:64.2-66.5"
          }
        },
        "$1\\data_out[63:0]": {
          "hide_name": 1,
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:0.0-0.0"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:47.10-47.13"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:48.16-48.23"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:49.19-49.27"
          }
        }
      }
    },
    "imm_gen": {
      "attributes": {
        "src": "verilog/imm_gen.v:45.1-73.10"
      },
      "ports": {
        "inst": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "imm": {
          "direction": "output",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "$0\\imm[31:0]": {
          "hide_name": 1,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "verilog/imm_gen.v:54.2-72.5"
          }
        },
        "$1\\imm[31:0]": {
          "hide_name": 1,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "verilog/imm_gen.v:54.2-72.5"
          }
        },
        "$2\\imm[31:0]": {
          "hide_name": 1,
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
          "attributes": {
            "src": "verilog/imm_gen.v:0.0-0.0"
          }
        },
        "imm": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "verilog/imm_gen.v:48.20-48.23"
          }
        },
        "inst": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "verilog/imm_gen.v:47.16-47.20"
          }
        }
      }
    },
    "mem_wb": {
      "attributes": {
        "src": "verilog/pipeline_registers.v:126.1-148.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "$0\\data_out[116:0]": {
          "hide_name": 1,
          "bits": [ 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:145.2-147.5"
          }
        },
        "$1\\data_out[116:0]": {
          "hide_name": 1,
          "bits": [ 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:0.0-0.0"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:127.10-127.13"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:128.17-128.24"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236 ],
          "attributes": {
            "src": "verilog/pipeline_registers.v:129.20-129.28"
          }
        }
      }
    },
    "mux2to1": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "src": "verilog/mux2to1.v:45.1-52.10"
      },
      "ports": {
        "input0": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "input1": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "select": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        }
      },
      "cells": {
        "$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "S": [ 66 ],
            "Y": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
          }
        }
      },
      "netnames": {
        "$ternary$verilog/mux2to1.v:51$259_Y": {
          "hide_name": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/mux2to1.v:51"
          }
        },
        "input0": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "verilog/mux2to1.v:46.24-46.30"
          }
        },
        "input1": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "verilog/mux2to1.v:47.24-47.30"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/mux2to1.v:49.24-49.27"
          }
        },
        "select": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "verilog/mux2to1.v:48.24-48.30"
          }
        }
      }
    },
    "program_counter": {
      "attributes": {
        "src": "verilog/program_counter.v:47.1-68.10"
      },
      "ports": {
        "inAddr": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "outAddr": {
          "direction": "output",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 66 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "$0\\outAddr[31:0]": {
          "hide_name": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/program_counter.v:65.2-67.5"
          }
        },
        "$1\\outAddr[31:0]": {
          "hide_name": 1,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "verilog/program_counter.v:0.0-0.0"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "verilog/program_counter.v:48.10-48.13"
          }
        },
        "inAddr": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "verilog/program_counter.v:49.16-49.22"
          }
        },
        "outAddr": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "verilog/program_counter.v:50.19-50.26"
          }
        }
      }
    },
    "regfile": {
      "attributes": {
        "src": "verilog/register_file.v:47.1-110.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "write": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "wrAddr": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8 ]
        },
        "wrData": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ]
        },
        "rdAddrA": {
          "direction": "input",
          "bits": [ 41, 42, 43, 44, 45 ]
        },
        "rdDataA": {
          "direction": "output",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        },
        "rdAddrB": {
          "direction": "input",
          "bits": [ 78, 79, 80, 81, 82 ]
        },
        "rdDataB": {
          "direction": "output",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
        }
      },
      "cells": {
        "$and$verilog/register_file.v:108$282": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 116 ],
            "Y": [ 117 ]
          }
        },
        "$and$verilog/register_file.v:108$284": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 118 ],
            "Y": [ 119 ]
          }
        },
        "$and$verilog/register_file.v:109$287": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 116 ],
            "Y": [ 121 ]
          }
        },
        "$and$verilog/register_file.v:109$289": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 121 ],
            "B": [ 122 ],
            "Y": [ 123 ]
          }
        },
        "$eq$verilog/register_file.v:108$281": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124, 125, 126, 127, 128 ],
            "B": [ 129, 130, 131, 132, 133 ],
            "Y": [ 115 ]
          }
        },
        "$eq$verilog/register_file.v:109$286": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124, 125, 126, 127, 128 ],
            "B": [ 134, 135, 136, 137, 138 ],
            "Y": [ 120 ]
          }
        },
        "$eq$verilog/register_file.v:96$276": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ "1" ],
            "Y": [ 139 ]
          }
        },
        "$logic_and$verilog/register_file.v:96$278": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 140 ],
            "Y": [ 141 ]
          }
        },
        "$meminit$\\regfile$verilog/register_file.v:0$291": {
          "hide_name": 1,
          "type": "$meminit",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\regfile",
            "PRIORITY": "00000000000000000000000100100011",
            "WIDTH": "00000000000000000000000000100000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:0.0-0.0"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
          }
        },
        "$memrd$\\regfile$verilog/register_file.v:104$279": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\regfile",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/register_file.v:104"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 41, 42, 43, 44, 45 ],
            "CLK": [ "x" ],
            "DATA": [ 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\regfile$verilog/register_file.v:105$280": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\regfile",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/register_file.v:105"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 78, 79, 80, 81, 82 ],
            "CLK": [ "x" ],
            "DATA": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205 ],
            "EN": [ "x" ]
          }
        },
        "$memwr$\\regfile$verilog/register_file.v:0$292": {
          "hide_name": 1,
          "type": "$memwr",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\regfile",
            "PRIORITY": "00000000000000000000000100100100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/register_file.v:0.0-0.0"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 206, 207, 208, 209, 210 ],
            "CLK": [ "x" ],
            "DATA": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242 ],
            "EN": [ 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274 ]
          }
        },
        "$ne$verilog/register_file.v:108$283": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124, 125, 126, 127, 128 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "Y": [ 118 ]
          }
        },
        "$ne$verilog/register_file.v:109$288": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124, 125, 126, 127, 128 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "Y": [ 122 ]
          }
        },
        "$ne$verilog/register_file.v:96$277": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/register_file.v:96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "Y": [ 140 ]
          }
        },
        "$ternary$verilog/register_file.v:108$285": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/register_file.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306 ],
            "B": [ 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
            "S": [ 119 ],
            "Y": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
          }
        },
        "$ternary$verilog/register_file.v:109$290": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/register_file.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370 ],
            "B": [ 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
            "S": [ 123 ],
            "Y": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
          }
        }
      },
      "netnames": {
        "$0$memwr$\\regfile$verilog/register_file.v:97$271_ADDR[4:0]$273": {
          "hide_name": 1,
          "bits": [ 371, 372, 373, 374, 375 ],
          "attributes": {
            "src": "verilog/register_file.v:95.2-106.5"
          }
        },
        "$0$memwr$\\regfile$verilog/register_file.v:97$271_DATA[31:0]$274": {
          "hide_name": 1,
          "bits": [ 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ],
          "attributes": {
            "src": "verilog/register_file.v:95.2-106.5"
          }
        },
        "$0$memwr$\\regfile$verilog/register_file.v:97$271_EN[31:0]$275": {
          "hide_name": 1,
          "bits": [ 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439 ],
          "attributes": {
            "src": "verilog/register_file.v:95.2-106.5"
          }
        },
        "$0\\rdAddrA_buf[4:0]": {
          "hide_name": 1,
          "bits": [ 440, 441, 442, 443, 444 ],
          "attributes": {
            "src": "verilog/register_file.v:95.2-106.5"
          }
        },
        "$0\\rdAddrB_buf[4:0]": {
          "hide_name": 1,
          "bits": [ 445, 446, 447, 448, 449 ],
          "attributes": {
            "src": "verilog/register_file.v:95.2-106.5"
          }
        },
        "$0\\regDatA[31:0]": {
          "hide_name": 1,
          "bits": [ 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481 ],
          "attributes": {
            "src": "verilog/register_file.v:95.2-106.5"
          }
        },
        "$0\\regDatB[31:0]": {
          "hide_name": 1,
          "bits": [ 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513 ],
          "attributes": {
            "src": "verilog/register_file.v:95.2-106.5"
          }
        },
        "$0\\wrAddr_buf[4:0]": {
          "hide_name": 1,
          "bits": [ 514, 515, 516, 517, 518 ],
          "attributes": {
            "src": "verilog/register_file.v:95.2-106.5"
          }
        },
        "$0\\wrData_buf[31:0]": {
          "hide_name": 1,
          "bits": [ 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550 ],
          "attributes": {
            "src": "verilog/register_file.v:95.2-106.5"
          }
        },
        "$0\\write_buf[0:0]": {
          "hide_name": 1,
          "bits": [ 551 ],
          "attributes": {
            "src": "verilog/register_file.v:95.2-106.5"
          }
        },
        "$and$verilog/register_file.v:108$282_Y": {
          "hide_name": 1,
          "bits": [ 117 ],
          "attributes": {
            "src": "verilog/register_file.v:108"
          }
        },
        "$and$verilog/register_file.v:108$284_Y": {
          "hide_name": 1,
          "bits": [ 119 ],
          "attributes": {
            "src": "verilog/register_file.v:108"
          }
        },
        "$and$verilog/register_file.v:109$287_Y": {
          "hide_name": 1,
          "bits": [ 121 ],
          "attributes": {
            "src": "verilog/register_file.v:109"
          }
        },
        "$and$verilog/register_file.v:109$289_Y": {
          "hide_name": 1,
          "bits": [ 123 ],
          "attributes": {
            "src": "verilog/register_file.v:109"
          }
        },
        "$eq$verilog/register_file.v:108$281_Y": {
          "hide_name": 1,
          "bits": [ 115 ],
          "attributes": {
            "src": "verilog/register_file.v:108"
          }
        },
        "$eq$verilog/register_file.v:109$286_Y": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
            "src": "verilog/register_file.v:109"
          }
        },
        "$eq$verilog/register_file.v:96$276_Y": {
          "hide_name": 1,
          "bits": [ 139 ],
          "attributes": {
            "src": "verilog/register_file.v:96"
          }
        },
        "$logic_and$verilog/register_file.v:96$278_Y": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
            "src": "verilog/register_file.v:96"
          }
        },
        "$memrd$\\regfile$verilog/register_file.v:104$279_DATA": {
          "hide_name": 1,
          "bits": [ 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
          "attributes": {
            "src": "verilog/register_file.v:104"
          }
        },
        "$memrd$\\regfile$verilog/register_file.v:105$280_DATA": {
          "hide_name": 1,
          "bits": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205 ],
          "attributes": {
            "src": "verilog/register_file.v:105"
          }
        },
        "$memwr$\\regfile$verilog/register_file.v:97$271_ADDR": {
          "hide_name": 1,
          "bits": [ 206, 207, 208, 209, 210 ],
          "attributes": {
            "src": "verilog/register_file.v:0.0-0.0"
          }
        },
        "$memwr$\\regfile$verilog/register_file.v:97$271_DATA": {
          "hide_name": 1,
          "bits": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242 ],
          "attributes": {
            "src": "verilog/register_file.v:0.0-0.0"
          }
        },
        "$memwr$\\regfile$verilog/register_file.v:97$271_EN": {
          "hide_name": 1,
          "bits": [ 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274 ],
          "attributes": {
            "src": "verilog/register_file.v:0.0-0.0"
          }
        },
        "$ne$verilog/register_file.v:108$283_Y": {
          "hide_name": 1,
          "bits": [ 118 ],
          "attributes": {
            "src": "verilog/register_file.v:108"
          }
        },
        "$ne$verilog/register_file.v:109$288_Y": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
            "src": "verilog/register_file.v:109"
          }
        },
        "$ne$verilog/register_file.v:96$277_Y": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
            "src": "verilog/register_file.v:96"
          }
        },
        "$ternary$verilog/register_file.v:108$285_Y": {
          "hide_name": 1,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "verilog/register_file.v:108"
          }
        },
        "$ternary$verilog/register_file.v:109$290_Y": {
          "hide_name": 1,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          "attributes": {
            "src": "verilog/register_file.v:109"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/register_file.v:48.9-48.12"
          }
        },
        "rdAddrA": {
          "hide_name": 0,
          "bits": [ 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "verilog/register_file.v:52.14-52.21"
          }
        },
        "rdAddrA_buf": {
          "hide_name": 0,
          "bits": [ 129, 130, 131, 132, 133 ],
          "attributes": {
            "src": "verilog/register_file.v:65.12-65.23"
          }
        },
        "rdAddrB": {
          "hide_name": 0,
          "bits": [ 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "verilog/register_file.v:54.14-54.21"
          }
        },
        "rdAddrB_buf": {
          "hide_name": 0,
          "bits": [ 134, 135, 136, 137, 138 ],
          "attributes": {
            "src": "verilog/register_file.v:66.12-66.23"
          }
        },
        "rdDataA": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "verilog/register_file.v:53.16-53.23"
          }
        },
        "rdDataB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          "attributes": {
            "src": "verilog/register_file.v:55.16-55.23"
          }
        },
        "regDatA": {
          "hide_name": 0,
          "bits": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306 ],
          "attributes": {
            "src": "verilog/register_file.v:71.13-71.20"
          }
        },
        "regDatB": {
          "hide_name": 0,
          "bits": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370 ],
          "attributes": {
            "src": "verilog/register_file.v:72.13-72.20"
          }
        },
        "wrAddr": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "verilog/register_file.v:50.14-50.20"
          }
        },
        "wrAddr_buf": {
          "hide_name": 0,
          "bits": [ 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "verilog/register_file.v:73.12-73.22"
          }
        },
        "wrData": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
          "attributes": {
            "src": "verilog/register_file.v:51.15-51.21"
          }
        },
        "wrData_buf": {
          "hide_name": 0,
          "bits": [ 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
          "attributes": {
            "src": "verilog/register_file.v:74.13-74.23"
          }
        },
        "write": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "verilog/register_file.v:49.9-49.14"
          }
        },
        "write_buf": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "verilog/register_file.v:75.7-75.16"
          }
        }
      }
    },
    "sign_mask_gen": {
      "attributes": {
        "src": "verilog/dataMem_mask_gen.v:45.1-51.10"
      },
      "ports": {
        "func3": {
          "direction": "input",
          "bits": [ 2, 3, 4 ]
        },
        "sign_mask": {
          "direction": "output",
          "bits": [ 5, 6, 7, 8 ]
        }
      },
      "cells": {
        "$and$verilog/dataMem_mask_gen.v:50$128": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "Y": [ 9 ]
          }
        },
        "$and$verilog/dataMem_mask_gen.v:50$132": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 10 ],
            "Y": [ 7 ]
          }
        },
        "$not$verilog/dataMem_mask_gen.v:50$129": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "Y": [ 5 ]
          }
        },
        "$not$verilog/dataMem_mask_gen.v:50$131": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "Y": [ 10 ]
          }
        },
        "$not$verilog/dataMem_mask_gen.v:50$133": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 8 ]
          }
        },
        "$xor$verilog/dataMem_mask_gen.v:50$130": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "Y": [ 6 ]
          }
        }
      },
      "netnames": {
        "$and$verilog/dataMem_mask_gen.v:50$128_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          }
        },
        "$and$verilog/dataMem_mask_gen.v:50$132_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          }
        },
        "$not$verilog/dataMem_mask_gen.v:50$129_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          }
        },
        "$not$verilog/dataMem_mask_gen.v:50$131_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          }
        },
        "$not$verilog/dataMem_mask_gen.v:50$133_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          }
        },
        "$xor$verilog/dataMem_mask_gen.v:50$130_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:50"
          }
        },
        "func3": {
          "hide_name": 0,
          "bits": [ 2, 3, 4 ],
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:46.14-46.19"
          }
        },
        "mask": {
          "hide_name": 0,
          "bits": [ 11, 12, 13 ],
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:49.12-49.16"
          }
        },
        "sign_mask": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8 ],
          "attributes": {
            "src": "verilog/dataMem_mask_gen.v:47.15-47.24"
          }
        }
      }
    }
  }
}
