// Seed: 1953542766
`timescale 1ps / 1 ps
module module_0;
  assign id_0 = 1 == 1;
  logic id_1, id_2;
  assign id_2 = 1;
  logic id_3;
  logic id_4;
  logic id_5, id_6, id_7, id_8;
  assign id_1 = id_1;
  logic id_9;
  logic id_10;
  logic id_11;
  logic id_12;
  assign id_6 = 1 - 1'b0;
  logic id_13, id_14;
  always id_5 = id_9 == 1;
  type_26 id_15 (
      id_4,
      1
  );
  always @(id_12 or posedge 1) id_4 = id_3;
  logic id_16;
  type_27(
      1
  );
endmodule
