{"vcs1":{"timestamp_begin":1747811809.693281877, "rt":9.65, "ut":9.74, "st":0.63}}
{"vcselab":{"timestamp_begin":1747811819.429340350, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747811819.865089642, "rt":0.40, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747811809.030273059}
{"VCS_COMP_START_TIME": 1747811809.030273059}
{"VCS_COMP_END_TIME": 1747811820.413378484}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 493048}}
{"vcselab": {"peak_mem": 183888}}
