{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/221 re (Done on website already).pdf"}, "page_content": "facilitate controlling switching of switch 206; and output of\n\nUS 8,913,409 B2\n\n15\n\n16\n\nsignal can be slightly shaped based at least in part on the\n\ncomparator CP can be provided to transistors Q and Qa.\n\ncapacitance value of capacitor Cs and the ratio of the respec\n\nwhich can be associated with resistor R (e.g., 10.0C2) to\n\nfacilitate controlling switching of switch 208. This circuitry\n\ntive resistance values of the resistors Rio (e.g., 2.0 MS2) and\n\nof system 500 can facilitate ensuring that switch 206 and\n\nR (e.g., 3.0 MS2) (e.g., the ratio of Ro/R), wherein the\n\ncapacitor Cs and resistors Ro and R also can be associated\n\nswitch 208 (e.g., low-side MOSFETs M and M) will be\n\n5\n\nwith resistor Rs (e.g., 1.0 MS2), as shown in FIG. 7 (and FIG.\n\nSwitched (e.g., from a first oran off state to a second or an on\n\nstate) only when the proper logic control of the system 400\n\n2).\n\n(e.g., and corresponding portion of system 200) is in a desired\n\nThe following can provide an analysis of the power loss of\n\noperational state (e.g., steady state).\n\nthe disclosed SDSR and the conventional diode bridge. The\n\nIn an aspect, the self-driven synchronous rectifier of sys\n\npower loss of the SR circuit can be expressed as:\n\n10\n\ntem 200 is designed to manage resistive, capacitive, and/or\n\n(1)\n\ninductive loads. Referring briefly to FIGS. 6A, 6B, and 6C\n\nwhere, P,\n\nis the power loss of the driver of the SR circuit\n\n(along with FIG. 2), illustrated diagrams of example (e.g.,\n\n(not including current sensing loss); Ps is the power loss of\n\ntypical) driving waveforms associated with the low-side por\n\ncurrent sensing resistors: Psis the power loss of the Switches\n\ntion of the SDGD subsystem in relation to different types of\n\n15\n\nused in the SDSR circuit which in this paper are MOSFETs.\n\nloads associated with (e.g., connected to) the SDGD sub\n\nP\n\nis low enough to be neglected, however it mainly\n\nsystem, in accordance with an aspect. In FIGS. 6A, 6B, and\n\nAfter", "type": "Document"}}