# Basic-Designs-in-Verilog

## 1st Half Subtracter 

## Netlist and Simulation
<img width="300" height="300" alt="half subtracter" src="https://github.com/user-attachments/assets/434c9bd2-0eee-4392-a54d-e32101f739a2" /> 
<img width="350" height="350" alt="Half sub Simulation" src="https://github.com/user-attachments/assets/d27075ea-b84e-4ff6-a70f-bfc4eb3511c9" />

________________________________________________________________________________________________________________________________


## 2nd Full Subtracter

## Netlist and Simulation
<img width="300" height="300" alt="full sub " src="https://github.com/user-attachments/assets/70a44c2f-7bf6-4f56-87b7-4a07df16613d" />        
<img width="350" height="350" alt="full sub sim" src="https://github.com/user-attachments/assets/0a2058db-89fa-414b-8ddc-1916556f071e" />

__________________________________________________________________________________________________________________________________


## 3rd Ripple Carry Adder

# Netlist and Simulation
<img width="350" height="350" alt="Screenshot 2026-02-14 014755" src="https://github.com/user-attachments/assets/407a62f3-c465-4579-866e-71d2a4e850db" />
<img width="350" height="350" alt="Screenshot 2026-02-14 014659" src="https://github.com/user-attachments/assets/b6c6878f-d286-4280-96a8-fc107c672bee" />

________________________________________________________________________________________________________________________________



## 8 to 3 Encoder

## Netlist and Simulation 
<img width="350" height="350" alt="Screenshot 2026-02-15 002155" src="https://github.com/user-attachments/assets/9221a622-7b53-4df0-bc85-47bf3443b839" />
<img width="350" height="350" alt="Screenshot 2026-02-15 002134" src="https://github.com/user-attachments/assets/11f5e1c8-2d46-41ab-a5b9-1fa37c9d21c7" />

_________________________________________________________________________________________________________________________________





