%% Intro
@article{skadron1999branch,
  title={Branch prediction, instruction-window size, and cache size: Performance trade-offs and simulation techniques},
  author={Skadron, Kevin and Ahuja, Pritpal S and Martonosi, Margaret and Clark, Douglas W},
  journal={IEEE Transactions on Computers},
  volume={48},
  number={11},
  pages={1260--1281},
  year={1999},
  publisher={IEEE}
}

@article{skylake,
  title={Inside 6th-Generation Intel Core: New Microarchitecture Code-Named Skylake},
  author={Doweck, Jack and Kao, Wen-Fu and Lu, Allen Kuan-yu and Mandelblat, Julius and Rahatekar, Anirudha and Rappoport, Lihu and Rotem, Efraim and Yasin, Ahmad and Yoaz, Adi},
  journal={IEEE Micro},
  volume={37},
  number={2},
  pages={52--62},
  year={2017},
  publisher={IEEE}
}

@article{power9,
  title={The 24-Core POWER9 Processor With Adaptive Clocking, 25-Gb/s Accelerator Links, and 16-Gb/s PCIe Gen4},
  author={Gonzalez, Christopher and Floyd, Michael and Fluhr, Eric and Restle, Phillip and Dreps, Daniel and Sperling, Michael and Rao, Rahul and Hogenmiller, David and Vezyrtis, Christos and Chuang, Pierce and others},
  journal={IEEE Journal of Solid-State Circuits},
  year={2018},
  publisher={IEEE}
}

%% Compressed Caches
@article{fpc,
  title={Frequent pattern compression: A significance-based compression scheme for L2 caches},
  author={Alameldeen, Alaa R and Wood, David A},
  journal={Dept. Comp. Scie., Univ. Wisconsin-Madison, Tech. Rep},
  volume={1500},
  year={2004}
}

@inproceedings{zca,
  title={Zero-content augmented caches},
  author={Dusser, Julien and Piquet, Thomas and Seznec, Andr{\'e}},
  booktitle={Proceedings of the 23rd international conference on Supercomputing},
  pages={46--55},
  year={2009},
  organization={ACM}
}

@article{cpack,
  title={C-pack: A high-performance microprocessor cache compression algorithm},
  author={Chen, Xi and Yang, Lei and Dick, Robert P and Shang, Li and Lekatsas, Haris},
  journal={IEEE transactions on very large scale integration (VLSI) systems},
  volume={18},
  number={8},
  pages={1196--1208},
  year={2010},
  publisher={IEEE}
}

@inproceedings{sc2,
  title={SC 2: A statistical compression cache scheme},
  author={Arelakis, Angelos and Stenstrom, Per},
  booktitle={Computer Architecture (ISCA), 2014 ACM/IEEE 41st International Symposium on},
  pages={145--156},
  year={2014},
  organization={IEEE}
}

@inproceedings{hycomp,
  title={Hycomp: A hybrid cache compression method for selection of data-type-specific compression methods},
  author={Arelakis, Angelos and Dahlgren, Fredrik and Stenstrom, Per},
  booktitle={Proceedings of the 48th International Symposium on Microarchitecture},
  pages={38--49},
  year={2015},
  organization={ACM}
}

@inproceedings{dish,
  title={Dictionary sharing: An efficient cache compression scheme for compressed caches},
  author={Panda, Biswabandan and Seznec, Andr{\'e}},
  booktitle={Microarchitecture (MICRO), 2016 49th Annual IEEE/ACM International Symposium on},
  pages={1--12},
  year={2016},
  organization={IEEE}
}

%% BDI
@inproceedings{bdi,
  title={Base-delta-immediate compression: practical data compression for on-chip caches},
  author={Pekhimenko, Gennady and Seshadri, Vivek and Mutlu, Onur and Gibbons, Phillip B and Kozuch, Michael A and Mowry, Todd C},
  booktitle={Proceedings of the 21st international conference on Parallel architectures and compilation techniques},
  pages={377--388},
  year={2012},
  organization={ACM}
}

@inproceedings{balakrishnan2003exploiting,
  title={Exploiting value locality in physical register files},
  author={Balakrishnan, Saisanthosh and Sohi, Gurindar S},
  booktitle={Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture},
  pages={265},
  year={2003},
  organization={IEEE Computer Society}
}

@inproceedings{ekman2005robust,
  title={A robust main-memory compression scheme},
  author={Ekman, Magnus and Stenstrom, Per},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={33},
  number={2},
  pages={74--85},
  year={2005},
  organization={IEEE Computer Society}
}

@inproceedings{yang2000frequent,
  title={Frequent value compression in data caches},
  author={Yang, Jun and Zhang, Youtao and Gupta, Rajiv},
  booktitle={Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture},
  pages={258--265},
  year={2000},
  organization={ACM}
}

@inproceedings{sazeides1997predictability,
  title={The predictability of data values},
  author={Sazeides, Yiannakis and Smith, James E},
  booktitle={Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture},
  pages={248--258},
  year={1997},
  organization={IEEE Computer Society}
}

@inproceedings{alameldeen2004adaptive,
  title={Adaptive cache compression for high-performance processors},
  author={Alameldeen, Alaa R and Wood, David A},
  booktitle={Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on},
  pages={212--223},
  year={2004},
  organization={IEEE}
}

@inproceedings{islam2010characterization,
  title={Characterization and exploitation of narrow-width loads: the narrow-width cache approach},
  author={Islam, Mafijul Md and Stenstrom, Per},
  booktitle={Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems},
  pages={227--236},
  year={2010},
  organization={ACM}
}

@inproceedings{wilson1999case,
  title={The Case for Compressed Caching in Virtual Memory Systems.},
  author={Wilson, Paul R and Kaplan, Scott F and Smaragdakis, Yannis},
  booktitle={USENIX Annual Technical Conference, General Track},
  pages={101--116},
  year={1999}
}

@inproceedings{sun2008dhtc,
  title={DHTC: an effective DXTC-based HDR texture compression scheme},
  author={Sun, Wen and Lu, Yan and Wu, Feng and Li, Shipeng},
  booktitle={Proceedings of the 23rd ACM SIGGRAPH/EUROGRAPHICS symposium on Graphics hardware},
  pages={85--94},
  year={2008},
  organization={Eurographics Association}
}

%% Dedup
@inproceedings{dedup,
  title={Last-level cache deduplication},
  author={Tian, Yingying and Khan, Samira M and Jim{\'e}nez, Daniel A and Loh, Gabriel H},
  booktitle={Proceedings of the 28th ACM international conference on Supercomputing},
  pages={53--62},
  year={2014},
  organization={ACM}
}

@inproceedings{dusser2009zero,
  title={Zero-content augmented caches},
  author={Dusser, Julien and Piquet, Thomas and Seznec, Andr{\'e}},
  booktitle={Proceedings of the 23rd international conference on Supercomputing},
  pages={46--55},
  year={2009},
  organization={ACM}
}

%% Benchmarks
@article{spec,
  title={SPEC CPU2006 benchmark descriptions},
  author={Henning, John L},
  journal={ACM SIGARCH Computer Architecture News},
  volume={34},
  number={4},
  pages={1--17},
  year={2006},
  publisher={ACM}
}

@phdthesis{parsec,
  author = {Christian Bienia},
  title = {Benchmarking Modern Multiprocessors},
  school = {Princeton University},
  year      = {2011},
  month     = {January}
}

@article{axbench,
  title={AxBench: A multiplatform benchmark suite for approximate computing},
  author={Yazdanbakhsh, Amir and Mahajan, Divya and Esmaeilzadeh, Hadi and Lotfi-Kamran, Pejman},
  journal={IEEE Design \& Test},
  volume={34},
  number={2},
  pages={60--68},
  year={2017},
  publisher={IEEE}
}

%% ZSIM
@inproceedings{zsim,
  title={ZSim: Fast and accurate microarchitectural simulation of thousand-core systems},
  author={Sanchez, Daniel and Kozyrakis, Christos},
  booktitle={ACM SIGARCH Computer architecture news},
  volume={41},
  number={3},
  pages={475--486},
  year={2013},
  organization={ACM}
}

%% CACTI
@article{cacti,
  title={CACTI 6.0: A tool to model large caches},
  author={Muralimanohar, Naveen and Balasubramonian, Rajeev and Jouppi, Norman P},
  journal={HP laboratories},
  pages={22--31},
  year={2009}
}

%% MISC
@article{huffman1952method,
  title={A method for the construction of minimum-redundancy codes},
  author={Huffman, David A},
  journal={Proceedings of the IRE},
  volume={40},
  number={9},
  pages={1098--1101},
  year={1952},
  publisher={IEEE}
}