{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1: from magma import *\n",
      "2: import os\n",
      "3: os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "4: from mantle import *\n",
      "5: import mantle.common.operator\n",
      "6: \n",
      "7: PISO = DefineCircuit(\"PISO\", \"O\", Out(Bit), \"PI\", In(Bits(10)), \"SI\", In(Bit), \"LOAD\", In(Bit), *ClockInterface(has_ce=False))\n",
      "8: CE = VCC\n",
      "9: Buffer = DefineCircuit(\"__silica_BufferPISO\", \"I\", In(Bits(2)), \"O\", Out(Bits(2)))\n",
      "10: wire(Buffer.I, Buffer.O)\n",
      "11: EndDefine()\n",
      "12: __silica_path_state = Buffer()\n",
      "13: PI = PISO.PI\n",
      "14: SI = PISO.SI\n",
      "15: LOAD = PISO.LOAD\n",
      "16: values = Register(10, has_ce=True)\n",
      "17: values_CE = [CE]\n",
      "18: wireclock(PISO, values)\n",
      "19: values_next = Or(2, 10)\n",
      "20: wire(values_next.O, values.I)\n",
      "21: values_next_0 = And(2, 10)\n",
      "22: wire(values_next_0.O, values_next.I0)\n",
      "23: wire(values_next_0.I0[0], __silica_path_state.O[0])\n",
      "24: wire(values_next_0.I0[1], __silica_path_state.O[0])\n",
      "25: wire(values_next_0.I0[2], __silica_path_state.O[0])\n",
      "26: wire(values_next_0.I0[3], __silica_path_state.O[0])\n",
      "27: wire(values_next_0.I0[4], __silica_path_state.O[0])\n",
      "28: wire(values_next_0.I0[5], __silica_path_state.O[0])\n",
      "29: wire(values_next_0.I0[6], __silica_path_state.O[0])\n",
      "30: wire(values_next_0.I0[7], __silica_path_state.O[0])\n",
      "31: wire(values_next_0.I0[8], __silica_path_state.O[0])\n",
      "32: wire(values_next_0.I0[9], __silica_path_state.O[0])\n",
      "33: values_next_1 = And(2, 10)\n",
      "34: wire(values_next_1.O, values_next.I1)\n",
      "35: wire(values_next_1.I0[0], __silica_path_state.O[1])\n",
      "36: wire(values_next_1.I0[1], __silica_path_state.O[1])\n",
      "37: wire(values_next_1.I0[2], __silica_path_state.O[1])\n",
      "38: wire(values_next_1.I0[3], __silica_path_state.O[1])\n",
      "39: wire(values_next_1.I0[4], __silica_path_state.O[1])\n",
      "40: wire(values_next_1.I0[5], __silica_path_state.O[1])\n",
      "41: wire(values_next_1.I0[6], __silica_path_state.O[1])\n",
      "42: wire(values_next_1.I0[7], __silica_path_state.O[1])\n",
      "43: wire(values_next_1.I0[8], __silica_path_state.O[1])\n",
      "44: wire(values_next_1.I0[9], __silica_path_state.O[1])\n",
      "45: O = Or(2, None)\n",
      "46: wire(O.O, PISO.O)\n",
      "47: O_0 = And(2, None)\n",
      "48: wire(O_0.O, O.I0)\n",
      "49: wire(O_0.I0, __silica_path_state.O[0])\n",
      "50: O_1 = And(2, None)\n",
      "51: wire(O_1.O, O.I1)\n",
      "52: wire(O_1.I0, __silica_path_state.O[1])\n",
      "53: values_next_0_tmp = [values.O[__silica_i] for __silica_i in range(10)]\n",
      "54: O_0_tmp = values.O[negate(1)]\n",
      "55: __silica_cond_0 = LOAD\n",
      "56: values_next_0_tmp = PI\n",
      "57: for __silica_i in range(10):\n",
      "58:     wire(values_next_0_tmp[__silica_i], values_next_0.I1[__silica_i])\n",
      "59: wire(O_0_tmp, O_0.I1)\n",
      "60: wire(__silica_path_state.I[0], __silica_cond_0)\n",
      "61: values_next_1_tmp = [values.O[__silica_i] for __silica_i in range(10)]\n",
      "62: O_1_tmp = values.O[negate(1)]\n",
      "63: __silica_cond_1 = not_(LOAD)\n",
      "64: values_next_1_tmp[9] = values_next_1_tmp[8]\n",
      "65: values_next_1_tmp[8] = values_next_1_tmp[7]\n",
      "66: values_next_1_tmp[7] = values_next_1_tmp[6]\n",
      "67: values_next_1_tmp[6] = values_next_1_tmp[5]\n",
      "68: values_next_1_tmp[5] = values_next_1_tmp[4]\n",
      "69: values_next_1_tmp[4] = values_next_1_tmp[3]\n",
      "70: values_next_1_tmp[3] = values_next_1_tmp[2]\n",
      "71: values_next_1_tmp[2] = values_next_1_tmp[1]\n",
      "72: values_next_1_tmp[1] = values_next_1_tmp[0]\n",
      "73: values_next_1_tmp[0] = SI\n",
      "74: for __silica_i in range(10):\n",
      "75:     wire(values_next_1_tmp[__silica_i], values_next_1.I1[__silica_i])\n",
      "76: wire(O_1_tmp, O_1.I1)\n",
      "77: wire(__silica_path_state.I[1], __silica_cond_1)\n",
      "78: if len(values_CE) == 1:\n",
      "79:     wire(values_CE[0], values.CE)\n",
      "80: else:\n",
      "81:     wire(and_(*values_CE), values.CE)\n",
      "82: EndDefine()\n",
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "PISO = DefineCircuit(\"PISO\", \"O\", Out(Bit), \"PI\", In(Bits(10)), \"SI\", In(Bit), \"LOAD\", In(Bit), *ClockInterface(has_ce=False))\n",
      "CE = VCC\n",
      "Buffer = DefineCircuit(\"__silica_BufferPISO\", \"I\", In(Bits(2)), \"O\", Out(Bits(2)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "PI = PISO.PI\n",
      "SI = PISO.SI\n",
      "LOAD = PISO.LOAD\n",
      "values = Register(10, has_ce=True)\n",
      "values_CE = [CE]\n",
      "wireclock(PISO, values)\n",
      "values_next = Or(2, 10)\n",
      "wire(values_next.O, values.I)\n",
      "values_next_0 = And(2, 10)\n",
      "wire(values_next_0.O, values_next.I0)\n",
      "wire(values_next_0.I0[0], __silica_path_state.O[0])\n",
      "wire(values_next_0.I0[1], __silica_path_state.O[0])\n",
      "wire(values_next_0.I0[2], __silica_path_state.O[0])\n",
      "wire(values_next_0.I0[3], __silica_path_state.O[0])\n",
      "wire(values_next_0.I0[4], __silica_path_state.O[0])\n",
      "wire(values_next_0.I0[5], __silica_path_state.O[0])\n",
      "wire(values_next_0.I0[6], __silica_path_state.O[0])\n",
      "wire(values_next_0.I0[7], __silica_path_state.O[0])\n",
      "wire(values_next_0.I0[8], __silica_path_state.O[0])\n",
      "wire(values_next_0.I0[9], __silica_path_state.O[0])\n",
      "values_next_1 = And(2, 10)\n",
      "wire(values_next_1.O, values_next.I1)\n",
      "wire(values_next_1.I0[0], __silica_path_state.O[1])\n",
      "wire(values_next_1.I0[1], __silica_path_state.O[1])\n",
      "wire(values_next_1.I0[2], __silica_path_state.O[1])\n",
      "wire(values_next_1.I0[3], __silica_path_state.O[1])\n",
      "wire(values_next_1.I0[4], __silica_path_state.O[1])\n",
      "wire(values_next_1.I0[5], __silica_path_state.O[1])\n",
      "wire(values_next_1.I0[6], __silica_path_state.O[1])\n",
      "wire(values_next_1.I0[7], __silica_path_state.O[1])\n",
      "wire(values_next_1.I0[8], __silica_path_state.O[1])\n",
      "wire(values_next_1.I0[9], __silica_path_state.O[1])\n",
      "O = Or(2, None)\n",
      "wire(O.O, PISO.O)\n",
      "O_0 = And(2, None)\n",
      "wire(O_0.O, O.I0)\n",
      "wire(O_0.I0, __silica_path_state.O[0])\n",
      "O_1 = And(2, None)\n",
      "wire(O_1.O, O.I1)\n",
      "wire(O_1.I0, __silica_path_state.O[1])\n",
      "values_next_0_tmp = [values.O[__silica_i] for __silica_i in range(10)]\n",
      "O_0_tmp = values.O[negate(1)]\n",
      "__silica_cond_0 = LOAD\n",
      "values_next_0_tmp = PI\n",
      "for __silica_i in range(10):\n",
      "    wire(values_next_0_tmp[__silica_i], values_next_0.I1[__silica_i])\n",
      "wire(O_0_tmp, O_0.I1)\n",
      "wire(__silica_path_state.I[0], __silica_cond_0)\n",
      "values_next_1_tmp = [values.O[__silica_i] for __silica_i in range(10)]\n",
      "O_1_tmp = values.O[negate(1)]\n",
      "__silica_cond_1 = not_(LOAD)\n",
      "values_next_1_tmp[9] = values_next_1_tmp[8]\n",
      "values_next_1_tmp[8] = values_next_1_tmp[7]\n",
      "values_next_1_tmp[7] = values_next_1_tmp[6]\n",
      "values_next_1_tmp[6] = values_next_1_tmp[5]\n",
      "values_next_1_tmp[5] = values_next_1_tmp[4]\n",
      "values_next_1_tmp[4] = values_next_1_tmp[3]\n",
      "values_next_1_tmp[3] = values_next_1_tmp[2]\n",
      "values_next_1_tmp[2] = values_next_1_tmp[1]\n",
      "values_next_1_tmp[1] = values_next_1_tmp[0]\n",
      "values_next_1_tmp[0] = SI\n",
      "for __silica_i in range(10):\n",
      "    wire(values_next_1_tmp[__silica_i], values_next_1.I1[__silica_i])\n",
      "wire(O_1_tmp, O_1.I1)\n",
      "wire(__silica_path_state.I[1], __silica_cond_1)\n",
      "if len(values_CE) == 1:\n",
      "    wire(values_CE[0], values.CE)\n",
      "else:\n",
      "    wire(and_(*values_CE), values.CE)\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "def PISO(n):\n",
    "    @si.coroutine(inputs={\"PI\": si.Bits(n), \"SI\": si.Bit, \"LOAD\": si.Bit})\n",
    "    def PISO():\n",
    "        values = bits(0, n)\n",
    "        O = values[-1]\n",
    "        while True:\n",
    "            PI, SI, LOAD = yield O\n",
    "            O = values[-1]\n",
    "            if LOAD:\n",
    "                values = PI\n",
    "            else:\n",
    "                # values = [SI] + values[:-1]\n",
    "                for i in range(n - 1, 0, -1):\n",
    "                    values[i] = values[i - 1]\n",
    "                values[0] = SI\n",
    "    return PISO()\n",
    "        \n",
    "PISO10 = si.compile(PISO(10), file_name=\"build/silica_piso.py\")\n",
    "with open(\"build/silica_piso.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling __silica_BufferPISO\n",
      "compiling Register10CE\n",
      "compiling Or2\n",
      "compiling Or2x10\n",
      "compiling And2\n",
      "compiling And2x10\n",
      "compiling PISO\n",
      "compiling FullAdder\n",
      "compiling Add8Cout\n",
      "compiling Register8\n",
      "compiling Counter8\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "from loam.boards.icestick import IceStick\n",
    "from mantle import Counter\n",
    "\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "\n",
    "for i in range(len(icestick.J1)):\n",
    "    icestick.J1[i].output().on()\n",
    "\n",
    "main = icestick.main()\n",
    "piso = PISO10()\n",
    "m.wire(piso.O, main.J1[0])\n",
    "m.wire(m.bits(0, 7), main.J1[1:])\n",
    "m.wire(piso.SI, 0)\n",
    "m.wire(piso.PI, m.bits(0xFF, 10))\n",
    "counter = Counter(8)\n",
    "m.wire(piso.LOAD, counter.COUT)\n",
    "\n",
    "m.compile(\"build/silica_piso\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.7+     365 (git sha1 4f31cb6d, clang 9.0.0 -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Parsing `build/silica_piso.v' using frontend `verilog' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `build/silica_piso.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\__silica_BufferPISO'.\n",
      "Generating RTLIL representation for module `\\Register10CE'.\n",
      "Generating RTLIL representation for module `\\Or2'.\n",
      "Generating RTLIL representation for module `\\Or2x10'.\n",
      "Generating RTLIL representation for module `\\And2'.\n",
      "Generating RTLIL representation for module `\\And2x10'.\n",
      "Generating RTLIL representation for module `\\PISO'.\n",
      "Generating RTLIL representation for module `\\FullAdder'.\n",
      "Generating RTLIL representation for module `\\Add8Cout'.\n",
      "Generating RTLIL representation for module `\\Register8'.\n",
      "Generating RTLIL representation for module `\\Counter8'.\n",
      "Generating RTLIL representation for module `\\main'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `synth_ice40 -top main -blif build/silica_piso.blif' --\n",
      "\n",
      "2. Executing SYNTH_ICE40 pass.\n",
      "\n",
      "2.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\SB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB'.\n",
      "Generating RTLIL representation for module `\\SB_LUT4'.\n",
      "Generating RTLIL representation for module `\\SB_CARRY'.\n",
      "Generating RTLIL representation for module `\\SB_DFF'.\n",
      "Generating RTLIL representation for module `\\SB_DFFE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFES'.\n",
      "Generating RTLIL representation for module `\\SB_DFFN'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNES'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4K'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNR'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNW'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNRNW'.\n",
      "Generating RTLIL representation for module `\\ICESTORM_LC'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_WARMBOOT'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter8\n",
      "Used module:         \\Register8\n",
      "Used module:         \\Add8Cout\n",
      "Used module:             \\FullAdder\n",
      "Used module:     \\PISO\n",
      "Used module:         \\And2\n",
      "Used module:         \\Or2\n",
      "Used module:         \\And2x10\n",
      "Used module:         \\Or2x10\n",
      "Used module:         \\Register10CE\n",
      "Used module:         \\__silica_BufferPISO\n",
      "\n",
      "2.2.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter8\n",
      "Used module:         \\Register8\n",
      "Used module:         \\Add8Cout\n",
      "Used module:             \\FullAdder\n",
      "Used module:     \\PISO\n",
      "Used module:         \\And2\n",
      "Used module:         \\Or2\n",
      "Used module:         \\And2x10\n",
      "Used module:         \\Or2x10\n",
      "Used module:         \\Register10CE\n",
      "Used module:         \\__silica_BufferPISO\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.3.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.3.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.4. Executing FLATTEN pass (flatten design).\n",
      "Mapping main.inst1 using Counter8.\n",
      "Mapping main.inst0 using PISO.\n",
      "Mapping main.inst1.inst1 using Register8.\n",
      "Mapping main.inst1.inst0 using Add8Cout.\n",
      "Mapping main.inst0.inst0 using __silica_BufferPISO.\n",
      "Mapping main.inst0.inst4 using And2x10.\n",
      "Mapping main.inst0.inst3 using And2x10.\n",
      "Mapping main.inst0.inst2 using Or2x10.\n",
      "Mapping main.inst0.inst1 using Register10CE.\n",
      "Mapping main.inst0.inst7 using And2.\n",
      "Mapping main.inst0.inst6 using And2.\n",
      "Mapping main.inst0.inst5 using Or2.\n",
      "Mapping main.inst1.inst0.inst0 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst1 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst2 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst3 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst4 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst5 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst6 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst7 using FullAdder.\n",
      "Mapping main.inst0.inst4.inst0 using And2.\n",
      "Mapping main.inst0.inst3.inst0 using And2.\n",
      "Mapping main.inst0.inst2.inst0 using Or2.\n",
      "Mapping main.inst0.inst4.inst1 using And2.\n",
      "Mapping main.inst0.inst3.inst1 using And2.\n",
      "Mapping main.inst0.inst2.inst1 using Or2.\n",
      "Mapping main.inst0.inst4.inst2 using And2.\n",
      "Mapping main.inst0.inst3.inst2 using And2.\n",
      "Mapping main.inst0.inst2.inst2 using Or2.\n",
      "Mapping main.inst0.inst4.inst3 using And2.\n",
      "Mapping main.inst0.inst3.inst3 using And2.\n",
      "Mapping main.inst0.inst2.inst3 using Or2.\n",
      "Mapping main.inst0.inst4.inst4 using And2.\n",
      "Mapping main.inst0.inst3.inst4 using And2.\n",
      "Mapping main.inst0.inst2.inst4 using Or2.\n",
      "Mapping main.inst0.inst4.inst5 using And2.\n",
      "Mapping main.inst0.inst3.inst5 using And2.\n",
      "Mapping main.inst0.inst2.inst5 using Or2.\n",
      "Mapping main.inst0.inst4.inst6 using And2.\n",
      "Mapping main.inst0.inst3.inst6 using And2.\n",
      "Mapping main.inst0.inst2.inst6 using Or2.\n",
      "Mapping main.inst0.inst4.inst7 using And2.\n",
      "Mapping main.inst0.inst3.inst7 using And2.\n",
      "Mapping main.inst0.inst2.inst7 using Or2.\n",
      "Mapping main.inst0.inst4.inst8 using And2.\n",
      "Mapping main.inst0.inst3.inst8 using And2.\n",
      "Mapping main.inst0.inst2.inst8 using Or2.\n",
      "Mapping main.inst0.inst4.inst9 using And2.\n",
      "Mapping main.inst0.inst3.inst9 using And2.\n",
      "Mapping main.inst0.inst2.inst9 using Or2.\n",
      "No more expansions possible.\n",
      "Deleting now unused module Counter8.\n",
      "Deleting now unused module Register8.\n",
      "Deleting now unused module Add8Cout.\n",
      "Deleting now unused module FullAdder.\n",
      "Deleting now unused module PISO.\n",
      "Deleting now unused module And2x10.\n",
      "Deleting now unused module And2.\n",
      "Deleting now unused module Or2x10.\n",
      "Deleting now unused module Or2.\n",
      "Deleting now unused module Register10CE.\n",
      "Deleting now unused module __silica_BufferPISO.\n",
      "\n",
      "2.5. Executing TRIBUF pass.\n",
      "\n",
      "2.6. Executing DEMINOUT pass (demote inout ports to input or output).\n",
      "\n",
      "2.7. Executing SYNTH pass.\n",
      "\n",
      "2.7.1. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.7.1.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.7.1.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removing unused non-port wire \\inst1.inst0.inst7.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst6.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst5.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst4.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst3.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst2.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst1.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst0.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst0.CIN.\n",
      "  removing unused non-port wire \\inst0.inst1.CE.\n",
      "  removing unused non-port wire \\inst0.inst3.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.I1.\n",
      "  removing unused non-port wire \\inst0.PI.\n",
      "  removing unused non-port wire \\inst0.SI.\n",
      "  removed 14 unused temporary wires.\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "2.7.4. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.7.5. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.5.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.5.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "2.7.5.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.6. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.7.7. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module main:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.7.8. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.7.9. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.9.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "2.7.9.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.10. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "2.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.7.11. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.11.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.11.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "2.7.11.5. Finished fast OPT passes.\n",
      "\n",
      "2.7.12. Executing MEMORY pass.\n",
      "\n",
      "2.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).\n",
      "\n",
      "2.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "2.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "2.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "2.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).\n",
      "\n",
      "2.9. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.9.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M0'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M123'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.10. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.10.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.10.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.10.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "2.10.5. Finished fast OPT passes.\n",
      "\n",
      "2.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).\n",
      "\n",
      "2.12. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.12.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.12.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "2.12.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.13. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.13.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.13.2. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_80_ice40_alu'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.14. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Running ICE40 specific optimizations.\n",
      "Optimized away SB_CARRY cell main.inst1.inst0.inst0.inst1: CO=\\inst1.inst0.inst0.I0\n",
      "Mapping SB_LUT4 cell main.inst1.inst0.inst1.inst0 back to logic.\n",
      "\n",
      "2.14.2. Executing OPT_EXPR pass (perform const folding).\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$52' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [0] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$61' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [0] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$56' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [4] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$55' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [3] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$59' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [7] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$64' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [3] = $auto$simplemap.cc:309:simplemap_lut$51 [6]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$63' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [2] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$62' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [2]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$69' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$68 = $auto$simplemap.cc:309:simplemap_lut$65 [0]'.\n",
      "\n",
      "2.14.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$54' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [2] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$54' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$53' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$53' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$67' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$66'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$65 [1] = $auto$simplemap.cc:309:simplemap_lut$65 [0]\n",
      "    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$67' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$57' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [5] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$57' from module `\\main'.\n",
      "Removed a total of 4 cells.\n",
      "\n",
      "2.14.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removed 3 unused temporary wires.\n",
      "Removed 0 unused cells and 17 unused wires.\n",
      "\n",
      "2.14.6. Rerunning OPT passes. (Removed registers in this run.)\n",
      "\n",
      "2.14.7. Running ICE40 specific optimizations.\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.14.9. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.10. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 17 unused wires.\n",
      "\n",
      "2.14.12. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).\n",
      "\n",
      "2.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).\n",
      "Selected cell types for direct conversion:\n",
      "  $_DFF_PP1_ -> $__DFFE_PP1\n",
      "  $_DFF_PP0_ -> $__DFFE_PP0\n",
      "  $_DFF_PN1_ -> $__DFFE_PN1\n",
      "  $_DFF_PN0_ -> $__DFFE_PN0\n",
      "  $_DFF_NP1_ -> $__DFFE_NP1\n",
      "  $_DFF_NP0_ -> $__DFFE_NP0\n",
      "  $_DFF_NN1_ -> $__DFFE_NN1\n",
      "  $_DFF_NN0_ -> $__DFFE_NN0\n",
      "  $_DFF_N_ -> $_DFFE_NP_\n",
      "  $_DFF_P_ -> $_DFFE_PP_\n",
      "Transforming FF to FF+Enable cells in module main:\n",
      "\n",
      "2.17. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.17.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.18. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).\n",
      "\n",
      "2.20. Executing ICE40_FFINIT pass (implement FF init values).\n",
      "Handling FF init values in main.\n",
      "\n",
      "2.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).\n",
      "Merging set/reset $_MUX_ cells into SB_FFs in main.\n",
      "\n",
      "2.22. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.22.1. Running ICE40 specific optimizations.\n",
      "\n",
      "2.22.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.22.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.22.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 17 unused wires.\n",
      "\n",
      "2.22.6. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.23. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.23.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_N_'.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_P_'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.24. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.24.1. Extracting gate netlist of module `\\main' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.24.1.1. Executing ABC.\n",
      "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_lut <abc-temp-dir>/lutdefs.txt \n",
      "ABC: + strash \n",
      "ABC: + ifraig \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + dch -f \n",
      "ABC: + if \n",
      "ABC: + mfs2 \n",
      "ABC: + lutpack -S 1 \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.24.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              $lut cells:        2\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "\n",
      "2.25. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.25.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\$lut'.\n",
      "Parameter \\WIDTH = 2\n",
      "Parameter \\LUT = 4'0110\n",
      "Generating RTLIL representation for module `$paramod\\$lut\\WIDTH=2\\LUT=4'0110'.\n",
      "\n",
      "2.25.3. Continuing TECHMAP pass.\n",
      "Mapping main.$abc$83$auto$blifparse.cc:465:parse_blif$84 using $paramod\\$lut\\WIDTH=2\\LUT=4'0110.\n",
      "No more expansions possible.\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "\n",
      "2.26. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.26.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "\n",
      "2.26.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== main ===\n",
      "\n",
      "   Number of wires:                252\n",
      "   Number of wire bits:            477\n",
      "   Number of public wires:         252\n",
      "   Number of public wire bits:     477\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 67\n",
      "     SB_CARRY                        7\n",
      "     SB_DFF                          8\n",
      "     SB_DFFE                        10\n",
      "     SB_LUT4                        42\n",
      "\n",
      "2.28. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.29. Executing BLIF backend.\n",
      "\n",
      "End of script. Logfile hash: e73fc1bb99, CPU: user 0.27s system 0.03s\n",
      "Yosys 0.7+     365 (git sha1 4f31cb6d, clang 9.0.0 -fPIC -Os)\n",
      "Time spent: 38% 9x read_verilog (0 sec), 14% 13x opt_clean (0 sec), ...\n",
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        no driver model at net_11410\n",
      "     0.000 ns net_11410 (inst0.LOAD$2)\n",
      "        inmux_5_10_11410_11451 (InMux) I -> O: 0.260 ns\n",
      "        lc40_5_10_0 (LogicCell40) in3 -> lcout: 0.316 ns\n",
      "     0.575 ns net_9266 (inst0.LOAD)\n",
      "        odrv_5_10_9266_9408 (Odrv4) I -> O: 0.372 ns\n",
      "        t39 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t38 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_8_9_17619_17688 (InMux) I -> O: 0.260 ns\n",
      "        lc40_8_9_6 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     2.357 ns net_15475 (inst0.inst8_O)\n",
      "        t94 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_8_10_17756_17805 (InMux) I -> O: 0.260 ns\n",
      "        lc40_8_10_5 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     3.395 ns net_15597 (inst0.inst7.inst0_O)\n",
      "        t104 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_8_10_17747_17812 (InMux) I -> O: 0.260 ns\n",
      "        lc40_8_10_6 (LogicCell40) in1 -> lcout: 0.400 ns\n",
      "     4.383 ns net_15598 (inst0.inst5.inst0_O)\n",
      "        odrv_8_10_15598_15747 (Odrv4) I -> O: 0.372 ns\n",
      "        t109 (Span4Mux_h4) I -> O: 0.316 ns\n",
      "        t108 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t107 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_12_17_27199_27192 (IoInMux) I -> O: 0.260 ns\n",
      "     6.032 ns net_27192 (inst0.inst5.inst0_O)\n",
      "        pre_io_12_17_1 (PRE_IO) DOUT0 [setup]: 0.070 ns\n",
      "     6.102 ns io_pad_12_17_1_din\n",
      "\n",
      "Resolvable net names on path:\n",
      "     0.260 ns ..  0.260 ns inst0.LOAD$2\n",
      "     0.575 ns ..  1.908 ns inst0.LOAD\n",
      "     2.357 ns ..  2.946 ns inst0.inst8_O\n",
      "     3.395 ns ..  3.984 ns inst0.inst7.inst0_O\n",
      "     4.383 ns ..  6.032 ns inst0.inst5.inst0_O\n",
      "\n",
      "Total number of logic levels: 5\n",
      "Total path delay: 6.10 ns (163.89 MHz)\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_piso.blif...\n",
      "prune...\n",
      "read_pcf build/silica_piso.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          9 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          51 / 1280\n",
      "  DFF        18\n",
      "  CARRY      8\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 8\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLKIN$2, 18 / 18\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 517\n",
      "  at iteration #50: temp = 5.72537, wire length = 327\n",
      "  at iteration #100: temp = 2.65252, wire length = 177\n",
      "  at iteration #150: temp = 0.800749, wire length = 107\n",
      "  at iteration #200: temp = 0.014425, wire length = 47\n",
      "  final wire length = 47\n",
      "\n",
      "After placement:\n",
      "PIOs       5 / 96\n",
      "PLBs       13 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.07s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     19 / 6944\n",
      "span_12    4 / 1440\n",
      "\n",
      "  route time 0.03s\n",
      "write_txt build/silica_piso.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -p 'synth_ice40 -top main -blif build/silica_piso.blif' build/silica_piso.v\n",
    "arachne-pnr -d 1k -o build/silica_piso.txt -p build/silica_piso.pcf build/silica_piso.blif\n",
    "icepack build/silica_piso.txt build/silica_piso.bin\n",
    "icetime -tmd hx1k build/silica_piso.txt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling Mux2\n",
      "compiling Register10\n",
      "compiling PISO10\n",
      "compiling FullAdder\n",
      "compiling Add8Cout\n",
      "compiling Register8\n",
      "compiling Counter8\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "from loam.boards.icestick import IceStick\n",
    "from mantle import PISO\n",
    "\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "\n",
    "for i in range(len(icestick.J1)):\n",
    "    icestick.J1[i].output().on()\n",
    "\n",
    "main = icestick.main()\n",
    "piso = PISO(10)\n",
    "m.wire(piso.O, main.J1[0])\n",
    "m.wire(m.bits(0, 7), main.J1[1:])\n",
    "m.wire(piso.SI, 0)\n",
    "m.wire(piso.PI, m.bits(0xFF, 10))\n",
    "counter = Counter(8)\n",
    "m.wire(piso.LOAD, counter.COUT)\n",
    "\n",
    "m.compile(\"build/mantle_piso\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.7+     365 (git sha1 4f31cb6d, clang 9.0.0 -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Parsing `build/mantle_piso.v' using frontend `verilog' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `build/mantle_piso.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\Mux2'.\n",
      "Generating RTLIL representation for module `\\Register10'.\n",
      "Generating RTLIL representation for module `\\PISO10'.\n",
      "Generating RTLIL representation for module `\\FullAdder'.\n",
      "Generating RTLIL representation for module `\\Add8Cout'.\n",
      "Generating RTLIL representation for module `\\Register8'.\n",
      "Generating RTLIL representation for module `\\Counter8'.\n",
      "Generating RTLIL representation for module `\\main'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `synth_ice40 -top main -blif build/mantle_piso.blif' --\n",
      "\n",
      "2. Executing SYNTH_ICE40 pass.\n",
      "\n",
      "2.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\SB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB'.\n",
      "Generating RTLIL representation for module `\\SB_LUT4'.\n",
      "Generating RTLIL representation for module `\\SB_CARRY'.\n",
      "Generating RTLIL representation for module `\\SB_DFF'.\n",
      "Generating RTLIL representation for module `\\SB_DFFE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFES'.\n",
      "Generating RTLIL representation for module `\\SB_DFFN'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNES'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4K'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNR'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNW'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNRNW'.\n",
      "Generating RTLIL representation for module `\\ICESTORM_LC'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_WARMBOOT'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter8\n",
      "Used module:         \\Register8\n",
      "Used module:         \\Add8Cout\n",
      "Used module:             \\FullAdder\n",
      "Used module:     \\PISO10\n",
      "Used module:         \\Register10\n",
      "Used module:         \\Mux2\n",
      "\n",
      "2.2.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter8\n",
      "Used module:         \\Register8\n",
      "Used module:         \\Add8Cout\n",
      "Used module:             \\FullAdder\n",
      "Used module:     \\PISO10\n",
      "Used module:         \\Register10\n",
      "Used module:         \\Mux2\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.3.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.3.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.4. Executing FLATTEN pass (flatten design).\n",
      "Mapping main.inst1 using Counter8.\n",
      "Mapping main.inst0 using PISO10.\n",
      "Mapping main.inst1.inst1 using Register8.\n",
      "Mapping main.inst1.inst0 using Add8Cout.\n",
      "Mapping main.inst0.inst8 using Mux2.\n",
      "Mapping main.inst0.inst7 using Mux2.\n",
      "Mapping main.inst0.inst6 using Mux2.\n",
      "Mapping main.inst0.inst5 using Mux2.\n",
      "Mapping main.inst0.inst4 using Mux2.\n",
      "Mapping main.inst0.inst3 using Mux2.\n",
      "Mapping main.inst0.inst2 using Mux2.\n",
      "Mapping main.inst0.inst1 using Mux2.\n",
      "Mapping main.inst0.inst0 using Mux2.\n",
      "Mapping main.inst0.inst10 using Register10.\n",
      "Mapping main.inst0.inst9 using Mux2.\n",
      "Mapping main.inst1.inst0.inst0 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst1 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst2 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst3 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst4 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst5 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst6 using FullAdder.\n",
      "Mapping main.inst1.inst0.inst7 using FullAdder.\n",
      "No more expansions possible.\n",
      "Deleting now unused module Counter8.\n",
      "Deleting now unused module Register8.\n",
      "Deleting now unused module Add8Cout.\n",
      "Deleting now unused module FullAdder.\n",
      "Deleting now unused module PISO10.\n",
      "Deleting now unused module Register10.\n",
      "Deleting now unused module Mux2.\n",
      "\n",
      "2.5. Executing TRIBUF pass.\n",
      "\n",
      "2.6. Executing DEMINOUT pass (demote inout ports to input or output).\n",
      "\n",
      "2.7. Executing SYNTH pass.\n",
      "\n",
      "2.7.1. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.7.1.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.7.1.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removing unused non-port wire \\inst1.inst0.inst7.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst6.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst5.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst4.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst3.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst2.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst1.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst0.I1.\n",
      "  removing unused non-port wire \\inst1.inst0.inst0.CIN.\n",
      "  removing unused non-port wire \\inst0.inst0.I.\n",
      "  removing unused non-port wire \\inst1.inst0.I1.\n",
      "  removing unused non-port wire \\inst0.SI.\n",
      "  removing unused non-port wire \\inst0.PI.\n",
      "  removed 13 unused temporary wires.\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.4. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.7.5. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.5.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.5.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.5.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.6. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.7.7. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module main:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.7.8. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.7.9. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.9.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.9.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.10. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.7.11. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.11.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.11.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.11.5. Finished fast OPT passes.\n",
      "\n",
      "2.7.12. Executing MEMORY pass.\n",
      "\n",
      "2.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).\n",
      "\n",
      "2.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "\n",
      "2.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).\n",
      "\n",
      "2.9. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.9.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M0'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M123'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.10. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.10.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.10.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.10.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "\n",
      "2.10.5. Finished fast OPT passes.\n",
      "\n",
      "2.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).\n",
      "\n",
      "2.12. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.12.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.12.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "\n",
      "2.12.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.13. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.13.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.13.2. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_80_ice40_alu'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.14. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Running ICE40 specific optimizations.\n",
      "Optimized away SB_CARRY cell main.inst1.inst0.inst0.inst1: CO=\\inst1.inst0.inst0.I0\n",
      "Mapping SB_LUT4 cell main.inst1.inst0.inst1.inst0 back to logic.\n",
      "\n",
      "2.14.2. Executing OPT_EXPR pass (perform const folding).\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$59' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [7] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$64' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [3] = $auto$simplemap.cc:309:simplemap_lut$51 [6]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$56' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [4] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$63' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [2] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$55' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [3] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$62' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [2]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$52' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [0] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$61' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [0] = \\inst1.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$69' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$68 = $auto$simplemap.cc:309:simplemap_lut$65 [0]'.\n",
      "\n",
      "2.14.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$54' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [2] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$54' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$53' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$53' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$67' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$66'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$65 [1] = $auto$simplemap.cc:309:simplemap_lut$65 [0]\n",
      "    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$67' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$57' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [5] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$57' from module `\\main'.\n",
      "Removed a total of 4 cells.\n",
      "\n",
      "2.14.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removed 3 unused temporary wires.\n",
      "Removed 0 unused cells and 16 unused wires.\n",
      "\n",
      "2.14.6. Rerunning OPT passes. (Removed registers in this run.)\n",
      "\n",
      "2.14.7. Running ICE40 specific optimizations.\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.14.9. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.10. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 16 unused wires.\n",
      "\n",
      "2.14.12. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).\n",
      "\n",
      "2.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).\n",
      "Selected cell types for direct conversion:\n",
      "  $_DFF_PP1_ -> $__DFFE_PP1\n",
      "  $_DFF_PP0_ -> $__DFFE_PP0\n",
      "  $_DFF_PN1_ -> $__DFFE_PN1\n",
      "  $_DFF_PN0_ -> $__DFFE_PN0\n",
      "  $_DFF_NP1_ -> $__DFFE_NP1\n",
      "  $_DFF_NP0_ -> $__DFFE_NP0\n",
      "  $_DFF_NN1_ -> $__DFFE_NN1\n",
      "  $_DFF_NN0_ -> $__DFFE_NN0\n",
      "  $_DFF_N_ -> $_DFFE_NP_\n",
      "  $_DFF_P_ -> $_DFFE_PP_\n",
      "Transforming FF to FF+Enable cells in module main:\n",
      "\n",
      "2.17. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.17.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.18. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).\n",
      "\n",
      "2.20. Executing ICE40_FFINIT pass (implement FF init values).\n",
      "Handling FF init values in main.\n",
      "\n",
      "2.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).\n",
      "Merging set/reset $_MUX_ cells into SB_FFs in main.\n",
      "\n",
      "2.22. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.22.1. Running ICE40 specific optimizations.\n",
      "\n",
      "2.22.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.22.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.22.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 0 unused cells and 16 unused wires.\n",
      "\n",
      "2.22.6. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.23. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.23.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_N_'.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_P_'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.24. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.24.1. Extracting gate netlist of module `\\main' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.24.1.1. Executing ABC.\n",
      "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_lut <abc-temp-dir>/lutdefs.txt \n",
      "ABC: + strash \n",
      "ABC: + ifraig \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + dch -f \n",
      "ABC: + if \n",
      "ABC: + mfs2 \n",
      "ABC: + lutpack -S 1 \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.24.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              $lut cells:        2\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "\n",
      "2.25. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.25.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\$lut'.\n",
      "Parameter \\WIDTH = 2\n",
      "Parameter \\LUT = 4'0110\n",
      "Generating RTLIL representation for module `$paramod\\$lut\\WIDTH=2\\LUT=4'0110'.\n",
      "\n",
      "2.25.3. Continuing TECHMAP pass.\n",
      "Mapping main.$abc$83$auto$blifparse.cc:465:parse_blif$84 using $paramod\\$lut\\WIDTH=2\\LUT=4'0110.\n",
      "No more expansions possible.\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "\n",
      "2.26. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.26.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "\n",
      "2.26.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== main ===\n",
      "\n",
      "   Number of wires:                154\n",
      "   Number of wire bits:            253\n",
      "   Number of public wires:         154\n",
      "   Number of public wire bits:     253\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 43\n",
      "     SB_CARRY                        7\n",
      "     SB_DFF                         18\n",
      "     SB_LUT4                        18\n",
      "\n",
      "2.28. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.29. Executing BLIF backend.\n",
      "\n",
      "End of script. Logfile hash: 9b512f0b85, CPU: user 0.24s system 0.02s\n",
      "Yosys 0.7+     365 (git sha1 4f31cb6d, clang 9.0.0 -fPIC -Os)\n",
      "Time spent: 44% 9x read_verilog (0 sec), 14% 1x share (0 sec), ...\n",
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        lc40_7_13_6 (LogicCell40) [clk] -> lcout: 0.640 ns\n",
      "     0.640 ns net_13858 (inst1.inst0.inst0.I0)\n",
      "        t55 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_7_12_15893_15913 (InMux) I -> O: 0.260 ns\n",
      "        lc40_7_12_0 (LogicCell40) in1 -> carryout: 0.260 ns\n",
      "     1.489 ns t2\n",
      "        lc40_7_12_1 (LogicCell40) carryin -> carryout: 0.126 ns\n",
      "     1.615 ns net_15917 (inst1.inst0.inst1.inst1_CO$2)\n",
      "        lc40_7_12_2 (LogicCell40) carryin -> carryout: 0.126 ns\n",
      "     1.741 ns net_15923 (inst1.inst0.inst2.inst1_CO$2)\n",
      "        lc40_7_12_3 (LogicCell40) carryin -> carryout: 0.126 ns\n",
      "     1.867 ns net_15929 (inst1.inst0.inst3.inst1_CO$2)\n",
      "        lc40_7_12_4 (LogicCell40) carryin -> carryout: 0.126 ns\n",
      "     1.994 ns net_15935 (inst1.inst0.inst4.inst1_CO$2)\n",
      "        lc40_7_12_5 (LogicCell40) carryin -> carryout: 0.126 ns\n",
      "     2.120 ns net_15941 (inst1.inst0.inst5.inst1_CO$2)\n",
      "        lc40_7_12_6 (LogicCell40) carryin -> carryout: 0.126 ns\n",
      "     2.246 ns net_15947 (inst1.inst0.inst6.inst1_CO$2)\n",
      "        inmux_7_12_15947_15957 (InMux) I -> O: 0.260 ns\n",
      "        lc40_7_12_7 (LogicCell40) in3 -> lcout: 0.316 ns\n",
      "     2.821 ns net_13736 (inst1.inst0.inst6.inst1_CO)\n",
      "        t44 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_7_11_15763_15821 (InMux) I -> O: 0.260 ns\n",
      "        t8 (CascadeMux) I -> O: 0.000 ns\n",
      "     3.410 ns net_15821_cascademuxed\n",
      "        lc40_7_11_5 (LogicCell40) in2 [setup]: 0.323 ns\n",
      "     3.733 ns net_13611 (inst1.inst0.inst7.I0)\n",
      "\n",
      "Resolvable net names on path:\n",
      "     0.640 ns ..  1.229 ns inst1.inst0.inst0.I0\n",
      "     1.615 ns ..  1.615 ns inst1.inst0.inst1.inst1_CO$2\n",
      "     1.741 ns ..  1.741 ns inst1.inst0.inst2.inst1_CO$2\n",
      "     1.867 ns ..  1.867 ns inst1.inst0.inst3.inst1_CO$2\n",
      "     1.994 ns ..  1.994 ns inst1.inst0.inst4.inst1_CO$2\n",
      "     2.120 ns ..  2.120 ns inst1.inst0.inst5.inst1_CO$2\n",
      "     2.246 ns ..  2.506 ns inst1.inst0.inst6.inst1_CO$2\n",
      "     2.821 ns ..  3.410 ns inst1.inst0.inst6.inst1_CO\n",
      "                  lcout -> inst1.inst0.inst7.I0\n",
      "\n",
      "Total number of logic levels: 9\n",
      "Total path delay: 3.73 ns (267.88 MHz)\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/mantle_piso.blif...\n",
      "prune...\n",
      "read_pcf build/mantle_piso.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          9 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          27 / 1280\n",
      "  DFF        18\n",
      "  CARRY      8\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 8\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLKIN$2, 18 / 18\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 411\n",
      "  at iteration #50: temp = 8.22135, wire length = 156\n",
      "  at iteration #100: temp = 3.43752, wire length = 106\n",
      "  at iteration #150: temp = 1.17069, wire length = 63\n",
      "  at iteration #200: temp = 0.0282521, wire length = 28\n",
      "  final wire length = 28\n",
      "\n",
      "After placement:\n",
      "PIOs       5 / 96\n",
      "PLBs       8 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.03s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     5 / 6944\n",
      "span_12    0 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/mantle_piso.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -p 'synth_ice40 -top main -blif build/mantle_piso.blif' build/mantle_piso.v\n",
    "arachne-pnr -d 1k -o build/mantle_piso.txt -p build/mantle_piso.pcf build/mantle_piso.blif\n",
    "icepack build/mantle_piso.txt build/mantle_piso.bin\n",
    "icetime -tmd hx1k build/mantle_piso.txt"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
