

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Wed Dec 30 10:17:07 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F2220
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F2220 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATBbits	set	3978
    48  0000                     _PORTCbits	set	3970
    49  0000                     _ADCON1	set	4033
    50  0000                     _TRISB	set	3987
    51  0000                     _TRISC	set	3988
    52  0000                     _PORTB	set	3969
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57  000FAE                     __pcinit:
    58                           	callstack 0
    59  000FAE                     start_initialization:
    60                           	callstack 0
    61  000FAE                     __initialization:
    62                           	callstack 0
    63  000FAE                     end_of_initialization:
    64                           	callstack 0
    65  000FAE                     __end_of__initialization:
    66                           	callstack 0
    67  000FAE  0100               	movlb	0
    68  000FB0  EFDA  F007         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71  000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73  000001                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76  000001                     	ds	1
    77                           
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 14 in file "main.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1
    97 ;;      Params:         0       0       0
    98 ;;      Locals:         0       0       0
    99 ;;      Temps:          1       0       0
   100 ;;      Totals:         1       0       0
   101 ;;Total ram usage:        1 bytes
   102 ;; This function calls:
   103 ;;		Nothing
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110  000FB4                     __ptext0:
   111                           	callstack 0
   112  000FB4                     _main:
   113                           	callstack 31
   114  000FB4                     
   115                           ;main.c: 16:     PORTB = 0;
   116  000FB4  0E00               	movlw	0
   117  000FB6  6E81               	movwf	129,c	;volatile
   118                           
   119                           ;main.c: 17:     TRISC = 0x01;
   120  000FB8  0E01               	movlw	1
   121  000FBA  6E94               	movwf	148,c	;volatile
   122                           
   123                           ;main.c: 18:     TRISB = 0;
   124  000FBC  0E00               	movlw	0
   125  000FBE  6E93               	movwf	147,c	;volatile
   126                           
   127                           ;main.c: 20:     ADCON1 = 0x07;
   128  000FC0  0E07               	movlw	7
   129  000FC2  6EC1               	movwf	193,c	;volatile
   130  000FC4                     l703:
   131                           
   132                           ;main.c: 24:     {;main.c: 25:         if (PORTCbits.RC0 == 0)
   133  000FC4  B082               	btfsc	130,0,c	;volatile
   134  000FC6  EFE7  F007         	goto	u11
   135  000FCA  EFE9  F007         	goto	u10
   136  000FCE                     u11:
   137  000FCE  EFF4  F007         	goto	l20
   138  000FD2                     u10:
   139  000FD2                     
   140                           ;main.c: 26:         {;main.c: 28:             LATBbits.LATB0 = 1;
   141  000FD2  808A               	bsf	138,0,c	;volatile
   142  000FD4                     l707:
   143                           
   144                           ;main.c: 29:             _delay((unsigned long)((10)*(8000000/4000.0)));
   145  000FD4  0E1A               	movlw	26
   146  000FD6  6E01               	movwf	??_main^0,c
   147  000FD8  0EF8               	movlw	248
   148  000FDA                     u37:
   149  000FDA  2EE8               	decfsz	wreg,f,c
   150  000FDC  D7FE               	bra	u37
   151  000FDE  2E01               	decfsz	??_main^0,f,c
   152  000FE0  D7FC               	bra	u37
   153  000FE2  D000               	nop2	
   154                           
   155                           ;main.c: 30:         }
   156  000FE4  EFE2  F007         	goto	l703
   157  000FE8                     l20:
   158  000FE8  A082               	btfss	130,0,c	;volatile
   159  000FEA  EFF9  F007         	goto	u21
   160  000FEE  EFFB  F007         	goto	u20
   161  000FF2                     u21:
   162  000FF2  EFE2  F007         	goto	l703
   163  000FF6                     u20:
   164  000FF6                     
   165                           ;main.c: 32:         {;main.c: 33:             LATBbits.LATB0 = 0;
   166  000FF6  908A               	bcf	138,0,c	;volatile
   167  000FF8  EFEA  F007         	goto	l707
   168  000FFC  EF00  F000         	goto	start
   169  001000                     __end_of_main:
   170                           	callstack 0
   171  0000                     
   172                           	psect	rparam
   173  0000                     
   174                           	psect	idloc
   175                           
   176                           ;Config register IDLOC0 @ 0x200000
   177                           ;	unspecified, using default values
   178  200000                     	org	2097152
   179  200000  FF                 	db	255
   180                           
   181                           ;Config register IDLOC1 @ 0x200001
   182                           ;	unspecified, using default values
   183  200001                     	org	2097153
   184  200001  FF                 	db	255
   185                           
   186                           ;Config register IDLOC2 @ 0x200002
   187                           ;	unspecified, using default values
   188  200002                     	org	2097154
   189  200002  FF                 	db	255
   190                           
   191                           ;Config register IDLOC3 @ 0x200003
   192                           ;	unspecified, using default values
   193  200003                     	org	2097155
   194  200003  FF                 	db	255
   195                           
   196                           ;Config register IDLOC4 @ 0x200004
   197                           ;	unspecified, using default values
   198  200004                     	org	2097156
   199  200004  FF                 	db	255
   200                           
   201                           ;Config register IDLOC5 @ 0x200005
   202                           ;	unspecified, using default values
   203  200005                     	org	2097157
   204  200005  FF                 	db	255
   205                           
   206                           ;Config register IDLOC6 @ 0x200006
   207                           ;	unspecified, using default values
   208  200006                     	org	2097158
   209  200006  FF                 	db	255
   210                           
   211                           ;Config register IDLOC7 @ 0x200007
   212                           ;	unspecified, using default values
   213  200007                     	org	2097159
   214  200007  FF                 	db	255
   215                           
   216                           	psect	config
   217                           
   218                           ; Padding undefined space
   219  300000                     	org	3145728
   220  300000  FF                 	db	255
   221                           
   222                           ;Config register CONFIG1H @ 0x300001
   223                           ;	Oscillator Selection bits
   224                           ;	OSC = HS, HS Oscillator
   225                           ;	Fail-Safe Clock Monitor Enable bit
   226                           ;	FSCM = OFF, Fail-Safe Clock Monitor disabled
   227                           ;	Internal/External Switchover bit
   228                           ;	IESO = ON, Internal/External Switchover mode enabled
   229  300001                     	org	3145729
   230  300001  82                 	db	130
   231                           
   232                           ;Config register CONFIG2L @ 0x300002
   233                           ;	Power-up Timer enable bit
   234                           ;	PWRT = OFF, PWRT disabled
   235                           ;	Brown-out Reset enable bit
   236                           ;	BOR = OFF, Brown-out Reset disabled
   237                           ;	Brown-out Reset Voltage bits
   238                           ;	BORV = 20, VBOR set to 2.0V
   239  300002                     	org	3145730
   240  300002  0D                 	db	13
   241                           
   242                           ;Config register CONFIG2H @ 0x300003
   243                           ;	Watchdog Timer Enable bit
   244                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   245                           ;	Watchdog Timer Postscale Select bits
   246                           ;	WDTPS = 32768, 1:32768
   247  300003                     	org	3145731
   248  300003  1E                 	db	30
   249                           
   250                           ; Padding undefined space
   251  300004                     	org	3145732
   252  300004  FF                 	db	255
   253                           
   254                           ;Config register CONFIG3H @ 0x300005
   255                           ;	CCP2 MUX bit
   256                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   257                           ;	PORTB A/D Enable bit
   258                           ;	PBAD = ANA, PORTB<4:0> pins are configured as analog input channels on Reset
   259                           ;	MCLR Pin Enable bit
   260                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   261  300005                     	org	3145733
   262  300005  83                 	db	131
   263                           
   264                           ;Config register CONFIG4L @ 0x300006
   265                           ;	Stack Full/Underflow Reset Enable bit
   266                           ;	STVR = OFF, Stack full/underflow will not cause Reset
   267                           ;	Single-Supply ICSP Enable bit
   268                           ;	LVP = ON, Single-Supply ICSP enabled
   269                           ;	Background Debugger Enable bit
   270                           ;	DEBUG = 0x1, unprogrammed default
   271  300006                     	org	3145734
   272  300006  84                 	db	132
   273                           
   274                           ; Padding undefined space
   275  300007                     	org	3145735
   276  300007  FF                 	db	255
   277                           
   278                           ;Config register CONFIG5L @ 0x300008
   279                           ;	Code Protection bit
   280                           ;	CP0 = OFF, Block 0 (000200-0007FFh) not code-protected
   281                           ;	Code Protection bit
   282                           ;	CP1 = OFF, Block 1 (000800-000FFFh) not code-protected
   283  300008                     	org	3145736
   284  300008  0F                 	db	15
   285                           
   286                           ;Config register CONFIG5H @ 0x300009
   287                           ;	Boot Block Code Protection bit
   288                           ;	CPB = OFF, Boot block (000000-0001FFh) is not code-protected
   289                           ;	Data EEPROM Code Protection bit
   290                           ;	CPD = OFF, Data EEPROM is not code-protected
   291  300009                     	org	3145737
   292  300009  C0                 	db	192
   293                           
   294                           ;Config register CONFIG6L @ 0x30000A
   295                           ;	Write Protection bit
   296                           ;	WRT0 = OFF, Block 0 (000200-0007FFh) not write-protected
   297                           ;	Write Protection bit
   298                           ;	WRT1 = OFF, Block 1 (000800-000FFFh) not write-protected
   299  30000A                     	org	3145738
   300  30000A  0F                 	db	15
   301                           
   302                           ;Config register CONFIG6H @ 0x30000B
   303                           ;	Configuration Register Write Protection bit
   304                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   305                           ;	Boot Block Write Protection bit
   306                           ;	WRTB = OFF, Boot block (000000-0001FFh) is not write-protected
   307                           ;	Data EEPROM Write Protection bit
   308                           ;	WRTD = OFF, Data EEPROM is not write-protected
   309  30000B                     	org	3145739
   310  30000B  E0                 	db	224
   311                           
   312                           ;Config register CONFIG7L @ 0x30000C
   313                           ;	Table Read Protection bit
   314                           ;	EBTR0 = OFF, Block 0 (000200-0007FFh) not protected from table reads executed in other
      +                           blocks
   315                           ;	Table Read Protection bit
   316                           ;	EBTR1 = OFF, Block 1 (000800-000FFFh) not protected from table reads executed in other
      +                           blocks
   317  30000C                     	org	3145740
   318  30000C  0F                 	db	15
   319                           
   320                           ;Config register CONFIG7H @ 0x30000D
   321                           ;	Boot Block Table Read Protection bit
   322                           ;	EBTRB = OFF, Boot block (000000-0001FFh) is not protected from table reads executed in
      +                           other blocks
   323  30000D                     	org	3145741
   324  30000D  40                 	db	64
   325                           tosu	equ	0xFFF
   326                           tosh	equ	0xFFE
   327                           tosl	equ	0xFFD
   328                           stkptr	equ	0xFFC
   329                           pclatu	equ	0xFFB
   330                           pclath	equ	0xFFA
   331                           pcl	equ	0xFF9
   332                           tblptru	equ	0xFF8
   333                           tblptrh	equ	0xFF7
   334                           tblptrl	equ	0xFF6
   335                           tablat	equ	0xFF5
   336                           prodh	equ	0xFF4
   337                           prodl	equ	0xFF3
   338                           indf0	equ	0xFEF
   339                           postinc0	equ	0xFEE
   340                           postdec0	equ	0xFED
   341                           preinc0	equ	0xFEC
   342                           plusw0	equ	0xFEB
   343                           fsr0h	equ	0xFEA
   344                           fsr0l	equ	0xFE9
   345                           wreg	equ	0xFE8
   346                           indf1	equ	0xFE7
   347                           postinc1	equ	0xFE6
   348                           postdec1	equ	0xFE5
   349                           preinc1	equ	0xFE4
   350                           plusw1	equ	0xFE3
   351                           fsr1h	equ	0xFE2
   352                           fsr1l	equ	0xFE1
   353                           bsr	equ	0xFE0
   354                           indf2	equ	0xFDF
   355                           postinc2	equ	0xFDE
   356                           postdec2	equ	0xFDD
   357                           preinc2	equ	0xFDC
   358                           plusw2	equ	0xFDB
   359                           fsr2h	equ	0xFDA
   360                           fsr2l	equ	0xFD9
   361                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      1       1
    BANK0           128      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      1       1       1        0.8%
STACK                0      0       0       2        0.0%
BITBANK0            80      0       0       3        0.0%
BANK0               80      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
ABS                  0      0       0       7        0.0%
BIGRAM             1FF      0       0       8        0.0%
DATA                 0      0       0       9        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Wed Dec 30 10:17:07 2020

                     l20 0FE8                       u10 0FD2                       u11 0FCE  
                     u20 0FF6                       u21 0FF2                       u37 0FDA  
                    l701 0FB4                      l703 0FC4                      l705 0FD2  
                    l707 0FD4                      l709 0FF6                      wreg 000FE8  
                   _main 0FB4                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _PORTB 000F81                    _TRISB 000F93  
                  _TRISC 000F94          __initialization 0FAE             __end_of_main 1000  
                 ??_main 0001            __activetblptr 000000                   _ADCON1 000FC1  
             __accesstop 0080  __end_of__initialization 0FAE            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 0FAE                  __ramtop 0200                  __ptext0 0FB4  
   end_of_initialization 0FAE                _PORTCbits 000F82      start_initialization 0FAE  
               _LATBbits 000F8A                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 004C  
