{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 22:46:24 2019 " "Info: Processing started: Thu May 23 22:46:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(396) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(396): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 396 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(397) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(397): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 397 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(398) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(398): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 398 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(399) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(399): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 399 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(405) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(405): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 405 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(406) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(406): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 406 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(407) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(407): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 407 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(408) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(408): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 408 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(439) " "Warning (10268): Verilog HDL information at Final_gen_2.v(439): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_gen_2.v 15 15 " "Info: Found 15 design units, including 15 entities, in source file final_gen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_gen_2 " "Info: Found entity 1: Final_gen_2" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 timer " "Info: Found entity 2: timer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 five_seconds " "Info: Found entity 3: five_seconds" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 time_counter " "Info: Found entity 4: time_counter" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 149 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 fl_fl " "Info: Found entity 5: fl_fl" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 192 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 counter " "Info: Found entity 6: counter" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 210 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 up_down_counter " "Info: Found entity 7: up_down_counter" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 227 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 keys " "Info: Found entity 8: keys" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 248 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 delitel " "Info: Found entity 9: delitel" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 263 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 d_trig " "Info: Found entity 10: d_trig" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 LED " "Info: Found entity 11: LED" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 309 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 segm_out " "Info: Found entity 12: segm_out" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 counter_6 " "Info: Found entity 13: counter_6" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 bidec " "Info: Found entity 14: bidec" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 432 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 bidec_to_7 " "Info: Found entity 15: bidec_to_7" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 502 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.v" "" { Text "C:/Projects/laser_lap_timer/lpm_dff0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_milliseconds Final_gen_2.v(104) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(104): created implicit net for \"w_milliseconds\"" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_clk Final_gen_2.v(346) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(346): created implicit net for \"led_clk\"" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_gen_2 " "Info: Elaborating entity \"Final_gen_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one Final_gen_2.v(16) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(16): object \"one\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two Final_gen_2.v(17) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(17): object \"two\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tre Final_gen_2.v(18) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(18): object \"tre\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_trig d_trig:start_trigger " "Info: Elaborating entity \"d_trig\" for hierarchy \"d_trig:start_trigger\"" {  } { { "Final_gen_2.v" "start_trigger" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:lap_timer " "Info: Elaborating entity \"timer\" for hierarchy \"timer:lap_timer\"" {  } { { "Final_gen_2.v" "lap_timer" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:clk_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:clk_counter\"" {  } { { "Final_gen_2.v" "clk_counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Final_gen_2.v(174) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(174): truncated value with size 32 to match size of target (26)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:milliseconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:milliseconds_counter\"" {  } { { "Final_gen_2.v" "milliseconds_counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(174) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(174): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:seconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:seconds_counter\"" {  } { { "Final_gen_2.v" "seconds_counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(174) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(174): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_seconds timer:lap_timer\|five_seconds:five_sec " "Info: Elaborating entity \"five_seconds\" for hierarchy \"timer:lap_timer\|five_seconds:five_sec\"" {  } { { "Final_gen_2.v" "five_sec" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:time_led " "Info: Elaborating entity \"LED\" for hierarchy \"LED:time_led\"" {  } { { "Final_gen_2.v" "time_led" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delitel LED:time_led\|delitel:delitel_led " "Info: Elaborating entity \"delitel\" for hierarchy \"LED:time_led\|delitel:delitel_led\"" {  } { { "Final_gen_2.v" "delitel_led" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 346 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Final_gen_2.v(274) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(274): truncated value with size 32 to match size of target (25)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec LED:time_led\|bidec:my_bidec_1 " "Info: Elaborating entity \"bidec\" for hierarchy \"LED:time_led\|bidec:my_bidec_1\"" {  } { { "Final_gen_2.v" "my_bidec_1" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 349 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(450) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(450): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(455) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(455): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(460) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(460): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(466) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(466): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(472) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(472): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(478) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(478): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(484) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(484): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(490) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(490): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(496) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(496): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec_to_7 LED:time_led\|bidec_to_7:bd7_1_1 " "Info: Elaborating entity \"bidec_to_7\" for hierarchy \"LED:time_led\|bidec_to_7:bd7_1_1\"" {  } { { "Final_gen_2.v" "bd7_1_1" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(510) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(510): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments Final_gen_2.v(510) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(510): inferring latch(es) for variable \"segments\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] Final_gen_2.v(510) " "Info (10041): Inferred latch for \"segments\[0\]\" at Final_gen_2.v(510)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] Final_gen_2.v(510) " "Info (10041): Inferred latch for \"segments\[1\]\" at Final_gen_2.v(510)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] Final_gen_2.v(510) " "Info (10041): Inferred latch for \"segments\[2\]\" at Final_gen_2.v(510)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] Final_gen_2.v(510) " "Info (10041): Inferred latch for \"segments\[3\]\" at Final_gen_2.v(510)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] Final_gen_2.v(510) " "Info (10041): Inferred latch for \"segments\[4\]\" at Final_gen_2.v(510)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] Final_gen_2.v(510) " "Info (10041): Inferred latch for \"segments\[5\]\" at Final_gen_2.v(510)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] Final_gen_2.v(510) " "Info (10041): Inferred latch for \"segments\[6\]\" at Final_gen_2.v(510)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_6 LED:time_led\|counter_6:counter " "Info: Elaborating entity \"counter_6\" for hierarchy \"LED:time_led\|counter_6:counter\"" {  } { { "Final_gen_2.v" "counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Final_gen_2.v(426) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(426): truncated value with size 32 to match size of target (3)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segm_out LED:time_led\|segm_out:segm_out_1 " "Info: Elaborating entity \"segm_out\" for hierarchy \"LED:time_led\|segm_out:segm_out_1\"" {  } { { "Final_gen_2.v" "segm_out_1" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(392) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(392): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(402) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(402): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segm_out Final_gen_2.v(392) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(392): inferring latch(es) for variable \"segm_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cathode Final_gen_2.v(392) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(392): inferring latch(es) for variable \"cathode\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[0\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"cathode\[0\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[1\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"cathode\[1\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[2\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"cathode\[2\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[3\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"cathode\[3\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[4\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"cathode\[4\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[5\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"cathode\[5\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[0\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"segm_out\[0\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[1\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"segm_out\[1\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[2\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"segm_out\[2\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[3\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"segm_out\[3\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[4\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"segm_out\[4\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[5\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"segm_out\[5\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[6\] Final_gen_2.v(392) " "Info (10041): Inferred latch for \"segm_out\[6\]\" at Final_gen_2.v(392)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[0\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[1\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[2\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[3\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[4\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[5\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[6\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[7\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[8\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[9\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[10\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[11\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[12\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[13\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[14\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[15\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[16\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[17\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[18\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[19\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[20\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[21\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[22\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[23\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[24\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/laser_lap_timer/Final_gen_2.map.smsg " "Info: Generated suppressed messages file C:/Projects/laser_lap_timer/Final_gen_2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "267 " "Info: Implemented 267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Info: Implemented 252 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 22:46:27 2019 " "Info: Processing ended: Thu May 23 22:46:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 22:46:27 2019 " "Info: Processing started: Thu May 23 22:46:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final_gen_2 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Final_gen_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node master_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[5\] " "Info: Destination node LED:time_led\|delitel:delitel_led\|d_c\[5\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 272 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|clk " "Info: Destination node timer:lap_timer\|clk" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 94 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { master_clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:lap_timer\|clk  " "Info: Automatically promoted node timer:lap_timer\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:clk_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 94 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|segm_out:segm_out_1\|Mux14~0  " "Info: Automatically promoted node LED:time_led\|segm_out:segm_out_1\|Mux14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_2_1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_2_2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_3_1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_3_2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:lap_timer\|time_counter:clk_counter\|out_clk  " "Info: Automatically promoted node timer:lap_timer\|time_counter:clk_counter\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:milliseconds_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ls " "Warning: Node \"ls\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ls" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.645 ns register register " "Info: Estimated most critical path is register to register delay of 6.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:seconds_counter\|value\[4\] 1 REG LAB_X19_Y9 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y9; Fanout = 22; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|value\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:seconds_counter|value[4] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.624 ns) 1.972 ns LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]~16 2 COMB LAB_X22_Y7 2 " "Info: 2: + IC(1.348 ns) + CELL(0.624 ns) = 1.972 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { timer:lap_timer|time_counter:seconds_counter|value[4] LED:time_led|bidec:my_bidec_2|vyhod_1[1][3]~16 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.624 ns) 4.254 ns LED:time_led\|bidec:my_bidec_2\|vyhod_1~17 3 COMB LAB_X15_Y10 1 " "Info: 3: + IC(1.658 ns) + CELL(0.624 ns) = 4.254 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_2\|vyhod_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { LED:time_led|bidec:my_bidec_2|vyhod_1[1][3]~16 LED:time_led|bidec:my_bidec_2|vyhod_1~17 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.206 ns) 6.537 ns LED:time_led\|bidec:my_bidec_2\|vyhod_1~18 4 COMB LAB_X22_Y7 1 " "Info: 4: + IC(2.077 ns) + CELL(0.206 ns) = 6.537 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_2\|vyhod_1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { LED:time_led|bidec:my_bidec_2|vyhod_1~17 LED:time_led|bidec:my_bidec_2|vyhod_1~18 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.645 ns LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] 5 REG LAB_X22_Y7 9 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.645 ns; Loc. = LAB_X22_Y7; Fanout = 9; REG Node = 'LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LED:time_led|bidec:my_bidec_2|vyhod_1~18 LED:time_led|bidec:my_bidec_2|vyhod_1[0][2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.562 ns ( 23.51 % ) " "Info: Total cell delay = 1.562 ns ( 23.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.083 ns ( 76.49 % ) " "Info: Total interconnect delay = 5.083 ns ( 76.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { timer:lap_timer|time_counter:seconds_counter|value[4] LED:time_led|bidec:my_bidec_2|vyhod_1[1][3]~16 LED:time_led|bidec:my_bidec_2|vyhod_1~17 LED:time_led|bidec:my_bidec_2|vyhod_1~18 LED:time_led|bidec:my_bidec_2|vyhod_1[0][2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[0\] 0 " "Info: Pin \"segments\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[1\] 0 " "Info: Pin \"segments\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[2\] 0 " "Info: Pin \"segments\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[3\] 0 " "Info: Pin \"segments\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[4\] 0 " "Info: Pin \"segments\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[5\] 0 " "Info: Pin \"segments\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[6\] 0 " "Info: Pin \"segments\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[0\] 0 " "Info: Pin \"cathode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[1\] 0 " "Info: Pin \"cathode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[2\] 0 " "Info: Pin \"cathode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[3\] 0 " "Info: Pin \"cathode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[4\] 0 " "Info: Pin \"cathode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[5\] 0 " "Info: Pin \"cathode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 22:46:30 2019 " "Info: Processing ended: Thu May 23 22:46:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 22:46:31 2019 " "Info: Processing started: Thu May 23 22:46:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 22:46:32 2019 " "Info: Processing ended: Thu May 23 22:46:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 22:46:33 2019 " "Info: Processing started: Thu May 23 22:46:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[0\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[1\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[2\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[3\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[4\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[5\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "master_clk " "Info: Assuming node \"master_clk\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "laser_detector " "Info: Assuming node \"laser_detector\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "laser_detector" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|segm_out:segm_out_1\|Mux14~0 " "Info: Detected gated clock \"LED:time_led\|segm_out:segm_out_1\|Mux14~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|segm_out:segm_out_1\|Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 510 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|counter_6:counter\|count\[2\] " "Info: Detected ripple clock \"LED:time_led\|counter_6:counter\|count\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|counter_6:counter\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|counter_6:counter\|count\[1\] " "Info: Detected ripple clock \"LED:time_led\|counter_6:counter\|count\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|counter_6:counter\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "d_trig:start_trigger\|out " "Info: Detected ripple clock \"d_trig:start_trigger\|out\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 285 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_trig:start_trigger\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:lap_timer\|clk " "Info: Detected gated clock \"timer:lap_timer\|clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 94 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:clk_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:clk_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:milliseconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|delitel:delitel_led\|d_c\[5\] " "Info: Detected ripple clock \"LED:time_led\|delitel:delitel_led\|d_c\[5\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 272 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|delitel:delitel_led\|d_c\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "master_clk register timer:lap_timer\|time_counter:seconds_counter\|value\[3\] register LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\] 85.22 MHz 11.734 ns Internal " "Info: Clock \"master_clk\" has Internal fmax of 85.22 MHz between source register \"timer:lap_timer\|time_counter:seconds_counter\|value\[3\]\" and destination register \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]\" (period= 11.734 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.316 ns + Longest register register " "Info: + Longest register to register delay is 6.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:seconds_counter\|value\[3\] 1 REG LCFF_X19_Y9_N31 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 20; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|value\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:seconds_counter|value[3] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.624 ns) 2.187 ns LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]~16 2 COMB LCCOMB_X22_Y7_N28 2 " "Info: 2: + IC(1.563 ns) + CELL(0.624 ns) = 2.187 ns; Loc. = LCCOMB_X22_Y7_N28; Fanout = 2; COMB Node = 'LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { timer:lap_timer|time_counter:seconds_counter|value[3] LED:time_led|bidec:my_bidec_2|vyhod_1[1][3]~16 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(0.206 ns) 4.176 ns LED:time_led\|bidec:my_bidec_2\|vyhod_1~23 3 COMB LCCOMB_X15_Y10_N24 1 " "Info: 3: + IC(1.783 ns) + CELL(0.206 ns) = 4.176 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_2\|vyhod_1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { LED:time_led|bidec:my_bidec_2|vyhod_1[1][3]~16 LED:time_led|bidec:my_bidec_2|vyhod_1~23 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.206 ns) 6.208 ns LED:time_led\|bidec:my_bidec_2\|vyhod_1~24 4 COMB LCCOMB_X22_Y7_N4 1 " "Info: 4: + IC(1.826 ns) + CELL(0.206 ns) = 6.208 ns; Loc. = LCCOMB_X22_Y7_N4; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_2\|vyhod_1~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { LED:time_led|bidec:my_bidec_2|vyhod_1~23 LED:time_led|bidec:my_bidec_2|vyhod_1~24 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.316 ns LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\] 5 REG LCFF_X22_Y7_N5 6 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.316 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 6; REG Node = 'LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LED:time_led|bidec:my_bidec_2|vyhod_1~24 LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 18.11 % ) " "Info: Total cell delay = 1.144 ns ( 18.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.172 ns ( 81.89 % ) " "Info: Total interconnect delay = 5.172 ns ( 81.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.316 ns" { timer:lap_timer|time_counter:seconds_counter|value[3] LED:time_led|bidec:my_bidec_2|vyhod_1[1][3]~16 LED:time_led|bidec:my_bidec_2|vyhod_1~23 LED:time_led|bidec:my_bidec_2|vyhod_1~24 LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.316 ns" { timer:lap_timer|time_counter:seconds_counter|value[3] {} LED:time_led|bidec:my_bidec_2|vyhod_1[1][3]~16 {} LED:time_led|bidec:my_bidec_2|vyhod_1~23 {} LED:time_led|bidec:my_bidec_2|vyhod_1~24 {} LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] {} } { 0.000ns 1.563ns 1.783ns 1.826ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.154 ns - Smallest " "Info: - Smallest clock skew is -5.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 4.995 ns + Shortest register " "Info: + Shortest clock path from clock \"master_clk\" to destination register is 4.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.970 ns) 3.630 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X21_Y7_N9 21 " "Info: 2: + IC(1.560 ns) + CELL(0.970 ns) = 3.630 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 21; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.666 ns) 4.995 ns LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\] 3 REG LCFF_X22_Y7_N5 6 " "Info: 3: + IC(0.699 ns) + CELL(0.666 ns) = 4.995 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 6; REG Node = 'LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 54.77 % ) " "Info: Total cell delay = 2.736 ns ( 54.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.259 ns ( 45.23 % ) " "Info: Total interconnect delay = 2.259 ns ( 45.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] {} } { 0.000ns 0.000ns 1.560ns 0.699ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 10.149 ns - Longest register " "Info: - Longest clock path from clock \"master_clk\" to source register is 10.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.206 ns) 2.911 ns timer:lap_timer\|clk 2 COMB LCCOMB_X21_Y7_N30 2 " "Info: 2: + IC(1.605 ns) + CELL(0.206 ns) = 2.911 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { master_clk timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(0.970 ns) 6.026 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 3 REG LCFF_X10_Y9_N21 2 " "Info: 3: + IC(2.145 ns) + CELL(0.970 ns) = 6.026 ns; Loc. = LCFF_X10_Y9_N21; Fanout = 2; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.970 ns) 8.440 ns timer:lap_timer\|time_counter:milliseconds_counter\|out_clk 4 REG LCFF_X15_Y9_N5 7 " "Info: 4: + IC(1.444 ns) + CELL(0.970 ns) = 8.440 ns; Loc. = LCFF_X15_Y9_N5; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:milliseconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.666 ns) 10.149 ns timer:lap_timer\|time_counter:seconds_counter\|value\[3\] 5 REG LCFF_X19_Y9_N31 20 " "Info: 5: + IC(1.043 ns) + CELL(0.666 ns) = 10.149 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 20; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|value\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|value[3] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.912 ns ( 38.55 % ) " "Info: Total cell delay = 3.912 ns ( 38.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.237 ns ( 61.45 % ) " "Info: Total interconnect delay = 6.237 ns ( 61.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.149 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|value[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.149 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|value[3] {} } { 0.000ns 0.000ns 1.605ns 2.145ns 1.444ns 1.043ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] {} } { 0.000ns 0.000ns 1.560ns 0.699ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.149 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|value[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.149 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|value[3] {} } { 0.000ns 0.000ns 1.605ns 2.145ns 1.444ns 1.043ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 166 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 439 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.316 ns" { timer:lap_timer|time_counter:seconds_counter|value[3] LED:time_led|bidec:my_bidec_2|vyhod_1[1][3]~16 LED:time_led|bidec:my_bidec_2|vyhod_1~23 LED:time_led|bidec:my_bidec_2|vyhod_1~24 LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.316 ns" { timer:lap_timer|time_counter:seconds_counter|value[3] {} LED:time_led|bidec:my_bidec_2|vyhod_1[1][3]~16 {} LED:time_led|bidec:my_bidec_2|vyhod_1~23 {} LED:time_led|bidec:my_bidec_2|vyhod_1~24 {} LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] {} } { 0.000ns 1.563ns 1.783ns 1.826ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|bidec:my_bidec_2|vyhod_1[0][3] {} } { 0.000ns 0.000ns 1.560ns 0.699ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.149 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|value[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.149 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|value[3] {} } { 0.000ns 0.000ns 1.605ns 2.145ns 1.444ns 1.043ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "laser_detector register timer:lap_timer\|time_counter:seconds_counter\|value\[5\] register timer:lap_timer\|five_seconds:five_sec\|five_seconds 174.09 MHz 5.744 ns Internal " "Info: Clock \"laser_detector\" has Internal fmax of 174.09 MHz between source register \"timer:lap_timer\|time_counter:seconds_counter\|value\[5\]\" and destination register \"timer:lap_timer\|five_seconds:five_sec\|five_seconds\" (period= 5.744 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.699 ns + Longest register register " "Info: + Longest register to register delay is 1.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:seconds_counter\|value\[5\] 1 REG LCFF_X19_Y9_N9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N9; Fanout = 17; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|value\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:seconds_counter|value[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.539 ns) 1.017 ns timer:lap_timer\|five_seconds:five_sec\|Equal0~0 2 COMB LCCOMB_X19_Y9_N0 2 " "Info: 2: + IC(0.478 ns) + CELL(0.539 ns) = 1.017 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 2; COMB Node = 'timer:lap_timer\|five_seconds:five_sec\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { timer:lap_timer|time_counter:seconds_counter|value[5] timer:lap_timer|five_seconds:five_sec|Equal0~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 1.591 ns timer:lap_timer\|five_seconds:five_sec\|Equal0~1 3 COMB LCCOMB_X19_Y9_N10 1 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 1.591 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 1; COMB Node = 'timer:lap_timer\|five_seconds:five_sec\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { timer:lap_timer|five_seconds:five_sec|Equal0~0 timer:lap_timer|five_seconds:five_sec|Equal0~1 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.699 ns timer:lap_timer\|five_seconds:five_sec\|five_seconds 4 REG LCFF_X19_Y9_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.699 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 1; REG Node = 'timer:lap_timer\|five_seconds:five_sec\|five_seconds'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { timer:lap_timer|five_seconds:five_sec|Equal0~1 timer:lap_timer|five_seconds:five_sec|five_seconds } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.853 ns ( 50.21 % ) " "Info: Total cell delay = 0.853 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.846 ns ( 49.79 % ) " "Info: Total interconnect delay = 0.846 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { timer:lap_timer|time_counter:seconds_counter|value[5] timer:lap_timer|five_seconds:five_sec|Equal0~0 timer:lap_timer|five_seconds:five_sec|Equal0~1 timer:lap_timer|five_seconds:five_sec|five_seconds } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.699 ns" { timer:lap_timer|time_counter:seconds_counter|value[5] {} timer:lap_timer|five_seconds:five_sec|Equal0~0 {} timer:lap_timer|five_seconds:five_sec|Equal0~1 {} timer:lap_timer|five_seconds:five_sec|five_seconds {} } { 0.000ns 0.478ns 0.368ns 0.000ns } { 0.000ns 0.539ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.781 ns - Smallest " "Info: - Smallest clock skew is -3.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector destination 9.630 ns + Shortest register " "Info: + Shortest clock path from clock \"laser_detector\" to destination register is 9.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.386 ns) + CELL(0.970 ns) 4.301 ns d_trig:start_trigger\|out 2 REG LCFF_X17_Y10_N19 1 " "Info: 2: + IC(2.386 ns) + CELL(0.970 ns) = 4.301 ns; Loc. = LCFF_X17_Y10_N19; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.366 ns) 6.173 ns timer:lap_timer\|clk 3 COMB LCCOMB_X21_Y7_N30 2 " "Info: 3: + IC(1.506 ns) + CELL(0.366 ns) = 6.173 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.000 ns) 8.117 ns timer:lap_timer\|clk~clkctrl 4 COMB CLKCTRL_G4 27 " "Info: 4: + IC(1.944 ns) + CELL(0.000 ns) = 8.117 ns; Loc. = CLKCTRL_G4; Fanout = 27; COMB Node = 'timer:lap_timer\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { timer:lap_timer|clk timer:lap_timer|clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 9.630 ns timer:lap_timer\|five_seconds:five_sec\|five_seconds 5 REG LCFF_X19_Y9_N11 1 " "Info: 5: + IC(0.847 ns) + CELL(0.666 ns) = 9.630 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 1; REG Node = 'timer:lap_timer\|five_seconds:five_sec\|five_seconds'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { timer:lap_timer|clk~clkctrl timer:lap_timer|five_seconds:five_sec|five_seconds } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.947 ns ( 30.60 % ) " "Info: Total cell delay = 2.947 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.683 ns ( 69.40 % ) " "Info: Total interconnect delay = 6.683 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.630 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|five_seconds:five_sec|five_seconds } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.630 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|five_seconds:five_sec|five_seconds {} } { 0.000ns 0.000ns 2.386ns 1.506ns 1.944ns 0.847ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector source 13.411 ns - Longest register " "Info: - Longest clock path from clock \"laser_detector\" to source register is 13.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.386 ns) + CELL(0.970 ns) 4.301 ns d_trig:start_trigger\|out 2 REG LCFF_X17_Y10_N19 1 " "Info: 2: + IC(2.386 ns) + CELL(0.970 ns) = 4.301 ns; Loc. = LCFF_X17_Y10_N19; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.366 ns) 6.173 ns timer:lap_timer\|clk 3 COMB LCCOMB_X21_Y7_N30 2 " "Info: 3: + IC(1.506 ns) + CELL(0.366 ns) = 6.173 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(0.970 ns) 9.288 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 4 REG LCFF_X10_Y9_N21 2 " "Info: 4: + IC(2.145 ns) + CELL(0.970 ns) = 9.288 ns; Loc. = LCFF_X10_Y9_N21; Fanout = 2; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.970 ns) 11.702 ns timer:lap_timer\|time_counter:milliseconds_counter\|out_clk 5 REG LCFF_X15_Y9_N5 7 " "Info: 5: + IC(1.444 ns) + CELL(0.970 ns) = 11.702 ns; Loc. = LCFF_X15_Y9_N5; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:milliseconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.666 ns) 13.411 ns timer:lap_timer\|time_counter:seconds_counter\|value\[5\] 6 REG LCFF_X19_Y9_N9 17 " "Info: 6: + IC(1.043 ns) + CELL(0.666 ns) = 13.411 ns; Loc. = LCFF_X19_Y9_N9; Fanout = 17; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|value\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|value[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.887 ns ( 36.44 % ) " "Info: Total cell delay = 4.887 ns ( 36.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.524 ns ( 63.56 % ) " "Info: Total interconnect delay = 8.524 ns ( 63.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.411 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|value[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.411 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|value[5] {} } { 0.000ns 0.000ns 2.386ns 1.506ns 2.145ns 1.444ns 1.043ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.630 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|five_seconds:five_sec|five_seconds } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.630 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|five_seconds:five_sec|five_seconds {} } { 0.000ns 0.000ns 2.386ns 1.506ns 1.944ns 0.847ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.411 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|value[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.411 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|value[5] {} } { 0.000ns 0.000ns 2.386ns 1.506ns 2.145ns 1.444ns 1.043ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 166 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { timer:lap_timer|time_counter:seconds_counter|value[5] timer:lap_timer|five_seconds:five_sec|Equal0~0 timer:lap_timer|five_seconds:five_sec|Equal0~1 timer:lap_timer|five_seconds:five_sec|five_seconds } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.699 ns" { timer:lap_timer|time_counter:seconds_counter|value[5] {} timer:lap_timer|five_seconds:five_sec|Equal0~0 {} timer:lap_timer|five_seconds:five_sec|Equal0~1 {} timer:lap_timer|five_seconds:five_sec|five_seconds {} } { 0.000ns 0.478ns 0.368ns 0.000ns } { 0.000ns 0.539ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.630 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|five_seconds:five_sec|five_seconds } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.630 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|five_seconds:five_sec|five_seconds {} } { 0.000ns 0.000ns 2.386ns 1.506ns 1.944ns 0.847ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.411 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|value[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.411 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|value[5] {} } { 0.000ns 0.000ns 2.386ns 1.506ns 2.145ns 1.444ns 1.043ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "master_clk 138 " "Warning: Circuit may not operate. Detected 138 non-operational path(s) clocked by clock \"master_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LED:time_led\|counter_6:counter\|count\[1\] LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] master_clk 4.142 ns " "Info: Found hold time violation between source  pin or register \"LED:time_led\|counter_6:counter\|count\[1\]\" and destination pin or register \"LED:time_led\|segm_out:segm_out_1\|segm_out\[2\]\" for clock \"master_clk\" (Hold time is 4.142 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.912 ns + Largest " "Info: + Largest clock skew is 5.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 11.709 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to destination register is 11.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.970 ns) 3.630 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X21_Y7_N9 21 " "Info: 2: + IC(1.560 ns) + CELL(0.970 ns) = 3.630 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 21; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.970 ns) 6.101 ns LED:time_led\|counter_6:counter\|count\[1\] 3 REG LCFF_X17_Y11_N17 22 " "Info: 3: + IC(1.501 ns) + CELL(0.970 ns) = 6.101 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 22; REG Node = 'LED:time_led\|counter_6:counter\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.650 ns) 7.528 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0 4 COMB LCCOMB_X17_Y10_N4 1 " "Info: 4: + IC(0.777 ns) + CELL(0.650 ns) = 7.528 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.458 ns) + CELL(0.000 ns) 9.986 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl 5 COMB CLKCTRL_G0 13 " "Info: 5: + IC(2.458 ns) + CELL(0.000 ns) = 9.986 ns; Loc. = CLKCTRL_G0; Fanout = 13; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.370 ns) 11.709 ns LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] 6 REG LCCOMB_X17_Y11_N0 1 " "Info: 6: + IC(1.353 ns) + CELL(0.370 ns) = 11.709 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|segm_out\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.060 ns ( 34.67 % ) " "Info: Total cell delay = 4.060 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.649 ns ( 65.33 % ) " "Info: Total interconnect delay = 7.649 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.709 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.709 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[2] {} } { 0.000ns 0.000ns 1.560ns 1.501ns 0.777ns 2.458ns 1.353ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.650ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 5.797 ns - Shortest register " "Info: - Shortest clock path from clock \"master_clk\" to source register is 5.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.970 ns) 3.630 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X21_Y7_N9 21 " "Info: 2: + IC(1.560 ns) + CELL(0.970 ns) = 3.630 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 21; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.666 ns) 5.797 ns LED:time_led\|counter_6:counter\|count\[1\] 3 REG LCFF_X17_Y11_N17 22 " "Info: 3: + IC(1.501 ns) + CELL(0.666 ns) = 5.797 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 22; REG Node = 'LED:time_led\|counter_6:counter\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 47.20 % ) " "Info: Total cell delay = 2.736 ns ( 47.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.061 ns ( 52.80 % ) " "Info: Total interconnect delay = 3.061 ns ( 52.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.797 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.797 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} } { 0.000ns 0.000ns 1.560ns 1.501ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.709 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.709 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[2] {} } { 0.000ns 0.000ns 1.560ns 1.501ns 0.777ns 2.458ns 1.353ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.650ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.797 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.797 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} } { 0.000ns 0.000ns 1.560ns 1.501ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.466 ns - Shortest register register " "Info: - Shortest register to register delay is 1.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED:time_led\|counter_6:counter\|count\[1\] 1 REG LCFF_X17_Y11_N17 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 22; REG Node = 'LED:time_led\|counter_6:counter\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.366 ns) 0.898 ns LED:time_led\|segm_out:segm_out_1\|Mux9~2 2 COMB LCCOMB_X17_Y11_N2 1 " "Info: 2: + IC(0.532 ns) + CELL(0.366 ns) = 0.898 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux9~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux9~2 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.466 ns LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] 3 REG LCCOMB_X17_Y11_N0 1 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.466 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|segm_out\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { LED:time_led|segm_out:segm_out_1|Mux9~2 LED:time_led|segm_out:segm_out_1|segm_out[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.572 ns ( 39.02 % ) " "Info: Total cell delay = 0.572 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 60.98 % ) " "Info: Total interconnect delay = 0.894 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux9~2 LED:time_led|segm_out:segm_out_1|segm_out[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.466 ns" { LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux9~2 {} LED:time_led|segm_out:segm_out_1|segm_out[2] {} } { 0.000ns 0.532ns 0.362ns } { 0.000ns 0.366ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.709 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.709 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[2] {} } { 0.000ns 0.000ns 1.560ns 1.501ns 0.777ns 2.458ns 1.353ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.650ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.797 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.797 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} } { 0.000ns 0.000ns 1.560ns 1.501ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux9~2 LED:time_led|segm_out:segm_out_1|segm_out[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.466 ns" { LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux9~2 {} LED:time_led|segm_out:segm_out_1|segm_out[2] {} } { 0.000ns 0.532ns 0.362ns } { 0.000ns 0.366ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "laser_detector 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"laser_detector\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "d_trig:lap_trigger\|out timer:lap_timer\|time_counter:milliseconds_counter\|out_clk laser_detector 5.456 ns " "Info: Found hold time violation between source  pin or register \"d_trig:lap_trigger\|out\" and destination pin or register \"timer:lap_timer\|time_counter:milliseconds_counter\|out_clk\" for clock \"laser_detector\" (Hold time is 5.456 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.401 ns + Largest " "Info: + Largest clock skew is 7.401 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector destination 11.398 ns + Longest register " "Info: + Longest clock path from clock \"laser_detector\" to destination register is 11.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.386 ns) + CELL(0.970 ns) 4.301 ns d_trig:start_trigger\|out 2 REG LCFF_X17_Y10_N19 1 " "Info: 2: + IC(2.386 ns) + CELL(0.970 ns) = 4.301 ns; Loc. = LCFF_X17_Y10_N19; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.366 ns) 6.173 ns timer:lap_timer\|clk 3 COMB LCCOMB_X21_Y7_N30 2 " "Info: 3: + IC(1.506 ns) + CELL(0.366 ns) = 6.173 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(0.970 ns) 9.288 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 4 REG LCFF_X10_Y9_N21 2 " "Info: 4: + IC(2.145 ns) + CELL(0.970 ns) = 9.288 ns; Loc. = LCFF_X10_Y9_N21; Fanout = 2; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.666 ns) 11.398 ns timer:lap_timer\|time_counter:milliseconds_counter\|out_clk 5 REG LCFF_X15_Y9_N5 7 " "Info: 5: + IC(1.444 ns) + CELL(0.666 ns) = 11.398 ns; Loc. = LCFF_X15_Y9_N5; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:milliseconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.917 ns ( 34.37 % ) " "Info: Total cell delay = 3.917 ns ( 34.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.481 ns ( 65.63 % ) " "Info: Total interconnect delay = 7.481 ns ( 65.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.398 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.398 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} } { 0.000ns 0.000ns 2.386ns 1.506ns 2.145ns 1.444ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector source 3.997 ns - Shortest register " "Info: - Shortest clock path from clock \"laser_detector\" to source register is 3.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.386 ns) + CELL(0.666 ns) 3.997 ns d_trig:lap_trigger\|out 2 REG LCFF_X17_Y10_N17 43 " "Info: 2: + IC(2.386 ns) + CELL(0.666 ns) = 3.997 ns; Loc. = LCFF_X17_Y10_N17; Fanout = 43; REG Node = 'd_trig:lap_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { laser_detector d_trig:lap_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 40.31 % ) " "Info: Total cell delay = 1.611 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.386 ns ( 59.69 % ) " "Info: Total interconnect delay = 2.386 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.997 ns" { laser_detector d_trig:lap_trigger|out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.997 ns" { laser_detector {} laser_detector~combout {} d_trig:lap_trigger|out {} } { 0.000ns 0.000ns 2.386ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.398 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.398 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} } { 0.000ns 0.000ns 2.386ns 1.506ns 2.145ns 1.444ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.997 ns" { laser_detector d_trig:lap_trigger|out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.997 ns" { laser_detector {} laser_detector~combout {} d_trig:lap_trigger|out {} } { 0.000ns 0.000ns 2.386ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 285 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.947 ns - Shortest register register " "Info: - Shortest register to register delay is 1.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d_trig:lap_trigger\|out 1 REG LCFF_X17_Y10_N17 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N17; Fanout = 43; REG Node = 'd_trig:lap_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_trig:lap_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.855 ns) 1.947 ns timer:lap_timer\|time_counter:milliseconds_counter\|out_clk 2 REG LCFF_X15_Y9_N5 7 " "Info: 2: + IC(1.092 ns) + CELL(0.855 ns) = 1.947 ns; Loc. = LCFF_X15_Y9_N5; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:milliseconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { d_trig:lap_trigger|out timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 43.91 % ) " "Info: Total cell delay = 0.855 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 56.09 % ) " "Info: Total interconnect delay = 1.092 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { d_trig:lap_trigger|out timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { d_trig:lap_trigger|out {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} } { 0.000ns 1.092ns } { 0.000ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 285 -1 0 } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 157 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.398 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.398 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} } { 0.000ns 0.000ns 2.386ns 1.506ns 2.145ns 1.444ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.997 ns" { laser_detector d_trig:lap_trigger|out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.997 ns" { laser_detector {} laser_detector~combout {} d_trig:lap_trigger|out {} } { 0.000ns 0.000ns 2.386ns } { 0.000ns 0.945ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { d_trig:lap_trigger|out timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { d_trig:lap_trigger|out {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} } { 0.000ns 1.092ns } { 0.000ns 0.855ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "master_clk cathode\[2\] LED:time_led\|segm_out:segm_out_1\|cathode\[2\] 17.096 ns register " "Info: tco from clock \"master_clk\" to destination pin \"cathode\[2\]\" through register \"LED:time_led\|segm_out:segm_out_1\|cathode\[2\]\" is 17.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 11.556 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to source register is 11.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.970 ns) 3.630 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X21_Y7_N9 21 " "Info: 2: + IC(1.560 ns) + CELL(0.970 ns) = 3.630 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 21; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.970 ns) 6.101 ns LED:time_led\|counter_6:counter\|count\[1\] 3 REG LCFF_X17_Y11_N17 22 " "Info: 3: + IC(1.501 ns) + CELL(0.970 ns) = 6.101 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 22; REG Node = 'LED:time_led\|counter_6:counter\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.650 ns) 7.528 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0 4 COMB LCCOMB_X17_Y10_N4 1 " "Info: 4: + IC(0.777 ns) + CELL(0.650 ns) = 7.528 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.458 ns) + CELL(0.000 ns) 9.986 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl 5 COMB CLKCTRL_G0 13 " "Info: 5: + IC(2.458 ns) + CELL(0.000 ns) = 9.986 ns; Loc. = CLKCTRL_G0; Fanout = 13; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.206 ns) 11.556 ns LED:time_led\|segm_out:segm_out_1\|cathode\[2\] 6 REG LCCOMB_X17_Y10_N28 1 " "Info: 6: + IC(1.364 ns) + CELL(0.206 ns) = 11.556 ns; Loc. = LCCOMB_X17_Y10_N28; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|cathode\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.896 ns ( 33.71 % ) " "Info: Total cell delay = 3.896 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.660 ns ( 66.29 % ) " "Info: Total interconnect delay = 7.660 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.556 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.556 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[2] {} } { 0.000ns 0.000ns 1.560ns 1.501ns 0.777ns 2.458ns 1.364ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.650ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.540 ns + Longest register pin " "Info: + Longest register to pin delay is 5.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED:time_led\|segm_out:segm_out_1\|cathode\[2\] 1 REG LCCOMB_X17_Y10_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y10_N28; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|cathode\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.734 ns) + CELL(2.806 ns) 5.540 ns cathode\[2\] 2 PIN PIN_144 0 " "Info: 2: + IC(2.734 ns) + CELL(2.806 ns) = 5.540 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'cathode\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.540 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] cathode[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.806 ns ( 50.65 % ) " "Info: Total cell delay = 2.806 ns ( 50.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.734 ns ( 49.35 % ) " "Info: Total interconnect delay = 2.734 ns ( 49.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.540 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.540 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] {} cathode[2] {} } { 0.000ns 2.734ns } { 0.000ns 2.806ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.556 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.556 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[2] {} } { 0.000ns 0.000ns 1.560ns 1.501ns 0.777ns 2.458ns 1.364ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.650ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.540 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.540 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] {} cathode[2] {} } { 0.000ns 2.734ns } { 0.000ns 2.806ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 46 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 22:46:33 2019 " "Info: Processing ended: Thu May 23 22:46:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 186 s " "Info: Quartus II Full Compilation was successful. 0 errors, 186 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 22:47:18 2019 " "Info: Processing started: Thu May 23 22:47:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Final_gen_2 -c Final_gen_2 --netlist_type=sgate " "Info: Command: quartus_rpp Final_gen_2 -c Final_gen_2 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 22:47:18 2019 " "Info: Processing ended: Thu May 23 22:47:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
