0.6
2019.1
May 24 2019
15:06:07
C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sim_1/new/fsm_tb.v,1638332238,verilog,,,,fsm_tb,,,,,,,,
C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/fsm.v,1638331004,verilog,,C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sim_1/new/fsm_tb.v,,fsm,,,,,,,,
