./plot2


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
e20bdc55b9e09b6e773364c334c720d8  /media/sf_code/csc-506-program1/plot2/plot2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=plot2.cu
self exe links to: /media/sf_code/csc-506-program1/plot2/plot2
Running md5sum using "md5sum /media/sf_code/csc-506-program1/plot2/plot2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /media/sf_code/csc-506-program1/plot2/plot2 > _cuobjdump_complete_output_RXc3tJ"
Parsing file _cuobjdump_complete_output_RXc3tJ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: plot2.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: plot2.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z5plot2PKfS0_PfS1_S1_i : hostFun 0x0x40180e, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z5plot2PKfS0_PfS1_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z5plot2PKfS0_PfS1_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:71) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5plot2PKfS0_PfS1_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5plot2PKfS0_PfS1_S1_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_e1MiJy"
Running: cat _ptx_e1MiJy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ewp1Yn
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ewp1Yn --output-file  /dev/null 2> _ptx_e1MiJyinfo"
GPGPU-Sim PTX: Kernel '_Z5plot2PKfS0_PfS1_S1_i' : regs=15, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_e1MiJy _ptx2_ewp1Yn _ptx_e1MiJyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[Plot 2 Vector Addition calculation for 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

GPGPU-Sim PTX: cudaLaunch for 0x0x40180e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z5plot2PKfS0_PfS1_S1_i' to stream 0, gridDim= (196,1,1) blockDim = (256,1,1) 
kernel '_Z5plot2PKfS0_PfS1_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 112352 (ipc=224.7) sim_rate=112352 (inst/sec) elapsed = 0:0:00:01 / Tue Jan 23 15:08:02 2024
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 240864 (ipc=240.9) sim_rate=120432 (inst/sec) elapsed = 0:0:00:02 / Tue Jan 23 15:08:03 2024
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(15,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 349536 (ipc=233.0) sim_rate=116512 (inst/sec) elapsed = 0:0:00:03 / Tue Jan 23 15:08:04 2024
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(89,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(19,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(41,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 592736 (ipc=237.1) sim_rate=148184 (inst/sec) elapsed = 0:0:00:04 / Tue Jan 23 15:08:05 2024
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(30,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(86,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 791328 (ipc=263.8) sim_rate=158265 (inst/sec) elapsed = 0:0:00:05 / Tue Jan 23 15:08:06 2024
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(73,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(41,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3481,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3482,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 991648 (ipc=283.3) sim_rate=165274 (inst/sec) elapsed = 0:0:00:06 / Tue Jan 23 15:08:07 2024
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3617,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3618,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3629,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3630,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3642,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3643,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3662,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3663,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3701,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3702,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3716,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3717,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3730,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3731,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3810,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3811,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3907,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3908,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3938,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3939,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3968,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3969,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3969,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3970,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1049504 (ipc=262.4) sim_rate=149929 (inst/sec) elapsed = 0:0:00:07 / Tue Jan 23 15:08:08 2024
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4037,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4038,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4047,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4048,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4063,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4064,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4068,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4069,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(103,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4144,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4145,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4175,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4176,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4178,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4179,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4197,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4198,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4208,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4209,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4213,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4214,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4214,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4215,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4241,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4242,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4248,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4249,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4281,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4282,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4297,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4298,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4302,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4303,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4312,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4313,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4358,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4359,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4397,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4398,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4409,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4410,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4444,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4445,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4447,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4448,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4470,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4471,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4477,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4478,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4517,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4518,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4520,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4521,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(128,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4539,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4540,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4541,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4542,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4558,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4559,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4574,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4575,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4607,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4608,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4613,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4614,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4629,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4630,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4642,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4643,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4643,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4644,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4661,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4662,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4669,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4670,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4689,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4690,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4810,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4811,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4820,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4820,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4821,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4821,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4824,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4825,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4841,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4842,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(117,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4851,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4852,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4861,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4862,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4889,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4890,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4910,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4911,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4925,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4926,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4932,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4933,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4935,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4936,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4950,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4951,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4993,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4994,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1297280 (ipc=259.5) sim_rate=162160 (inst/sec) elapsed = 0:0:00:08 / Tue Jan 23 15:08:09 2024
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5001,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5002,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5002,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5003,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5017,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5018,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5114,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5115,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5115,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5116,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(110,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5173,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5174,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5174,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5175,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5212,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5213,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5246,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5247,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5281,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5282,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5331,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5332,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5391,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5392,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5392,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5393,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(141,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5463,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5464,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5464,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5465,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5479,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5480,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5487,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5488,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5490,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5491,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1463200 (ipc=266.0) sim_rate=162577 (inst/sec) elapsed = 0:0:00:09 / Tue Jan 23 15:08:10 2024
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5520,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5521,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5612,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5613,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5623,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5624,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5661,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5662,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(120,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5872,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5873,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(118,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1674336 (ipc=279.1) sim_rate=152212 (inst/sec) elapsed = 0:0:00:11 / Tue Jan 23 15:08:12 2024
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6049,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6050,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(145,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6203,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6204,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6353,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6354,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6437,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6438,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(168,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1842624 (ipc=283.5) sim_rate=153552 (inst/sec) elapsed = 0:0:00:12 / Tue Jan 23 15:08:13 2024
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6500,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6501,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6534,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6535,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6538,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6539,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6582,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6583,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6595,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6596,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6660,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6661,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6692,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6693,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6703,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6704,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6705,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6706,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6709,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6710,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6715,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6716,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6767,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6768,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6768,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6769,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6796,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6797,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6836,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6890,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6895,0), 5 CTAs running
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(151,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6981,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6982,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1954544 (ipc=279.2) sim_rate=150349 (inst/sec) elapsed = 0:0:00:13 / Tue Jan 23 15:08:14 2024
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7111,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7134,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7208,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7264,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7357,0), 5 CTAs running
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(166,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7384,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7391,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7398,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7401,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7427,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7481,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2060752 (ipc=274.8) sim_rate=147196 (inst/sec) elapsed = 0:0:00:14 / Tue Jan 23 15:08:15 2024
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7500,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7517,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7617,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7670,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7676,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7689,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7715,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7721,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7732,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7847,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7900,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7929,0), 4 CTAs running
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(141,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7964,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7984,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8077,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8100,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8168,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8174,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8208,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8241,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8294,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8378,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8389,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8391,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8434,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8447,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2231136 (ipc=262.5) sim_rate=148742 (inst/sec) elapsed = 0:0:00:15 / Tue Jan 23 15:08:16 2024
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8502,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (8534,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8548,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8550,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8560,0), 2 CTAs running
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(189,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8574,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8575,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8578,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8614,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8615,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (8650,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8672,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8695,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8697,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8816,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8841,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8876,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8892,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8908,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8922,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8934,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8964,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8967,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8989,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9011,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9022,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9024,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9055,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9086,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9106,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9113,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9159,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9179,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9214,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9222,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9229,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9241,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9260,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9268,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9275,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9302,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9309,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9330,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9331,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9556,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9637,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z5plot2PKfS0_PfS1_S1_i' finished on shader 1.
kernel_name = _Z5plot2PKfS0_PfS1_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 9638
gpu_sim_insn = 2301584
gpu_ipc =     238.8031
gpu_tot_sim_cycle = 9638
gpu_tot_sim_insn = 2301584
gpu_tot_ipc =     238.8031
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14676
gpu_stall_icnt2sh    = 24046
gpu_total_sim_rate=153438

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38750
	L1I_total_cache_misses = 1208
	L1I_total_cache_miss_rate = 0.0312
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5742
L1D_cache:
	L1D_cache_core[0]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3764
	L1D_cache_core[1]: Access = 600, Miss = 600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4129
	L1D_cache_core[2]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3582
	L1D_cache_core[3]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3901
	L1D_cache_core[4]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3478
	L1D_cache_core[5]: Access = 495, Miss = 495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2829
	L1D_cache_core[6]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3052
	L1D_cache_core[7]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3792
	L1D_cache_core[8]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2833
	L1D_cache_core[9]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4056
	L1D_cache_core[10]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3863
	L1D_cache_core[11]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4024
	L1D_cache_core[12]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3765
	L1D_cache_core[13]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3975
	L1D_cache_core[14]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3267
	L1D_total_cache_accesses = 7815
	L1D_total_cache_misses = 7815
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 9383
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0512
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3241
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8903
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4110
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37542
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1208
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5742
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 
gpgpu_n_tot_thrd_icount = 2352192
gpgpu_n_tot_w_icount = 73506
gpgpu_n_stall_shd_mem = 57551
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6252
gpgpu_n_mem_write_global = 1563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 200000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 300176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3241
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3241
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 54310
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:75674	W0_Idle:25801	W0_Scoreboard:101453	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:73468
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50016 {8:6252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 212504 {72:1,136:1562,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 850272 {136:6252,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12504 {8:1563,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 1317 
maxdqlatency = 0 
maxmflatency = 1964 
averagemflatency = 486 
max_icnt2mem_latency = 573 
max_icnt2sh_latency = 9637 
mrq_lat_table:2591 	234 	442 	641 	1136 	1330 	1502 	1178 	267 	53 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14 	5232 	2447 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4854 	962 	640 	709 	502 	207 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1488 	3484 	1274 	21 	0 	0 	0 	0 	385 	863 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        24        10        10        14        20        31        64        16        16        26        42        16         8        32        32 
dram[1]:        23        24        12        16        19        17        27        62        20        14        36        24        22        14        32        32 
dram[2]:        24        24        17        10        21        19        26        30        14        26        32        32        14        18        32        32 
dram[3]:        24        24        12        10        20        17        26        32        16        20        28        32        24        16        32        32 
dram[4]:        24        24        16        13        20        18        64        28        20        20        20        34        20        24        32        32 
dram[5]:        23        24        17        17        19        12        31        46        16        30        24        40        12        10        32        32 
maximum service time to same row:
dram[0]:      2602      2614      4650      4651      2562      2700      1760      1794      1729      1766      4960      4981      4726      4450      6928       935 
dram[1]:      2070      2650      4681      4694      2862      2968      1765      1760      1728      1771      5145      5107      4501      4310      6887       938 
dram[2]:      2425      2389      4495      4507      3015      2969      1769      1761      1734      1735      5019      5240      4353      4566      6665       944 
dram[3]:      2475      2685      4616      4632      2919      2710      1772      1744      1738      1750      5084      5167      4281      4459      6897       947 
dram[4]:      2573      2608      4641      4658      3037      2825      1735      1728      1766      2201      5133      5289      4214      4509      6710       941 
dram[5]:      2464      2477      4524      4542      2933      2768      1740      1774      1754      1866      5150      5251      4130      4571      6747       950 
average row accesses per activate:
dram[0]:  8.375000 16.000000  4.000000  5.333333  3.809524  3.333333 25.600000 16.000000  6.736842  4.923077  6.095238  7.529412  4.666667  4.960000 22.000000 32.000000 
dram[1]: 10.833333 16.000000  4.000000  4.571429  4.210526  3.636364 18.285715 14.222222  6.400000  5.333333  5.818182  6.736842  4.769231  6.200000 22.000000 32.000000 
dram[2]: 16.000000 16.000000  3.764706  3.200000  4.210526  3.416667 11.636364 18.285715  5.120000  5.333333  5.333333  7.111111  4.133333  5.904762 22.000000 32.000000 
dram[3]: 16.000000 16.000000  3.764706  3.200000  3.761905  3.727273  9.846154 42.666668  5.565217  4.413793  5.333333  6.400000  3.875000  5.857143 22.000000 32.000000 
dram[4]: 16.000000 16.000000  3.047619  5.333333  3.636364  5.857143 21.333334 21.333334  6.736842  6.400000  7.111111  6.095238  4.960000  4.769231 22.000000 32.000000 
dram[5]: 10.666667 16.000000  2.782609  4.571429  3.333333  4.500000 25.600000 14.222222  5.120000  4.923077  6.095238  7.111111  5.904762  4.592593 21.666666 32.000000 
average row locality = 9382/1451 = 6.465886
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        66        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        96        96        95        96        66        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        66        64 
dram[3]:        64        64        64        64        73        76        96        96        96        96        96        96        96        95        66        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        66        64 
dram[5]:        64        64        64        64        74        75        96        96        96        96        96        96        96        96        65        64 
total reads: 7819
bank skew: 96/64 = 1.50
chip skew: 1305/1302 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         6         6        32        32        32        32        32        32        30        28         0         0 
dram[1]:         0         0         0         0         6         6        32        32        32        32        32        32        29        28         0         0 
dram[2]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[3]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[4]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[5]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
total reads: 1563
min_bank_accesses = 0!
chip skew: 262/260 = 1.01
average mf latency per bank:
dram[0]:        517       381       426       416       436       423       390       363       411       351       418       402       415       348       422       434
dram[1]:        455       409       462       424       492       501       469       402       466       413       466       430       423       402       408       465
dram[2]:        356       371       348       363       465       394       331       361       344       352       441       387       377       365       398       446
dram[3]:        363       398       464       421       407       414       316       423       377       384       381       374       340       360       379       457
dram[4]:        399       474       377       433       555       459       435       476       401       511       435       459       440       376       415       473
dram[5]:        365       382       313       360       412       427       371       386       323       391       330       449       390       341       414       466
maximum mf latency per bank:
dram[0]:        859       733       650       881       789       840      1143      1964      1098       898      1380      1737      1003       798       503       653
dram[1]:        913       732       606       953       883       889      1264      1600      1051      1079      1754      1226      1047       896       527       650
dram[2]:        627       657       494       666       778       786       886      1150       877      1069      1505      1474       955       826       527       601
dram[3]:        618       761       612       715       793       700       899      1377       904      1095      1487      1079       751       739       484       570
dram[4]:        858       965       581       535       933       830      1684      1364      1174      1705      1151      1679       940       933       485       636
dram[5]:        665       741       398       618       643       730      1151      1229       957      1665      1096      1535       817       725       540       600
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721 n_nop=9127 n_act=238 n_pre=222 n_req=1567 n_rd=2610 n_write=524 bw_util=0.4927
n_activity=10824 dram_eff=0.5791
bk0: 134a 11985i bk1: 128a 11995i bk2: 128a 11801i bk3: 128a 11595i bk4: 148a 11201i bk5: 148a 10873i bk6: 192a 9902i bk7: 192a 9462i bk8: 192a 9258i bk9: 192a 8885i bk10: 192a 9308i bk11: 192a 9244i bk12: 192a 9829i bk13: 192a 9903i bk14: 132a 11969i bk15: 128a 11719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.49171
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721 n_nop=9146 n_act=233 n_pre=217 n_req=1563 n_rd=2604 n_write=521 bw_util=0.4913
n_activity=10411 dram_eff=0.6003
bk0: 130a 11905i bk1: 128a 11990i bk2: 128a 11756i bk3: 128a 11491i bk4: 148a 11160i bk5: 148a 10855i bk6: 192a 9894i bk7: 192a 9498i bk8: 192a 9097i bk9: 192a 8932i bk10: 192a 9348i bk11: 192a 9343i bk12: 190a 9934i bk13: 192a 9978i bk14: 132a 11984i bk15: 128a 11694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.81896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721 n_nop=9103 n_act=253 n_pre=237 n_req=1564 n_rd=2608 n_write=520 bw_util=0.4918
n_activity=10693 dram_eff=0.5851
bk0: 128a 12068i bk1: 128a 11929i bk2: 128a 11769i bk3: 128a 11557i bk4: 148a 10941i bk5: 152a 10689i bk6: 192a 9692i bk7: 192a 9631i bk8: 192a 9128i bk9: 192a 9084i bk10: 192a 9229i bk11: 192a 9004i bk12: 192a 9787i bk13: 192a 9998i bk14: 132a 11878i bk15: 128a 11652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.59972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80091900, atomic=0 1 entries : 0x2ac78f0210a0 :  mf: uid=120804, sid01:w18, part=3, addr=0x80091900, load , size=128, unknown  status = IN_PARTITION_DRAM (9635), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721 n_nop=9097 n_act=258 n_pre=242 n_req=1562 n_rd=2604 n_write=520 bw_util=0.4912
n_activity=10627 dram_eff=0.5879
bk0: 128a 12067i bk1: 128a 11806i bk2: 128a 11707i bk3: 128a 11325i bk4: 146a 10854i bk5: 152a 10800i bk6: 192a 9871i bk7: 192a 9652i bk8: 192a 9198i bk9: 192a 8875i bk10: 192a 9241i bk11: 192a 9367i bk12: 192a 9780i bk13: 190a 9903i bk14: 132a 11922i bk15: 128a 11695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.61552
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721 n_nop=9163 n_act=223 n_pre=207 n_req=1564 n_rd=2608 n_write=520 bw_util=0.4918
n_activity=10389 dram_eff=0.6022
bk0: 128a 11968i bk1: 128a 11790i bk2: 128a 11595i bk3: 128a 11607i bk4: 148a 10923i bk5: 152a 10934i bk6: 192a 9929i bk7: 192a 9592i bk8: 192a 9390i bk9: 192a 8842i bk10: 192a 9777i bk11: 192a 9156i bk12: 192a 9994i bk13: 192a 9903i bk14: 132a 11882i bk15: 128a 11658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4147
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721 n_nop=9121 n_act=246 n_pre=230 n_req=1562 n_rd=2604 n_write=520 bw_util=0.4912
n_activity=10444 dram_eff=0.5982
bk0: 128a 12048i bk1: 128a 11898i bk2: 128a 11645i bk3: 128a 11570i bk4: 148a 11048i bk5: 150a 10897i bk6: 192a 9903i bk7: 192a 9390i bk8: 192a 9619i bk9: 192a 9306i bk10: 192a 9456i bk11: 192a 9426i bk12: 192a 9970i bk13: 192a 9712i bk14: 130a 11983i bk15: 128a 11639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.73225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 697, Miss = 655, Miss_rate = 0.940, Pending_hits = 9, Reservation_fails = 1234
L2_cache_bank[1]: Access = 650, Miss = 650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1464
L2_cache_bank[2]: Access = 666, Miss = 652, Miss_rate = 0.979, Pending_hits = 3, Reservation_fails = 1453
L2_cache_bank[3]: Access = 650, Miss = 650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 599
L2_cache_bank[4]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 308
L2_cache_bank[5]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 304
L2_cache_bank[6]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 746
L2_cache_bank[7]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1282
L2_cache_bank[8]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
L2_cache_bank[9]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2143
L2_cache_bank[10]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 378
L2_cache_bank[11]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 981
L2_total_cache_accesses = 7875
L2_total_cache_misses = 7819
L2_total_cache_miss_rate = 0.9929
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 11868
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9461
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1893
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 405
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.270

icnt_total_pkts_mem_to_simt=33093
icnt_total_pkts_simt_to_mem=14125
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.9212
	minimum = 6
	maximum = 327
Network latency average = 15.997
	minimum = 6
	maximum = 289
Slowest packet = 5036
Flit latency average = 13.9604
	minimum = 6
	maximum = 285
Slowest flit = 14612
Fragmentation average = 0.0986667
	minimum = 0
	maximum = 257
Injected packet rate average = 0.0605243
	minimum = 0.0502179 (at node 0)
	maximum = 0.0723179 (at node 15)
Accepted packet rate average = 0.0605243
	minimum = 0.0502179 (at node 0)
	maximum = 0.0723179 (at node 15)
Injected flit rate average = 0.18145
	minimum = 0.0900602 (at node 0)
	maximum = 0.303694 (at node 15)
Accepted flit rate average= 0.18145
	minimum = 0.121394 (at node 16)
	maximum = 0.263333 (at node 1)
Injected packet length average = 2.99797
Accepted packet length average = 2.99797
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9212 (1 samples)
	minimum = 6 (1 samples)
	maximum = 327 (1 samples)
Network latency average = 15.997 (1 samples)
	minimum = 6 (1 samples)
	maximum = 289 (1 samples)
Flit latency average = 13.9604 (1 samples)
	minimum = 6 (1 samples)
	maximum = 285 (1 samples)
Fragmentation average = 0.0986667 (1 samples)
	minimum = 0 (1 samples)
	maximum = 257 (1 samples)
Injected packet rate average = 0.0605243 (1 samples)
	minimum = 0.0502179 (1 samples)
	maximum = 0.0723179 (1 samples)
Accepted packet rate average = 0.0605243 (1 samples)
	minimum = 0.0502179 (1 samples)
	maximum = 0.0723179 (1 samples)
Injected flit rate average = 0.18145 (1 samples)
	minimum = 0.0900602 (1 samples)
	maximum = 0.303694 (1 samples)
Accepted flit rate average = 0.18145 (1 samples)
	minimum = 0.121394 (1 samples)
	maximum = 0.263333 (1 samples)
Injected packet size average = 2.99797 (1 samples)
Accepted packet size average = 2.99797 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 153438 (inst/sec)
gpgpu_simulation_rate = 642 (cycle/sec)
Copy output data from the CUDA device to the host memory
Test PASSED
Done
