Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_train_step_top glbl -Oenable_linking_all_libraries -prj train_step.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s train_step 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_automem_img_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_img_neg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_automem_img_pos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_img_pos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_axi_master_WEIGHTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_WEIGHTS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_train_step_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_forwardHidden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_forwardHidden
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_forwardHidden_Pipeline_VITIS_LOOP_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_forwardHidden_Pipeline_VITIS_LOOP_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_forwardOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_forwardOutput
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_forwardOutput_Pipeline_VITIS_LOOP_54_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_forwardOutput_Pipeline_VITIS_LOOP_54_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mac_muladd_2s_2s_4s_5_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_2s_2s_4s_5_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_2s_2s_4s_5_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mac_muladd_2s_2s_5s_5_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_2s_2s_5s_5_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_2s_2s_5s_5_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mac_muladd_3s_2s_8s_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_3s_2s_8s_9_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_3s_2s_8s_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mac_muladd_8s_2s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_8s_2s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_8s_2s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_8s_2s_10s_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mul_2s_2s_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mul_2s_2s_4_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mul_2s_3s_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mul_2s_3s_4_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mul_8s_2s_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mul_8s_2s_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_sparsemux_129_6_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_sparsemux_129_6_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_sparsemux_21_4_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_sparsemux_21_4_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_updateOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_updateOutput
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_WEIGHTS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_load
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_store
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_read
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_write
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_throttle
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_srl
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.train_step_mul_8s_2s_10_1_1(NUM_...
Compiling module xil_defaultlib.train_step_mac_muladd_8s_2s_10s_...
Compiling module xil_defaultlib.train_step_mac_muladd_8s_2s_10s_...
Compiling module xil_defaultlib.train_step_flow_control_loop_pip...
Compiling module xil_defaultlib.train_step_forwardHidden_Pipelin...
Compiling module xil_defaultlib.train_step_forwardHidden
Compiling module xil_defaultlib.train_step_mac_muladd_8s_2s_10s_...
Compiling module xil_defaultlib.train_step_mac_muladd_8s_2s_10s_...
Compiling module xil_defaultlib.train_step_forwardOutput_Pipelin...
Compiling module xil_defaultlib.train_step_forwardOutput
Compiling module xil_defaultlib.train_step_sparsemux_21_4_2_1_1(...
Compiling module xil_defaultlib.train_step_sparsemux_129_6_2_1_1...
Compiling module xil_defaultlib.train_step_mul_2s_3s_4_1_1(NUM_S...
Compiling module xil_defaultlib.train_step_train_step_Pipeline_V...
Compiling module xil_defaultlib.train_step_mac_muladd_3s_2s_8s_9...
Compiling module xil_defaultlib.train_step_mac_muladd_3s_2s_8s_9...
Compiling module xil_defaultlib.train_step_updateOutput
Compiling module xil_defaultlib.train_step_CTRL_s_axi
Compiling module xil_defaultlib.train_step_control_s_axi
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_mem(MEM...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(ME...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_store(N...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_mem(MEM...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(ME...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_reg_sli...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_load(NU...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_reg_sli...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_burst_c...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_reg_sli...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_throttl...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_reg_sli...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_write(C...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_read(C_...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi(CONSERV...
Compiling module xil_defaultlib.train_step_mul_2s_2s_4_1_1(NUM_S...
Compiling module xil_defaultlib.train_step_mac_muladd_2s_2s_4s_5...
Compiling module xil_defaultlib.train_step_mac_muladd_2s_2s_4s_5...
Compiling module xil_defaultlib.train_step_mac_muladd_2s_2s_5s_5...
Compiling module xil_defaultlib.train_step_mac_muladd_2s_2s_5s_5...
Compiling module xil_defaultlib.train_step
Compiling module xil_defaultlib.AESL_automem_img_pos
Compiling module xil_defaultlib.AESL_automem_img_neg
Compiling module xil_defaultlib.AESL_axi_master_WEIGHTS
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=64)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=32)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=78)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_train_step_top
Compiling module work.glbl
Built simulation snapshot train_step
