// Seed: 1567865885
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  assign id_4[1] = 1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output tri1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri id_8,
    input supply0 id_9,
    input supply1 id_10,
    output wire id_11,
    output uwire id_12,
    output wire id_13,
    output tri0 id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wand id_17,
    input wand id_18,
    input tri0 id_19,
    input wand id_20,
    input wand id_21,
    output wire id_22,
    output wor id_23,
    output supply0 id_24,
    input wand id_25
);
  wire id_27;
  wire id_28;
  assign id_22 = 1'h0;
  wire id_29;
  module_0 modCall_1 (
      id_29,
      id_27,
      id_27
  );
endmodule
