{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 15:56:15 2004 " "Info: Processing started: Fri Jul 16 15:56:15 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off traffic_walk -c traffic_walk " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off traffic_walk -c traffic_walk" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mod5.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file ct_mod5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct_mod5-a " "Info: Found design unit 1: ct_mod5-a" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" "ct_mod5-a" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ct_mod5 " "Info: Found entity 1: ct_mod5" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" "ct_mod5" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_walk.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file traffic_walk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_walk-a " "Info: Found design unit 1: traffic_walk-a" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "traffic_walk-a" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 traffic_walk " "Info: Found entity 1: traffic_walk" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "traffic_walk" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset traffic_walk.vhd(28) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(28): signal reset is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "traffic_walk.vhd(75) " "Info: VHDL Case Statement information at traffic_walk.vhd(75): OTHERS choice is never selected" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 75 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(79) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(79): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 79 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(80) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(80): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 80 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(81) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(81): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 81 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(82) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(82): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 82 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(83) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(83): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 83 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(84) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(84): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 84 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(85) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(85): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 85 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(86) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(86): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 86 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(87) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(87): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 87 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(88) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(88): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 88 0 0 } }  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|traffic_walk\|sequence 6 0 " "Info: State machine \|traffic_walk\|sequence contains 6 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|traffic_walk\|sequence " "Info: Selected Auto state machine encoding method for state machine \|traffic_walk\|sequence" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|traffic_walk\|sequence " "Info: Encoding result for state machine \|traffic_walk\|sequence" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sequence~22 " "Info: Encoded state bit sequence~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sequence~21 " "Info: Encoded state bit sequence~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sequence~20 " "Info: Encoded state bit sequence~20" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s0 000 " "Info: State \|traffic_walk\|sequence.s0 uses code string 000" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s1 001 " "Info: State \|traffic_walk\|sequence.s1 uses code string 001" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s2 010 " "Info: State \|traffic_walk\|sequence.s2 uses code string 010" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s3 011 " "Info: State \|traffic_walk\|sequence.s3 uses code string 011" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s4 100 " "Info: State \|traffic_walk\|sequence.s4 uses code string 100" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s5 110 " "Info: State \|traffic_walk\|sequence.s5 uses code string 110" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "outputs\[4\] outputs\[1\] " "Info: Duplicate register outputs\[4\] merged to single register outputs\[1\], power-up level changed" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Info: Promoted clock signal driven by pin clk to global clock signal" {  } {  } 0} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "reset " "Info: Promoted clear signal driven by pin reset to global clear signal" {  } {  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "30 " "Info: Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_MCELLS" "16 " "Info: Implemented 16 macrocells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 15:56:19 2004 " "Info: Processing ended: Fri Jul 16 15:56:19 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 15:56:22 2004 " "Info: Processing started: Fri Jul 16 15:56:22 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off traffic_walk -c traffic_walk " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off traffic_walk -c traffic_walk" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic_walk EPM7128SLC84-7 " "Info: Selected device EPM7128SLC84-7 for design traffic_walk" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 15:56:23 2004 " "Info: Processing ended: Fri Jul 16 15:56:23 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 15:56:25 2004 " "Info: Processing started: Fri Jul 16 15:56:25 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --import_settings_files=off --export_settings_files=off traffic_walk -c traffic_walk " "Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off traffic_walk -c traffic_walk" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 15:56:26 2004 " "Info: Processing ended: Fri Jul 16 15:56:26 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 15:56:28 2004 " "Info: Processing started: Fri Jul 16 15:56:28 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off traffic_walk -c traffic_walk " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off traffic_walk -c traffic_walk" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Info: Assuming node clk is an undefined clock" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } } { "c:/quartusv40/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartusv40/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ct_mod5:output_timer\|count\[2\] register outputs\[3\] 125.0 MHz 8.0 ns Internal " "Info: Clock clk has Internal fmax of 125.0 MHz between source register ct_mod5:output_timer\|count\[2\] and destination register outputs\[3\] (period= 8.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register register " "Info: + Longest register to register delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct_mod5:output_timer\|count\[2\] 1 REG LC10 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 14; REG Node = 'ct_mod5:output_timer\|count\[2\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { ct_mod5:output_timer|count[2] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.000 ns outputs\[3\] 2 REG LC16 1 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC16; Fanout = 1; REG Node = 'outputs\[3\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.000 ns" { ct_mod5:output_timer|count[2] outputs[3] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns 75.00 % " "Info: Total cell delay = 3.000 ns ( 75.00 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 25.00 % " "Info: Total interconnect delay = 1.000 ns ( 25.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.000 ns" { ct_mod5:output_timer|count[2] outputs[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns outputs\[3\] 2 REG LC16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC16; Fanout = 1; REG Node = 'outputs\[3\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk outputs[3] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock clk to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns ct_mod5:output_timer\|count\[2\] 2 REG LC10 14 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC10; Fanout = 14; REG Node = 'ct_mod5:output_timer\|count\[2\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk ct_mod5:output_timer|count[2] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk ct_mod5:output_timer|count[2] } "NODE_NAME" } } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[3] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk ct_mod5:output_timer|count[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.000 ns" { ct_mod5:output_timer|count[2] outputs[3] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[3] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk ct_mod5:output_timer|count[2] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "sequence~22 ew_walk_sw clk 6.000 ns register " "Info: tsu for register sequence~22 (data pin = ew_walk_sw, clock pin = clk) is 6.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns + Longest pin register " "Info: + Longest pin to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns ew_walk_sw 1 PIN Pin_81 2 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = Pin_81; Fanout = 2; PIN Node = 'ew_walk_sw'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { ew_walk_sw } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns sequence~22 2 REG LC4 12 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC4; Fanout = 12; REG Node = 'sequence~22'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.000 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns 77.78 % " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 22.22 % " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.500 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } {  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock clk to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns sequence~22 2 REG LC4 12 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4; Fanout = 12; REG Node = 'sequence~22'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk sequence~22 } "NODE_NAME" } } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.500 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk sequence~22 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ewr outputs\[1\] 9.500 ns register " "Info: tco from clock clk to destination pin ewr through register outputs\[1\] is 9.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns + Longest register " "Info: + Longest clock path from clock clk to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns outputs\[1\] 2 REG LC17 2 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC17; Fanout = 2; REG Node = 'outputs\[1\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk outputs[1] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest register pin " "Info: + Longest register to pin delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns outputs\[1\] 1 REG LC17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC17; Fanout = 2; REG Node = 'outputs\[1\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { outputs[1] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns outputs\[1\]~1 2 COMB LC19 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC19; Fanout = 1; COMB Node = 'outputs\[1\]~1'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "5.000 ns" { outputs[1] outputs[1]~1 } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns ewr 3 PIN Pin_21 0 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = Pin_21; Fanout = 0; PIN Node = 'ewr'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "2.000 ns" { outputs[1]~1 ewr } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns 85.71 % " "Info: Total cell delay = 6.000 ns ( 85.71 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 14.29 % " "Info: Total interconnect delay = 1.000 ns ( 14.29 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "7.000 ns" { outputs[1] outputs[1]~1 ewr } "NODE_NAME" } } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[1] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "7.000 ns" { outputs[1] outputs[1]~1 ewr } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "sequence~22 ew_walk_sw clk -1.000 ns register " "Info: th for register sequence~22 (data pin = ew_walk_sw, clock pin = clk) is -1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Longest register " "Info: + Longest clock path from clock clk to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns sequence~22 2 REG LC4 12 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4; Fanout = 12; REG Node = 'sequence~22'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "2.000 ns + " "Info: + Micro hold delay of destination is 2.000 ns" {  } {  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns ew_walk_sw 1 PIN Pin_81 2 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = Pin_81; Fanout = 2; PIN Node = 'ew_walk_sw'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { ew_walk_sw } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns sequence~22 2 REG LC4 12 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC4; Fanout = 12; REG Node = 'sequence~22'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.000 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns 77.78 % " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 22.22 % " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.500 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk sequence~22 } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.500 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk nsy outputs\[2\] 4.500 ns register " "Info: Minimum tco from clock clk to destination pin nsy through register outputs\[2\] is 4.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns outputs\[2\] 2 REG LC3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3; Fanout = 1; REG Node = 'outputs\[2\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk outputs[2] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns + Shortest register pin " "Info: + Shortest register to pin delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns outputs\[2\] 1 REG LC3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 1; REG Node = 'outputs\[2\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { outputs[2] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns nsy 2 PIN Pin_12 0 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_12; Fanout = 0; PIN Node = 'nsy'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "2.000 ns" { outputs[2] nsy } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns 100.00 % " "Info: Total cell delay = 2.000 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "2.000 ns" { outputs[2] nsy } "NODE_NAME" } } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[2] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "2.000 ns" { outputs[2] nsy } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 15:56:29 2004 " "Info: Processing ended: Fri Jul 16 15:56:29 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0}
