/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_SDS_MISC_1_H__
#define BCHP_SDS_MISC_1_H__

/***************************************************************************
 *SDS_MISC_1 - SDS MISC Register Set
 ***************************************************************************/
#define BCHP_SDS_MISC_1_REVID                    0x04100700 /* Revision ID */
#define BCHP_SDS_MISC_1_IICTL1                   0x04100720 /* MI2C Control Register 1 */
#define BCHP_SDS_MISC_1_IICTL2                   0x04100724 /* MI2C Control Register 2 */
#define BCHP_SDS_MISC_1_IICCNT                   0x04100728 /* MI2C Byte Count */
#define BCHP_SDS_MISC_1_IICHPA                   0x0410072c /* MI2C Chip Address */
#define BCHP_SDS_MISC_1_MIICTX1                  0x04100730 /* MI2C TX Data Register 1 */
#define BCHP_SDS_MISC_1_MIICTX2                  0x04100734 /* MI2C TX Data Register 2 */
#define BCHP_SDS_MISC_1_MIICRX1                  0x04100738 /* MI2C RX Data Register 1 */
#define BCHP_SDS_MISC_1_MIICRX2                  0x0410073c /* MI2C RX Data Register 2 */
#define BCHP_SDS_MISC_1_MI2CSA                   0x04100740 /* MI2C Status */
#define BCHP_SDS_MISC_1_TMRCTL                   0x04100750 /* Timer Control (Formerly, BCKTMR) */
#define BCHP_SDS_MISC_1_GENTMR3                  0x04100754 /* General Timer 3 Start Count */
#define BCHP_SDS_MISC_1_GENTMR2                  0x04100758 /* General Timer 2 Start Count */
#define BCHP_SDS_MISC_1_GENTMR1                  0x0410075c /* General Timer 1 Start Count */
#define BCHP_SDS_MISC_1_BERTMR                   0x04100760 /* BERT Timer Start Count */
#define BCHP_SDS_MISC_1_BTMR                     0x04100764 /* Baud Clock Timer Start Count */
#define BCHP_SDS_MISC_1_TPDIR                    0x04100768 /* Testport I/O direction register */
#define BCHP_SDS_MISC_1_TPODS                    0x0410076c /* Testport output data select register 3 */
#define BCHP_SDS_MISC_1_TPDS                     0x04100770 /* Testport data select register */
#define BCHP_SDS_MISC_1_TPCTL1                   0x04100774 /* Testport control register 1 */
#define BCHP_SDS_MISC_1_TPCTL2                   0x04100778 /* Testport control register 2 */
#define BCHP_SDS_MISC_1_TPCTL3                   0x0410077c /* Testport control register 3 */
#define BCHP_SDS_MISC_1_TPOUT                    0x04100780 /* Testport client mux */
#define BCHP_SDS_MISC_1_IFXMTCTL                 0x04100784 /* Receiver to AFEC interface LFSR and transmitter control */
#define BCHP_SDS_MISC_1_MISCTL                   0x04100790 /* Miscellaneous control */
#define BCHP_SDS_MISC_1_INTR_RAW_STS0            0x04100794 /* Raw interrupt status 0 */
#define BCHP_SDS_MISC_1_INTR_RAW_STS1            0x04100798 /* Raw interrupt status 1 */

#endif /* #ifndef BCHP_SDS_MISC_1_H__ */

/* End of File */
