Altera SOPC Builder Version 11.00 Build 157
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2013.03.28 14:56:34 (*) mk_custom_sdk starting
# 2013.03.28 14:56:34 (*) Reading project C:/ece5760/lab4/mandelbrot/DE2_Media_Computer/verilog/nios_system.ptf.

# 2013.03.28 14:56:34 (*) Finding all CPUs
# 2013.03.28 14:56:34 (*) Finding all available components
# 2013.03.28 14:56:34 (*) Reading C:/ece5760/lab4/mandelbrot/DE2_Media_Computer/verilog/.sopc_builder/install.ptf

# 2013.03.28 14:56:34 (*) Found 63 components

# 2013.03.28 14:56:35 (*) Finding all peripherals

# 2013.03.28 14:56:35 (*) Finding software components

# 2013.03.28 14:56:35 (*) (Legacy SDK Generation Skipped)
# 2013.03.28 14:56:35 (*) (All TCL Script Generation Skipped)
# 2013.03.28 14:56:35 (*) (No Libraries Built)
# 2013.03.28 14:56:35 (*) (Contents Generation Skipped)
# 2013.03.28 14:56:35 (*) mk_custom_sdk finishing

# 2013.03.28 14:56:35 (*) Starting generation for system: nios_system.

.
.
.
.
.
.
..

# 2013.03.28 14:56:37 (*) Running Generator Program for cpu_0

# 2013.03.28 14:56:38 (*) Starting Nios II generation
# 2013.03.28 14:56:38 (*)   Checking for plaintext license.
# 2013.03.28 14:56:38 (*)   Plaintext license not found.
# 2013.03.28 14:56:38 (*)   Checking for encrypted license (non-evaluation).
# 2013.03.28 14:56:38 (*)   Encrypted license found.  SOF will not be time-limited.
# 2013.03.28 14:56:38 (*)   Getting CPU configuration settings
# 2013.03.28 14:56:38 (*)   Elaborating CPU configuration settings
# 2013.03.28 14:56:39 (*)   Creating all objects for CPU

# 2013.03.28 14:56:39 (*)     Testbench
# 2013.03.28 14:56:39 (*)     Instruction decoding
# 2013.03.28 14:56:39 (*)       Instruction fields
# 2013.03.28 14:56:39 (*)       Instruction decodes
# 2013.03.28 14:56:40 (*)       Signals for RTL simulation waveforms
# 2013.03.28 14:56:40 (*)       Instruction controls
# 2013.03.28 14:56:40 (*)     Pipeline frontend
# 2013.03.28 14:56:40 (*)     Pipeline backend
# 2013.03.28 14:56:43 (*)   Generating HDL from CPU objects
# 2013.03.28 14:56:46 (*)   Creating encrypted HDL

# 2013.03.28 14:56:48 (*) Done Nios II generation

# 2013.03.28 14:56:48 (*) Running Generator Program for JTAG_UART_0

# 2013.03.28 14:56:49 (*) Running Generator Program for Interval_Timer

# 2013.03.28 14:56:51 (*) Running Generator Program for sysid

# 2013.03.28 14:56:52 (*) Running Generator Program for SDRAM

# 2013.03.28 14:56:53 (*) Running Generator Program for pio_0

# 2013.03.28 14:56:54 (*) Running Generator Program for nios_system_clock_0

# 2013.03.28 14:56:55 (*) Running Generator Program for nios_system_clock_1

.


# 2013.03.28 14:56:57 (*) Running Test Generator Program for SDRAM

# 2013.03.28 14:56:57 (*) Making arbitration and system (top) modules.

# 2013.03.28 14:57:06 (*) Generating Quartus symbol for top level: nios_system

# 2013.03.28 14:57:06 (*) Symbol C:/ece5760/lab4/mandelbrot/DE2_Media_Computer/verilog/nios_system.bsf already exists, no need to regenerate
# 2013.03.28 14:57:06 (*) Creating command-line system-generation script: C:/ece5760/lab4/mandelbrot/DE2_Media_Computer/verilog/nios_system_generation_script

# 2013.03.28 14:57:07 (*) Running setup for HDL simulator: modelsim


# 2013.03.28 14:57:07 (*) Completed generation for system: nios_system.
# 2013.03.28 14:57:07 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/ece5760/lab4/mandelbrot/DE2_Media_Computer/verilog/nios_system.ptf 
  System HDL Model : C:/ece5760/lab4/mandelbrot/DE2_Media_Computer/verilog/nios_system.v 
  System Generation Script : C:/ece5760/lab4/mandelbrot/DE2_Media_Computer/verilog/nios_system_generation_script 

# 2013.03.28 14:57:07 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
