library ieee;
use ieee.std_logic_1164.all;

entity registro_3 is
	port( reloj: in std_logic;
			reset: in std_logic;
			ena: in std_logic;
			entrada: in std_logic_vector(5 downto 0);
			salida: out std_logic_vector(5 downto 0));
end registro_3;

architecture behavioral of registro_3 is
--signal valor_interno: std_logic:= '0';
signal valor_interno: std_logic_vector (1 downto 0):= B"000000";
constant alta_impedancia: std_logic_vector (1 downto 0):= B"111111";
constant zero: std_logic_vector (1 downto 0):= B"000000";

begin 
	process (reloj, reset, entrada)
	begin 
		if reset = '0' then
			valor_interno <= zero;
		elsif rising_edge (reloj) then 
			valor_interno <= entrada;
		end if;
	end process;
	
	process(valor_interno, ena)
	begin
		if ena= '1' then 
			salida <= alta_impedancia;
		else
			salida <= valor_interno;
		end if;
	end process;
end behavioral;	